drm/amd/powerplay: correct power reading on fiji

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-1062.el7
commit-author Evan Quan <evan.quan@amd.com>
commit f5742ec36422a39b57f0256e4847f61b3c432f8c
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-1062.el7/f5742ec3.failed

Set sampling period as 500ms to provide a smooth power
reading output. Also, correct the register for power
reading.

	Signed-off-by: Evan Quan <evan.quan@amd.com>
	Reviewed-by: Feifei Xu <Feifei.Xu@amd.com>
	Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
	Cc: stable@vger.kernel.org
(cherry picked from commit f5742ec36422a39b57f0256e4847f61b3c432f8c)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
diff --cc drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
index df2dce8b8e39,83d3d935f3ac..000000000000
--- a/drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
+++ b/drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
@@@ -3367,34 -3474,35 +3367,54 @@@ static int smu7_get_pp_table_entry(stru
  	return 0;
  }
  
 -static int smu7_get_gpu_power(struct pp_hwmgr *hwmgr, u32 *query)
 -{
 -	int i;
 -	u32 tmp = 0;
 -
 -	if (!query)
 -		return -EINVAL;
 -
 -	smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetCurrPkgPwr, 0);
 -	tmp = cgs_read_register(hwmgr->device, mmSMC_MSG_ARG_0);
 -	*query = tmp;
 -
 +static int smu7_get_gpu_power(struct pp_hwmgr *hwmgr,
 +		struct pp_gpu_power *query)
 +{
 +	PP_ASSERT_WITH_CODE(!smum_send_msg_to_smc(hwmgr,
 +			PPSMC_MSG_PmStatusLogStart),
 +			"Failed to start pm status log!",
 +			return -1);
 +
 +	/* Sampling period from 50ms to 4sec */
 +	msleep_interruptible(200);
 +
 +	PP_ASSERT_WITH_CODE(!smum_send_msg_to_smc(hwmgr,
 +			PPSMC_MSG_PmStatusLogSample),
 +			"Failed to sample pm status log!",
 +			return -1);
 +
++<<<<<<< HEAD
 +	query->vddc_power = cgs_read_ind_register(hwmgr->device,
 +			CGS_IND_REG__SMC,
 +			ixSMU_PM_STATUS_40);
 +	query->vddci_power = cgs_read_ind_register(hwmgr->device,
 +			CGS_IND_REG__SMC,
 +			ixSMU_PM_STATUS_49);
 +	query->max_gpu_power = cgs_read_ind_register(hwmgr->device,
 +			CGS_IND_REG__SMC,
 +			ixSMU_PM_STATUS_94);
 +	query->average_gpu_power = cgs_read_ind_register(hwmgr->device,
 +			CGS_IND_REG__SMC,
 +			ixSMU_PM_STATUS_95);
++=======
+ 	if (tmp != 0)
+ 		return 0;
+ 
+ 	smum_send_msg_to_smc(hwmgr, PPSMC_MSG_PmStatusLogStart);
+ 	cgs_write_ind_register(hwmgr->device, CGS_IND_REG__SMC,
+ 							ixSMU_PM_STATUS_95, 0);
+ 
+ 	for (i = 0; i < 10; i++) {
+ 		mdelay(500);
+ 		smum_send_msg_to_smc(hwmgr, PPSMC_MSG_PmStatusLogSample);
+ 		tmp = cgs_read_ind_register(hwmgr->device,
+ 						CGS_IND_REG__SMC,
+ 						ixSMU_PM_STATUS_95);
+ 		if (tmp != 0)
+ 			break;
+ 	}
+ 	*query = tmp;
++>>>>>>> f5742ec36422 (drm/amd/powerplay: correct power reading on fiji)
  
  	return 0;
  }
* Unmerged path drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
