 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 08:43:32 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: RegFile/memory_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[1][7]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[1][7]/Q (DFFRQX2M)                   0.48       0.48 f
  RegFile/REG1[7] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  U0_ALU/B[7] (ALU_IN_Width8)                             0.00       0.48 f
  U0_ALU/U113/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_51/b[7] (ALU_IN_Width8_DW_div_uns_0)         0.00       0.71 f
  U0_ALU/div_51/U70/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_51/U67/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_51/U65/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_51/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_51/U40/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_51/U63/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_51/U46/Y (CLKMX2X2M)                         0.24       2.73 r
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.22 r
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.46 r
  U0_ALU/div_51/U64/Y (AND2X1M)                           0.24       3.70 r
  U0_ALU/div_51/U51/Y (CLKMX2X2M)                         0.27       3.97 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.42 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.75 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.06 f
  U0_ALU/div_51/U66/Y (AND2X1M)                           0.28       5.34 f
  U0_ALU/div_51/U55/Y (CLKMX2X2M)                         0.24       5.57 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.03 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.36 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.68 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.99 f
  U0_ALU/div_51/U68/Y (AND3X1M)                           0.39       7.38 f
  U0_ALU/div_51/U58/Y (CLKMX2X2M)                         0.25       7.63 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.09 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.41 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.74 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.07 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.38 f
  U0_ALU/div_51/U69/Y (AND2X1M)                           0.32       9.70 f
  U0_ALU/div_51/U60/Y (CLKMX2X2M)                         0.25       9.95 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.41 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.74 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.06 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.39 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.72 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.03 f
  U0_ALU/div_51/U71/Y (AND2X1M)                           0.34      12.37 f
  U0_ALU/div_51/U61/Y (CLKMX2X2M)                         0.24      12.61 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.06 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.39 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.71 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.04 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.37 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.70 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.31      15.01 f
  U0_ALU/div_51/quotient[0] (ALU_IN_Width8_DW_div_uns_0)
                                                          0.00      15.01 f
  U0_ALU/U39/Y (OAI2BB1X2M)                               0.19      15.20 f
  U0_ALU/U38/Y (AOI211X2M)                                0.21      15.41 r
  U0_ALU/U35/Y (AOI31X2M)                                 0.12      15.53 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      15.53 f
  data arrival time                                                 15.53

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.10


  Startpoint: RegFile/memory_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[1][7]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[1][7]/Q (DFFRQX2M)                   0.48       0.48 f
  RegFile/REG1[7] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  U0_ALU/B[7] (ALU_IN_Width8)                             0.00       0.48 f
  U0_ALU/U113/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_51/b[7] (ALU_IN_Width8_DW_div_uns_0)         0.00       0.71 f
  U0_ALU/div_51/U70/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_51/U67/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_51/U65/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_51/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_51/U40/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_51/U63/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_51/U46/Y (CLKMX2X2M)                         0.24       2.73 r
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.22 r
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.46 r
  U0_ALU/div_51/U64/Y (AND2X1M)                           0.24       3.70 r
  U0_ALU/div_51/U51/Y (CLKMX2X2M)                         0.27       3.97 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.42 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.75 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.06 f
  U0_ALU/div_51/U66/Y (AND2X1M)                           0.28       5.34 f
  U0_ALU/div_51/U55/Y (CLKMX2X2M)                         0.24       5.57 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.03 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.36 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.68 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.99 f
  U0_ALU/div_51/U68/Y (AND3X1M)                           0.39       7.38 f
  U0_ALU/div_51/U58/Y (CLKMX2X2M)                         0.25       7.63 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.09 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.41 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.74 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.07 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.38 f
  U0_ALU/div_51/U69/Y (AND2X1M)                           0.32       9.70 f
  U0_ALU/div_51/U60/Y (CLKMX2X2M)                         0.25       9.95 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.41 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.74 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.06 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.39 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.72 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.03 f
  U0_ALU/div_51/U71/Y (AND2X1M)                           0.34      12.37 f
  U0_ALU/div_51/quotient[1] (ALU_IN_Width8_DW_div_uns_0)
                                                          0.00      12.37 f
  U0_ALU/U46/Y (OAI2BB1X2M)                               0.25      12.62 f
  U0_ALU/U45/Y (AOI211X2M)                                0.21      12.82 r
  U0_ALU/U42/Y (AOI31X2M)                                 0.12      12.94 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      12.94 f
  data arrival time                                                 12.94

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -12.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.68


  Startpoint: RegFile/memory_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[1][7]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[1][7]/Q (DFFRQX2M)                   0.48       0.48 f
  RegFile/REG1[7] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  U0_ALU/B[7] (ALU_IN_Width8)                             0.00       0.48 f
  U0_ALU/U113/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_51/b[7] (ALU_IN_Width8_DW_div_uns_0)         0.00       0.71 f
  U0_ALU/div_51/U70/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_51/U67/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_51/U65/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_51/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_51/U40/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_51/U63/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_51/U46/Y (CLKMX2X2M)                         0.24       2.73 r
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.22 r
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.46 r
  U0_ALU/div_51/U64/Y (AND2X1M)                           0.24       3.70 r
  U0_ALU/div_51/U51/Y (CLKMX2X2M)                         0.27       3.97 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.42 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.75 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.06 f
  U0_ALU/div_51/U66/Y (AND2X1M)                           0.28       5.34 f
  U0_ALU/div_51/U55/Y (CLKMX2X2M)                         0.24       5.57 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.03 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.36 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.68 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.99 f
  U0_ALU/div_51/U68/Y (AND3X1M)                           0.39       7.38 f
  U0_ALU/div_51/U58/Y (CLKMX2X2M)                         0.25       7.63 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.09 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.41 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.74 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.07 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.38 f
  U0_ALU/div_51/U69/Y (AND2X1M)                           0.32       9.70 f
  U0_ALU/div_51/quotient[2] (ALU_IN_Width8_DW_div_uns_0)
                                                          0.00       9.70 f
  U0_ALU/U118/Y (AOI22X1M)                                0.20       9.90 r
  U0_ALU/U116/Y (OAI21X2M)                                0.09       9.99 f
  U0_ALU/U52/Y (AOI221XLM)                                0.32      10.31 r
  U0_ALU/U49/Y (AOI31X2M)                                 0.14      10.45 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      10.45 f
  data arrival time                                                 10.45

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -10.45
  --------------------------------------------------------------------------
  slack (MET)                                                        9.18


  Startpoint: RegFile/memory_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[1][7]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[1][7]/Q (DFFRQX2M)                   0.48       0.48 f
  RegFile/REG1[7] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  U0_ALU/B[7] (ALU_IN_Width8)                             0.00       0.48 f
  U0_ALU/U113/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_51/b[7] (ALU_IN_Width8_DW_div_uns_0)         0.00       0.71 f
  U0_ALU/div_51/U70/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_51/U67/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_51/U65/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_51/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_51/U40/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_51/U63/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_51/U46/Y (CLKMX2X2M)                         0.24       2.73 r
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.22 r
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.46 r
  U0_ALU/div_51/U64/Y (AND2X1M)                           0.24       3.70 r
  U0_ALU/div_51/U51/Y (CLKMX2X2M)                         0.27       3.97 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.42 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.75 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.06 f
  U0_ALU/div_51/U66/Y (AND2X1M)                           0.28       5.34 f
  U0_ALU/div_51/U55/Y (CLKMX2X2M)                         0.24       5.57 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.03 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.36 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.68 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.99 f
  U0_ALU/div_51/U68/Y (AND3X1M)                           0.39       7.38 f
  U0_ALU/div_51/quotient[3] (ALU_IN_Width8_DW_div_uns_0)
                                                          0.00       7.38 f
  U0_ALU/U123/Y (AOI22X1M)                                0.19       7.58 r
  U0_ALU/U121/Y (OAI21X2M)                                0.09       7.67 f
  U0_ALU/U56/Y (AOI221XLM)                                0.32       7.99 r
  U0_ALU/U53/Y (AOI31X2M)                                 0.14       8.13 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       8.13 f
  data arrival time                                                  8.13

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -8.13
  --------------------------------------------------------------------------
  slack (MET)                                                       11.50


  Startpoint: RegFile/memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  RegFile/REG0[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  U0_ALU/A[1] (ALU_IN_Width8)                             0.00       0.39 r
  U0_ALU/U10/Y (BUFX2M)                                   0.28       0.67 r
  U0_ALU/mult_47/A[1] (ALU_IN_Width8_DW02_mult_0)         0.00       0.67 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.82 f
  U0_ALU/mult_47/U107/Y (NOR2X1M)                         0.18       1.00 r
  U0_ALU/mult_47/U4/Y (AND2X2M)                           0.16       1.16 r
  U0_ALU/mult_47/S2_2_2/CO (ADDFX2M)                      0.54       1.70 r
  U0_ALU/mult_47/S2_3_2/CO (ADDFX2M)                      0.55       2.25 r
  U0_ALU/mult_47/S2_4_2/CO (ADDFX2M)                      0.55       2.80 r
  U0_ALU/mult_47/S2_5_2/CO (ADDFX2M)                      0.55       3.35 r
  U0_ALU/mult_47/S2_6_2/CO (ADDFX2M)                      0.55       3.90 r
  U0_ALU/mult_47/S4_2/S (ADDFX2M)                         0.58       4.48 f
  U0_ALU/mult_47/U20/Y (CLKXOR2X2M)                       0.31       4.79 r
  U0_ALU/mult_47/FS_1/A[7] (ALU_IN_Width8_DW01_add_1)     0.00       4.79 r
  U0_ALU/mult_47/FS_1/U3/Y (NAND2X2M)                     0.07       4.86 f
  U0_ALU/mult_47/FS_1/U31/Y (OA21X1M)                     0.37       5.23 f
  U0_ALU/mult_47/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.49 f
  U0_ALU/mult_47/FS_1/U26/Y (OA21X1M)                     0.40       5.89 f
  U0_ALU/mult_47/FS_1/U21/Y (OAI21BX1M)                   0.25       6.14 r
  U0_ALU/mult_47/FS_1/U19/Y (OAI21X1M)                    0.13       6.27 f
  U0_ALU/mult_47/FS_1/U2/Y (AOI21BX2M)                    0.17       6.44 f
  U0_ALU/mult_47/FS_1/U4/Y (XNOR2X2M)                     0.12       6.56 r
  U0_ALU/mult_47/FS_1/SUM[13] (ALU_IN_Width8_DW01_add_1)
                                                          0.00       6.56 r
  U0_ALU/mult_47/PRODUCT[15] (ALU_IN_Width8_DW02_mult_0)
                                                          0.00       6.56 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.15       6.71 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.71 r
  data arrival time                                                  6.71

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.71
  --------------------------------------------------------------------------
  slack (MET)                                                       12.79


  Startpoint: RegFile/memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  RegFile/REG0[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  U0_ALU/A[1] (ALU_IN_Width8)                             0.00       0.39 r
  U0_ALU/U10/Y (BUFX2M)                                   0.28       0.67 r
  U0_ALU/mult_47/A[1] (ALU_IN_Width8_DW02_mult_0)         0.00       0.67 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.82 f
  U0_ALU/mult_47/U107/Y (NOR2X1M)                         0.18       1.00 r
  U0_ALU/mult_47/U4/Y (AND2X2M)                           0.16       1.16 r
  U0_ALU/mult_47/S2_2_2/CO (ADDFX2M)                      0.54       1.70 r
  U0_ALU/mult_47/S2_3_2/CO (ADDFX2M)                      0.55       2.25 r
  U0_ALU/mult_47/S2_4_2/CO (ADDFX2M)                      0.55       2.80 r
  U0_ALU/mult_47/S2_5_2/CO (ADDFX2M)                      0.55       3.35 r
  U0_ALU/mult_47/S2_6_2/CO (ADDFX2M)                      0.55       3.90 r
  U0_ALU/mult_47/S4_2/S (ADDFX2M)                         0.58       4.48 f
  U0_ALU/mult_47/U20/Y (CLKXOR2X2M)                       0.31       4.79 r
  U0_ALU/mult_47/FS_1/A[7] (ALU_IN_Width8_DW01_add_1)     0.00       4.79 r
  U0_ALU/mult_47/FS_1/U3/Y (NAND2X2M)                     0.07       4.86 f
  U0_ALU/mult_47/FS_1/U31/Y (OA21X1M)                     0.37       5.23 f
  U0_ALU/mult_47/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.49 f
  U0_ALU/mult_47/FS_1/U26/Y (OA21X1M)                     0.40       5.89 f
  U0_ALU/mult_47/FS_1/U21/Y (OAI21BX1M)                   0.25       6.14 r
  U0_ALU/mult_47/FS_1/U20/Y (XOR3XLM)                     0.16       6.30 r
  U0_ALU/mult_47/FS_1/SUM[12] (ALU_IN_Width8_DW01_add_1)
                                                          0.00       6.30 r
  U0_ALU/mult_47/PRODUCT[14] (ALU_IN_Width8_DW02_mult_0)
                                                          0.00       6.30 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.13       6.43 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.43 r
  data arrival time                                                  6.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.43
  --------------------------------------------------------------------------
  slack (MET)                                                       13.07


  Startpoint: RegFile/memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  RegFile/REG0[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  U0_ALU/A[1] (ALU_IN_Width8)                             0.00       0.39 r
  U0_ALU/U10/Y (BUFX2M)                                   0.28       0.67 r
  U0_ALU/mult_47/A[1] (ALU_IN_Width8_DW02_mult_0)         0.00       0.67 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.82 f
  U0_ALU/mult_47/U107/Y (NOR2X1M)                         0.18       1.00 r
  U0_ALU/mult_47/U4/Y (AND2X2M)                           0.16       1.16 r
  U0_ALU/mult_47/S2_2_2/CO (ADDFX2M)                      0.54       1.70 r
  U0_ALU/mult_47/S2_3_2/CO (ADDFX2M)                      0.55       2.25 r
  U0_ALU/mult_47/S2_4_2/CO (ADDFX2M)                      0.55       2.80 r
  U0_ALU/mult_47/S2_5_2/CO (ADDFX2M)                      0.55       3.35 r
  U0_ALU/mult_47/S2_6_2/CO (ADDFX2M)                      0.55       3.90 r
  U0_ALU/mult_47/S4_2/S (ADDFX2M)                         0.58       4.48 f
  U0_ALU/mult_47/U20/Y (CLKXOR2X2M)                       0.31       4.79 r
  U0_ALU/mult_47/FS_1/A[7] (ALU_IN_Width8_DW01_add_1)     0.00       4.79 r
  U0_ALU/mult_47/FS_1/U3/Y (NAND2X2M)                     0.07       4.86 f
  U0_ALU/mult_47/FS_1/U31/Y (OA21X1M)                     0.37       5.23 f
  U0_ALU/mult_47/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.49 f
  U0_ALU/mult_47/FS_1/U26/Y (OA21X1M)                     0.40       5.89 f
  U0_ALU/mult_47/FS_1/U22/Y (XNOR2X1M)                    0.10       5.99 r
  U0_ALU/mult_47/FS_1/SUM[11] (ALU_IN_Width8_DW01_add_1)
                                                          0.00       5.99 r
  U0_ALU/mult_47/PRODUCT[13] (ALU_IN_Width8_DW02_mult_0)
                                                          0.00       5.99 r
  U0_ALU/U15/Y (OAI2BB1X2M)                               0.15       6.14 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.14 r
  data arrival time                                                  6.14

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.14
  --------------------------------------------------------------------------
  slack (MET)                                                       13.35


  Startpoint: RegFile/memory_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[1][7]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[1][7]/Q (DFFRQX2M)                   0.48       0.48 f
  RegFile/REG1[7] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  U0_ALU/B[7] (ALU_IN_Width8)                             0.00       0.48 f
  U0_ALU/U113/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_51/b[7] (ALU_IN_Width8_DW_div_uns_0)         0.00       0.71 f
  U0_ALU/div_51/U70/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_51/U67/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_51/U65/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_51/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_51/U40/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_51/U63/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_51/U46/Y (CLKMX2X2M)                         0.24       2.73 r
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.22 r
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.46 r
  U0_ALU/div_51/U64/Y (AND2X1M)                           0.24       3.70 r
  U0_ALU/div_51/U51/Y (CLKMX2X2M)                         0.27       3.97 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.42 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.75 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.06 f
  U0_ALU/div_51/U66/Y (AND2X1M)                           0.28       5.34 f
  U0_ALU/div_51/quotient[4] (ALU_IN_Width8_DW_div_uns_0)
                                                          0.00       5.34 f
  U0_ALU/U127/Y (AOI22X1M)                                0.18       5.52 r
  U0_ALU/U125/Y (OAI21X2M)                                0.09       5.61 f
  U0_ALU/U60/Y (AOI221XLM)                                0.32       5.93 r
  U0_ALU/U57/Y (AOI31X2M)                                 0.14       6.07 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       6.07 f
  data arrival time                                                  6.07

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -6.07
  --------------------------------------------------------------------------
  slack (MET)                                                       13.56


  Startpoint: RegFile/memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  RegFile/REG0[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  U0_ALU/A[1] (ALU_IN_Width8)                             0.00       0.39 r
  U0_ALU/U10/Y (BUFX2M)                                   0.28       0.67 r
  U0_ALU/mult_47/A[1] (ALU_IN_Width8_DW02_mult_0)         0.00       0.67 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.82 f
  U0_ALU/mult_47/U107/Y (NOR2X1M)                         0.18       1.00 r
  U0_ALU/mult_47/U4/Y (AND2X2M)                           0.16       1.16 r
  U0_ALU/mult_47/S2_2_2/CO (ADDFX2M)                      0.54       1.70 r
  U0_ALU/mult_47/S2_3_2/CO (ADDFX2M)                      0.55       2.25 r
  U0_ALU/mult_47/S2_4_2/CO (ADDFX2M)                      0.55       2.80 r
  U0_ALU/mult_47/S2_5_2/CO (ADDFX2M)                      0.55       3.35 r
  U0_ALU/mult_47/S2_6_2/CO (ADDFX2M)                      0.55       3.90 r
  U0_ALU/mult_47/S4_2/S (ADDFX2M)                         0.58       4.48 f
  U0_ALU/mult_47/U20/Y (CLKXOR2X2M)                       0.31       4.79 r
  U0_ALU/mult_47/FS_1/A[7] (ALU_IN_Width8_DW01_add_1)     0.00       4.79 r
  U0_ALU/mult_47/FS_1/U3/Y (NAND2X2M)                     0.07       4.86 f
  U0_ALU/mult_47/FS_1/U31/Y (OA21X1M)                     0.37       5.23 f
  U0_ALU/mult_47/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.49 f
  U0_ALU/mult_47/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.75 r
  U0_ALU/mult_47/FS_1/SUM[10] (ALU_IN_Width8_DW01_add_1)
                                                          0.00       5.75 r
  U0_ALU/mult_47/PRODUCT[12] (ALU_IN_Width8_DW02_mult_0)
                                                          0.00       5.75 r
  U0_ALU/U14/Y (OAI2BB1X2M)                               0.12       5.88 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.88 r
  data arrival time                                                  5.88

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.88
  --------------------------------------------------------------------------
  slack (MET)                                                       13.62


  Startpoint: RegFile/memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  RegFile/REG0[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  U0_ALU/A[1] (ALU_IN_Width8)                             0.00       0.39 r
  U0_ALU/U10/Y (BUFX2M)                                   0.28       0.67 r
  U0_ALU/mult_47/A[1] (ALU_IN_Width8_DW02_mult_0)         0.00       0.67 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.82 f
  U0_ALU/mult_47/U107/Y (NOR2X1M)                         0.18       1.00 r
  U0_ALU/mult_47/U4/Y (AND2X2M)                           0.16       1.16 r
  U0_ALU/mult_47/S2_2_2/CO (ADDFX2M)                      0.54       1.70 r
  U0_ALU/mult_47/S2_3_2/CO (ADDFX2M)                      0.55       2.25 r
  U0_ALU/mult_47/S2_4_2/CO (ADDFX2M)                      0.55       2.80 r
  U0_ALU/mult_47/S2_5_2/CO (ADDFX2M)                      0.55       3.35 r
  U0_ALU/mult_47/S2_6_2/CO (ADDFX2M)                      0.55       3.90 r
  U0_ALU/mult_47/S4_2/S (ADDFX2M)                         0.58       4.48 f
  U0_ALU/mult_47/U20/Y (CLKXOR2X2M)                       0.31       4.79 r
  U0_ALU/mult_47/FS_1/A[7] (ALU_IN_Width8_DW01_add_1)     0.00       4.79 r
  U0_ALU/mult_47/FS_1/U3/Y (NAND2X2M)                     0.07       4.86 f
  U0_ALU/mult_47/FS_1/U31/Y (OA21X1M)                     0.37       5.23 f
  U0_ALU/mult_47/FS_1/U15/Y (XNOR2X1M)                    0.10       5.33 r
  U0_ALU/mult_47/FS_1/SUM[9] (ALU_IN_Width8_DW01_add_1)
                                                          0.00       5.33 r
  U0_ALU/mult_47/PRODUCT[11] (ALU_IN_Width8_DW02_mult_0)
                                                          0.00       5.33 r
  U0_ALU/U13/Y (OAI2BB1X2M)                               0.15       5.48 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.48 r
  data arrival time                                                  5.48

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.48
  --------------------------------------------------------------------------
  slack (MET)                                                       14.01


  Startpoint: RegFile/memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  RegFile/REG0[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  U0_ALU/A[1] (ALU_IN_Width8)                             0.00       0.39 r
  U0_ALU/U10/Y (BUFX2M)                                   0.28       0.67 r
  U0_ALU/mult_47/A[1] (ALU_IN_Width8_DW02_mult_0)         0.00       0.67 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.82 f
  U0_ALU/mult_47/U106/Y (NOR2X1M)                         0.18       1.00 r
  U0_ALU/mult_47/U3/Y (AND2X2M)                           0.16       1.16 r
  U0_ALU/mult_47/S2_2_3/CO (ADDFX2M)                      0.54       1.70 r
  U0_ALU/mult_47/S2_3_3/CO (ADDFX2M)                      0.55       2.25 r
  U0_ALU/mult_47/S2_4_3/CO (ADDFX2M)                      0.55       2.80 r
  U0_ALU/mult_47/S2_5_3/CO (ADDFX2M)                      0.55       3.35 r
  U0_ALU/mult_47/S2_6_3/CO (ADDFX2M)                      0.55       3.90 r
  U0_ALU/mult_47/S4_3/S (ADDFX2M)                         0.58       4.48 f
  U0_ALU/mult_47/U13/Y (CLKXOR2X2M)                       0.30       4.78 r
  U0_ALU/mult_47/FS_1/A[8] (ALU_IN_Width8_DW01_add_1)     0.00       4.78 r
  U0_ALU/mult_47/FS_1/U33/Y (NOR2X1M)                     0.06       4.84 f
  U0_ALU/mult_47/FS_1/U18/Y (NAND2BX1M)                   0.20       5.05 f
  U0_ALU/mult_47/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.24 r
  U0_ALU/mult_47/FS_1/SUM[8] (ALU_IN_Width8_DW01_add_1)
                                                          0.00       5.24 r
  U0_ALU/mult_47/PRODUCT[10] (ALU_IN_Width8_DW02_mult_0)
                                                          0.00       5.24 r
  U0_ALU/U17/Y (OAI2BB1X2M)                               0.12       5.36 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.36 r
  data arrival time                                                  5.36

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.36
  --------------------------------------------------------------------------
  slack (MET)                                                       14.14


  Startpoint: RegFile/memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  RegFile/REG0[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  U0_ALU/A[1] (ALU_IN_Width8)                             0.00       0.39 r
  U0_ALU/U10/Y (BUFX2M)                                   0.28       0.67 r
  U0_ALU/mult_47/A[1] (ALU_IN_Width8_DW02_mult_0)         0.00       0.67 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.82 f
  U0_ALU/mult_47/U109/Y (NOR2X1M)                         0.19       1.01 r
  U0_ALU/mult_47/U5/Y (AND2X2M)                           0.16       1.18 r
  U0_ALU/mult_47/S1_2_0/CO (ADDFX2M)                      0.54       1.72 r
  U0_ALU/mult_47/S1_3_0/CO (ADDFX2M)                      0.55       2.27 r
  U0_ALU/mult_47/S1_4_0/CO (ADDFX2M)                      0.55       2.82 r
  U0_ALU/mult_47/S1_5_0/CO (ADDFX2M)                      0.55       3.37 r
  U0_ALU/mult_47/S1_6_0/CO (ADDFX2M)                      0.55       3.92 r
  U0_ALU/mult_47/S4_0/S (ADDFX2M)                         0.56       4.48 f
  U0_ALU/mult_47/FS_1/A[5] (ALU_IN_Width8_DW01_add_1)     0.00       4.48 f
  U0_ALU/mult_47/FS_1/U14/Y (BUFX2M)                      0.15       4.62 f
  U0_ALU/mult_47/FS_1/SUM[5] (ALU_IN_Width8_DW01_add_1)
                                                          0.00       4.62 f
  U0_ALU/mult_47/PRODUCT[7] (ALU_IN_Width8_DW02_mult_0)
                                                          0.00       4.62 f
  U0_ALU/U22/Y (OAI2BB2X1M)                               0.22       4.85 f
  U0_ALU/U72/Y (AOI221XLM)                                0.33       5.17 r
  U0_ALU/U69/Y (AOI31X2M)                                 0.14       5.32 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       5.32 f
  data arrival time                                                  5.32

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                       14.31


  Startpoint: RegFile/memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  RegFile/REG0[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  U0_ALU/A[1] (ALU_IN_Width8)                             0.00       0.39 r
  U0_ALU/U10/Y (BUFX2M)                                   0.28       0.67 r
  U0_ALU/mult_47/A[1] (ALU_IN_Width8_DW02_mult_0)         0.00       0.67 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.82 f
  U0_ALU/mult_47/U108/Y (NOR2X1M)                         0.18       1.00 r
  U0_ALU/mult_47/U2/Y (AND2X2M)                           0.16       1.16 r
  U0_ALU/mult_47/S2_2_1/CO (ADDFX2M)                      0.54       1.70 r
  U0_ALU/mult_47/S2_3_1/CO (ADDFX2M)                      0.55       2.25 r
  U0_ALU/mult_47/S2_4_1/CO (ADDFX2M)                      0.55       2.80 r
  U0_ALU/mult_47/S2_5_1/CO (ADDFX2M)                      0.55       3.35 r
  U0_ALU/mult_47/S2_6_1/CO (ADDFX2M)                      0.55       3.90 r
  U0_ALU/mult_47/S4_1/S (ADDFX2M)                         0.59       4.49 f
  U0_ALU/mult_47/U29/Y (INVX2M)                           0.08       4.57 r
  U0_ALU/mult_47/U28/Y (XNOR2X2M)                         0.17       4.74 r
  U0_ALU/mult_47/FS_1/A[6] (ALU_IN_Width8_DW01_add_1)     0.00       4.74 r
  U0_ALU/mult_47/FS_1/U7/Y (INVX2M)                       0.06       4.80 f
  U0_ALU/mult_47/FS_1/U8/Y (INVX2M)                       0.05       4.85 r
  U0_ALU/mult_47/FS_1/SUM[6] (ALU_IN_Width8_DW01_add_1)
                                                          0.00       4.85 r
  U0_ALU/mult_47/PRODUCT[8] (ALU_IN_Width8_DW02_mult_0)
                                                          0.00       4.85 r
  U0_ALU/U75/Y (AOI22X1M)                                 0.11       4.96 f
  U0_ALU/U73/Y (AOI21X2M)                                 0.17       5.13 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.13 r
  data arrival time                                                  5.13

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -5.13
  --------------------------------------------------------------------------
  slack (MET)                                                       14.36


  Startpoint: RegFile/memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  RegFile/REG0[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  U0_ALU/A[1] (ALU_IN_Width8)                             0.00       0.39 r
  U0_ALU/U10/Y (BUFX2M)                                   0.28       0.67 r
  U0_ALU/mult_47/A[1] (ALU_IN_Width8_DW02_mult_0)         0.00       0.67 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.82 f
  U0_ALU/mult_47/U108/Y (NOR2X1M)                         0.18       1.00 r
  U0_ALU/mult_47/U2/Y (AND2X2M)                           0.16       1.16 r
  U0_ALU/mult_47/S2_2_1/CO (ADDFX2M)                      0.54       1.70 r
  U0_ALU/mult_47/S2_3_1/CO (ADDFX2M)                      0.55       2.25 r
  U0_ALU/mult_47/S2_4_1/CO (ADDFX2M)                      0.55       2.80 r
  U0_ALU/mult_47/S2_5_1/CO (ADDFX2M)                      0.55       3.35 r
  U0_ALU/mult_47/S2_6_1/CO (ADDFX2M)                      0.55       3.90 r
  U0_ALU/mult_47/S4_1/S (ADDFX2M)                         0.59       4.49 f
  U0_ALU/mult_47/U19/Y (AND2X2M)                          0.20       4.69 f
  U0_ALU/mult_47/FS_1/B[7] (ALU_IN_Width8_DW01_add_1)     0.00       4.69 f
  U0_ALU/mult_47/FS_1/U6/Y (INVX2M)                       0.06       4.75 r
  U0_ALU/mult_47/FS_1/U5/Y (XNOR2X2M)                     0.15       4.90 r
  U0_ALU/mult_47/FS_1/SUM[7] (ALU_IN_Width8_DW01_add_1)
                                                          0.00       4.90 r
  U0_ALU/mult_47/PRODUCT[9] (ALU_IN_Width8_DW02_mult_0)
                                                          0.00       4.90 r
  U0_ALU/U16/Y (OAI2BB1X2M)                               0.15       5.05 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.05 r
  data arrival time                                                  5.05

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.45


  Startpoint: RegFile/memory_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[1][7]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[1][7]/Q (DFFRQX2M)                   0.48       0.48 f
  RegFile/REG1[7] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.48 f
  U0_ALU/B[7] (ALU_IN_Width8)                             0.00       0.48 f
  U0_ALU/U113/Y (BUFX2M)                                  0.22       0.71 f
  U0_ALU/div_51/b[7] (ALU_IN_Width8_DW_div_uns_0)         0.00       0.71 f
  U0_ALU/div_51/U70/Y (NOR2X1M)                           0.17       0.88 r
  U0_ALU/div_51/U67/Y (AND3X1M)                           0.20       1.08 r
  U0_ALU/div_51/U65/Y (AND2X1M)                           0.16       1.24 r
  U0_ALU/div_51/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_51/U40/Y (CLKMX2X2M)                         0.24       1.74 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_51/U63/Y (AND3X1M)                           0.32       2.49 f
  U0_ALU/div_51/U46/Y (CLKMX2X2M)                         0.22       2.72 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.46       3.17 f
  U0_ALU/div_51/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.31       3.48 f
  U0_ALU/div_51/U64/Y (AND2X1M)                           0.26       3.73 f
  U0_ALU/div_51/quotient[5] (ALU_IN_Width8_DW_div_uns_0)
                                                          0.00       3.73 f
  U0_ALU/U132/Y (AOI22X1M)                                0.17       3.91 r
  U0_ALU/U130/Y (OAI21X2M)                                0.09       4.00 f
  U0_ALU/U64/Y (AOI221XLM)                                0.32       4.32 r
  U0_ALU/U61/Y (AOI31X2M)                                 0.14       4.46 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       4.46 f
  data arrival time                                                  4.46

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.46
  --------------------------------------------------------------------------
  slack (MET)                                                       15.17


  Startpoint: RegFile/memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  RegFile/memory_reg[0][1]/Q (DFFRQX2M)                   0.39       0.39 r
  RegFile/REG0[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)         0.00       0.39 r
  U0_ALU/A[1] (ALU_IN_Width8)                             0.00       0.39 r
  U0_ALU/U10/Y (BUFX2M)                                   0.28       0.67 r
  U0_ALU/mult_47/A[1] (ALU_IN_Width8_DW02_mult_0)         0.00       0.67 r
  U0_ALU/mult_47/U36/Y (INVX2M)                           0.15       0.82 f
  U0_ALU/mult_47/U109/Y (NOR2X1M)                         0.19       1.01 r
  U0_ALU/mult_47/U5/Y (AND2X2M)                           0.16       1.18 r
  U0_ALU/mult_47/S1_2_0/CO (ADDFX2M)                      0.54       1.72 r
  U0_ALU/mult_47/S1_3_0/CO (ADDFX2M)                      0.55       2.27 r
  U0_ALU/mult_47/S1_4_0/CO (ADDFX2M)                      0.55       2.82 r
  U0_ALU/mult_47/S1_5_0/CO (ADDFX2M)                      0.55       3.37 r
  U0_ALU/mult_47/S1_6_0/S (ADDFX2M)                       0.56       3.93 f
  U0_ALU/mult_47/FS_1/A[4] (ALU_IN_Width8_DW01_add_1)     0.00       3.93 f
  U0_ALU/mult_47/FS_1/U13/Y (BUFX2M)                      0.15       4.08 f
  U0_ALU/mult_47/FS_1/SUM[4] (ALU_IN_Width8_DW01_add_1)
                                                          0.00       4.08 f
  U0_ALU/mult_47/PRODUCT[6] (ALU_IN_Width8_DW02_mult_0)
                                                          0.00       4.08 f
  U0_ALU/U68/Y (AOI222X1M)                                0.25       4.32 r
  U0_ALU/U65/Y (AOI31X2M)                                 0.14       4.46 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.46 f
  data arrival time                                                  4.46

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                 -4.46
  --------------------------------------------------------------------------
  slack (MET)                                                       15.17


  Startpoint: SYS_Cntroller/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[1]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[1]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U52/Y (NOR2X2M)                           0.21       0.79 r
  SYS_Cntroller/U53/Y (NAND3X2M)                          0.21       1.00 f
  SYS_Cntroller/U19/Y (INVX2M)                            0.18       1.18 r
  SYS_Cntroller/ALU_En (SYS_CTRL_D_Width8_Addr_Size4)     0.00       1.18 r
  U0_ALU/EN (ALU_IN_Width8)                               0.00       1.18 r
  U0_ALU/OUT_Valid_reg/D (DFFRQX2M)                       0.00       1.18 r
  data arrival time                                                  1.18

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_Valid_reg/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.32      19.48
  data required time                                                19.48
  --------------------------------------------------------------------------
  data required time                                                19.48
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                       18.30


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U62/Y (OAI21X2M)                          0.14       1.43 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.43 r
  U3/Y (BUFX2M)                                           0.36       1.79 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.79 r
  RegFile/U102/Y (INVX2M)                                 0.10       1.90 f
  RegFile/U9/Y (BUFX2M)                                   0.16       2.06 f
  RegFile/U8/Y (INVX2M)                                   0.77       2.83 r
  RegFile/U67/Y (MX4X1M)                                  0.49       3.33 f
  RegFile/U55/Y (MX4X1M)                                  0.34       3.67 f
  RegFile/U54/Y (AO22X1M)                                 0.32       3.99 f
  RegFile/RdData_reg[0]/D (DFFRQX2M)                      0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.66


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U62/Y (OAI21X2M)                          0.14       1.43 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.43 r
  U3/Y (BUFX2M)                                           0.36       1.79 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.79 r
  RegFile/U102/Y (INVX2M)                                 0.10       1.90 f
  RegFile/U9/Y (BUFX2M)                                   0.16       2.06 f
  RegFile/U8/Y (INVX2M)                                   0.77       2.83 r
  RegFile/U73/Y (MX4X1M)                                  0.49       3.33 f
  RegFile/U99/Y (MX4X1M)                                  0.34       3.67 f
  RegFile/U98/Y (AO22X1M)                                 0.32       3.99 f
  RegFile/RdData_reg[7]/D (DFFRQX2M)                      0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.66


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U62/Y (OAI21X2M)                          0.14       1.43 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.43 r
  U3/Y (BUFX2M)                                           0.36       1.79 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.79 r
  RegFile/U102/Y (INVX2M)                                 0.10       1.90 f
  RegFile/U9/Y (BUFX2M)                                   0.16       2.06 f
  RegFile/U8/Y (INVX2M)                                   0.77       2.83 r
  RegFile/U72/Y (MX4X1M)                                  0.49       3.33 f
  RegFile/U95/Y (MX4X1M)                                  0.34       3.67 f
  RegFile/U94/Y (AO22X1M)                                 0.32       3.99 f
  RegFile/RdData_reg[6]/D (DFFRQX2M)                      0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.66


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U62/Y (OAI21X2M)                          0.14       1.43 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.43 r
  U3/Y (BUFX2M)                                           0.36       1.79 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.79 r
  RegFile/U102/Y (INVX2M)                                 0.10       1.90 f
  RegFile/U9/Y (BUFX2M)                                   0.16       2.06 f
  RegFile/U8/Y (INVX2M)                                   0.77       2.83 r
  RegFile/U71/Y (MX4X1M)                                  0.49       3.33 f
  RegFile/U91/Y (MX4X1M)                                  0.34       3.67 f
  RegFile/U90/Y (AO22X1M)                                 0.32       3.99 f
  RegFile/RdData_reg[5]/D (DFFRQX2M)                      0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.66


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U62/Y (OAI21X2M)                          0.14       1.43 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.43 r
  U3/Y (BUFX2M)                                           0.36       1.79 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.79 r
  RegFile/U102/Y (INVX2M)                                 0.10       1.90 f
  RegFile/U9/Y (BUFX2M)                                   0.16       2.06 f
  RegFile/U6/Y (INVX2M)                                   0.77       2.83 r
  RegFile/U70/Y (MX4X1M)                                  0.49       3.33 f
  RegFile/U87/Y (MX4X1M)                                  0.34       3.67 f
  RegFile/U86/Y (AO22X1M)                                 0.32       3.99 f
  RegFile/RdData_reg[4]/D (DFFRQX2M)                      0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.66


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U62/Y (OAI21X2M)                          0.14       1.43 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.43 r
  U3/Y (BUFX2M)                                           0.36       1.79 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.79 r
  RegFile/U102/Y (INVX2M)                                 0.10       1.90 f
  RegFile/U9/Y (BUFX2M)                                   0.16       2.06 f
  RegFile/U6/Y (INVX2M)                                   0.77       2.83 r
  RegFile/U69/Y (MX4X1M)                                  0.49       3.33 f
  RegFile/U83/Y (MX4X1M)                                  0.34       3.67 f
  RegFile/U82/Y (AO22X1M)                                 0.32       3.99 f
  RegFile/RdData_reg[3]/D (DFFRQX2M)                      0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.66


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U62/Y (OAI21X2M)                          0.14       1.43 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.43 r
  U3/Y (BUFX2M)                                           0.36       1.79 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.79 r
  RegFile/U102/Y (INVX2M)                                 0.10       1.90 f
  RegFile/U9/Y (BUFX2M)                                   0.16       2.06 f
  RegFile/U6/Y (INVX2M)                                   0.77       2.83 r
  RegFile/U68/Y (MX4X1M)                                  0.49       3.33 f
  RegFile/U79/Y (MX4X1M)                                  0.34       3.67 f
  RegFile/U78/Y (AO22X1M)                                 0.32       3.99 f
  RegFile/RdData_reg[2]/D (DFFRQX2M)                      0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.66


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U62/Y (OAI21X2M)                          0.14       1.43 r
  SYS_Cntroller/Addr[0] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.43 r
  U3/Y (BUFX2M)                                           0.36       1.79 r
  RegFile/Address[0] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.79 r
  RegFile/U102/Y (INVX2M)                                 0.10       1.90 f
  RegFile/U9/Y (BUFX2M)                                   0.16       2.06 f
  RegFile/U6/Y (INVX2M)                                   0.77       2.83 r
  RegFile/U77/Y (MX4X1M)                                  0.49       3.33 f
  RegFile/U75/Y (MX4X1M)                                  0.34       3.67 f
  RegFile/U74/Y (AO22X1M)                                 0.32       3.99 f
  RegFile/RdData_reg[1]/D (DFFRQX2M)                      0.00       3.99 f
  data arrival time                                                  3.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/RdData_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                       15.66


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U21/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U221/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[9][7]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[9][7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U21/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U220/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[9][6]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[9][6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U21/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U219/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[9][5]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[9][5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U21/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U218/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[9][4]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[9][4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U21/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U217/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[9][3]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[9][3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U21/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U216/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[9][2]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[9][2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U21/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U215/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[9][1]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[9][1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U21/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U214/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[9][0]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[9][0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U19/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U207/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[0][1]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[0][1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U19/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U206/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[0][0]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[0][0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U19/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U208/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[0][2]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[0][2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U19/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U209/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[0][3]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[0][3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U19/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U210/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[0][4]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[0][4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U19/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U211/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[0][5]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[0][5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U19/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U213/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[0][7]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[0][7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U19/Y (NAND2X2M)                                0.26       3.11 r
  RegFile/U212/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[0][6]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[0][6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.19


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U22/Y (NAND2X2M)                                0.25       3.11 r
  RegFile/U236/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[4][7]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[4][7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U22/Y (NAND2X2M)                                0.25       3.11 r
  RegFile/U235/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[4][6]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[4][6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U22/Y (NAND2X2M)                                0.25       3.11 r
  RegFile/U234/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[4][5]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[4][5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U22/Y (NAND2X2M)                                0.25       3.11 r
  RegFile/U233/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[4][4]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[4][4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U22/Y (NAND2X2M)                                0.25       3.11 r
  RegFile/U232/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[4][3]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[4][3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U22/Y (NAND2X2M)                                0.25       3.11 r
  RegFile/U231/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[4][2]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[4][2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U22/Y (NAND2X2M)                                0.25       3.11 r
  RegFile/U230/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[4][1]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[4][1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U22/Y (NAND2X2M)                                0.25       3.11 r
  RegFile/U229/Y (OAI2BB2X1M)                             0.19       3.30 r
  RegFile/memory_reg[4][0]/D (DFFRQX2M)                   0.00       3.30 r
  data arrival time                                                  3.30

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[4][0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U26/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U112/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[8][1]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[8][1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U26/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U111/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[8][0]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[8][0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U26/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U181/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[8][7]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[8][7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U26/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U180/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[8][6]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[8][6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U26/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U179/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[8][5]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[8][5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U26/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U178/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[8][4]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[8][4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U26/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U177/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[8][3]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[8][3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U26/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U176/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[8][2]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[8][2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U14/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U128/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[1][7]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[1][7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U14/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U127/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[1][6]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[1][6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U14/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U122/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[1][1]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[1][1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U14/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U125/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[1][4]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[1][4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U14/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U126/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[1][5]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[1][5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U14/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U123/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[1][2]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[1][2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U14/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U124/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[1][3]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[1][3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U4/Y (NOR2X2M)                                  0.16       2.85 f
  RegFile/U14/Y (NAND2X2M)                                0.25       3.10 r
  RegFile/U121/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[1][0]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[1][0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.20


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U11/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U175/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[13][7]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[13][7]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U11/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U174/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[13][6]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[13][6]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U11/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U173/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[13][5]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[13][5]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U11/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U172/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[13][4]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[13][4]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U11/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U171/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[13][3]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[13][3]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U11/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U170/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[13][2]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[13][2]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U11/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U169/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[13][1]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[13][1]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U11/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U168/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[13][0]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[13][0]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U10/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U143/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[5][7]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[5][7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U10/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U142/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[5][6]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[5][6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U10/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U141/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[5][5]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[5][5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U10/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U140/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[5][4]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[5][4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U10/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U139/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[5][3]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[5][3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U10/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U138/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[5][2]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[5][2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U10/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U137/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[5][1]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[5][1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U10/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U136/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[5][0]/D (DFFRQX2M)                   0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[5][0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[12][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U18/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U167/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[12][7]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[12][7]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[12][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U18/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U166/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[12][6]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[12][6]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[12][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U18/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U165/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[12][5]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[12][5]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[12][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U18/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U164/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[12][4]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[12][4]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[12][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U18/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U163/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[12][3]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[12][3]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[12][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U18/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U162/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[12][2]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[12][2]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[12][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U18/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U161/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[12][1]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[12][1]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U12/Y (BUFX2M)                                  0.17       2.30 f
  RegFile/U7/Y (INVX2M)                                   0.38       2.68 r
  RegFile/U13/Y (NOR2X2M)                                 0.18       2.86 f
  RegFile/U18/Y (NAND2X2M)                                0.24       3.10 r
  RegFile/U160/Y (OAI2BB2X1M)                             0.19       3.29 r
  RegFile/memory_reg[12][0]/D (DFFRQX2M)                  0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[12][0]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                       16.21


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U15/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U237/Y (OAI2BB2X1M)                             0.28       2.89 f
  RegFile/memory_reg[3][5]/D (DFFSQX2M)                   0.00       2.89 f
  data arrival time                                                  2.89

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[3][5]/CK (DFFSQX2M)                  0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                       16.66


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U20/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U238/Y (OAI2BB2X1M)                             0.28       2.88 f
  RegFile/memory_reg[2][7]/D (DFFSQX2M)                   0.00       2.88 f
  data arrival time                                                  2.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[2][7]/CK (DFFSQX2M)                  0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                       16.67


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U5/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U27/Y (NAND2X2M)                                0.25       2.62 f
  RegFile/U120/Y (OAI2BB2X1M)                             0.18       2.80 r
  RegFile/memory_reg[7][7]/D (DFFRQX2M)                   0.00       2.80 r
  data arrival time                                                  2.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[7][7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U5/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U27/Y (NAND2X2M)                                0.25       2.62 f
  RegFile/U119/Y (OAI2BB2X1M)                             0.18       2.80 r
  RegFile/memory_reg[7][6]/D (DFFRQX2M)                   0.00       2.80 r
  data arrival time                                                  2.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[7][6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U5/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U27/Y (NAND2X2M)                                0.25       2.62 f
  RegFile/U118/Y (OAI2BB2X1M)                             0.18       2.80 r
  RegFile/memory_reg[7][5]/D (DFFRQX2M)                   0.00       2.80 r
  data arrival time                                                  2.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[7][5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U5/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U27/Y (NAND2X2M)                                0.25       2.62 f
  RegFile/U117/Y (OAI2BB2X1M)                             0.18       2.80 r
  RegFile/memory_reg[7][4]/D (DFFRQX2M)                   0.00       2.80 r
  data arrival time                                                  2.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[7][4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U5/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U27/Y (NAND2X2M)                                0.25       2.62 f
  RegFile/U116/Y (OAI2BB2X1M)                             0.18       2.80 r
  RegFile/memory_reg[7][3]/D (DFFRQX2M)                   0.00       2.80 r
  data arrival time                                                  2.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[7][3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U5/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U27/Y (NAND2X2M)                                0.25       2.62 f
  RegFile/U115/Y (OAI2BB2X1M)                             0.18       2.80 r
  RegFile/memory_reg[7][2]/D (DFFRQX2M)                   0.00       2.80 r
  data arrival time                                                  2.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[7][2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U5/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U27/Y (NAND2X2M)                                0.25       2.62 f
  RegFile/U114/Y (OAI2BB2X1M)                             0.18       2.80 r
  RegFile/memory_reg[7][1]/D (DFFRQX2M)                   0.00       2.80 r
  data arrival time                                                  2.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[7][1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U5/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U27/Y (NAND2X2M)                                0.25       2.62 f
  RegFile/U113/Y (OAI2BB2X1M)                             0.18       2.80 r
  RegFile/memory_reg[7][0]/D (DFFRQX2M)                   0.00       2.80 r
  data arrival time                                                  2.80

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[7][0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[11][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U17/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U154/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[11][2]/D (DFFRQX2M)                  0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[11][2]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U17/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U153/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[11][1]/D (DFFRQX2M)                  0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[11][1]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U17/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U152/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[11][0]/D (DFFRQX2M)                  0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[11][0]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U16/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U151/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[10][7]/D (DFFRQX2M)                  0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[10][7]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U16/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U150/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[10][6]/D (DFFRQX2M)                  0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[10][6]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U16/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U149/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[10][5]/D (DFFRQX2M)                  0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[10][5]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U16/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U148/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[10][4]/D (DFFRQX2M)                  0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[10][4]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U16/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U147/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[10][3]/D (DFFRQX2M)                  0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[10][3]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U16/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U146/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[10][2]/D (DFFRQX2M)                  0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[10][2]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U16/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U145/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[10][1]/D (DFFRQX2M)                  0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[10][1]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U16/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U144/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[10][0]/D (DFFRQX2M)                  0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[10][0]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U15/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U129/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[3][0]/D (DFFRQX2M)                   0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[3][0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U15/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U131/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[3][2]/D (DFFRQX2M)                   0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[3][2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U15/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U135/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[3][7]/D (DFFRQX2M)                   0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[3][7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U15/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U132/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[3][3]/D (DFFRQX2M)                   0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[3][3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U15/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U134/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[3][6]/D (DFFRQX2M)                   0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[3][6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U15/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U133/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[3][4]/D (DFFRQX2M)                   0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[3][4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: SYS_Cntroller/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/memory_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_Cntroller/current_state_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  SYS_Cntroller/current_state_reg[3]/Q (DFFRQX1M)         0.58       0.58 f
  SYS_Cntroller/U93/Y (INVX2M)                            0.12       0.71 r
  SYS_Cntroller/U73/Y (NAND4X2M)                          0.31       1.01 f
  SYS_Cntroller/U17/Y (NOR2BX2M)                          0.28       1.29 f
  SYS_Cntroller/U100/Y (NOR2X2M)                          0.10       1.39 r
  SYS_Cntroller/Addr[1] (SYS_CTRL_D_Width8_Addr_Size4)
                                                          0.00       1.39 r
  U4/Y (BUFX2M)                                           0.59       1.98 r
  RegFile/Address[1] (Reg_File_WIDTH8_DEPTH16_ADDR4)      0.00       1.98 r
  RegFile/U239/Y (INVX2M)                                 0.15       2.13 f
  RegFile/U3/Y (NOR2X2M)                                  0.24       2.37 r
  RegFile/U15/Y (NAND2X2M)                                0.24       2.61 f
  RegFile/U130/Y (OAI2BB2X1M)                             0.18       2.79 r
  RegFile/memory_reg[3][1]/D (DFFRQX2M)                   0.00       2.79 r
  data arrival time                                                  2.79

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  RegFile/memory_reg[3][1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                       16.70


  Startpoint: UART_TX_ClkDiv/Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  UART_TX_ClkDiv/U57/Y (NOR2X1M)                          0.09       0.65 f
  UART_TX_ClkDiv/U56/Y (CLKINVX1M)                        0.07       0.72 r
  UART_TX_ClkDiv/U54/Y (AOI32X1M)                         0.14       0.86 f
  UART_TX_ClkDiv/U53/Y (OA22X1M)                          0.43       1.29 f
  UART_TX_ClkDiv/U51/Y (OAI222X1M)                        0.25       1.54 r
  UART_TX_ClkDiv/U50/Y (CLKINVX1M)                        0.11       1.65 f
  UART_TX_ClkDiv/U47/Y (OAI32X1M)                         0.36       2.01 r
  UART_TX_ClkDiv/U43/Y (NAND4BX1M)                        0.22       2.23 r
  UART_TX_ClkDiv/U33/Y (MXI2X1M)                          0.11       2.34 f
  UART_TX_ClkDiv/U32/Y (CLKNAND2X2M)                      0.09       2.43 r
  UART_TX_ClkDiv/U30/Y (OAI211X1M)                        0.33       2.75 f
  UART_TX_ClkDiv/U23/Y (NOR2BX1M)                         0.17       2.92 r
  UART_TX_ClkDiv/Count_reg[6]/D (DFFRX1M)                 0.00       2.92 r
  data arrival time                                                  2.92

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TX_ClkDiv/Count_reg[6]/CK (DFFRX1M)                0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      267.93


  Startpoint: UART_TX_ClkDiv/Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  UART_TX_ClkDiv/U57/Y (NOR2X1M)                          0.09       0.65 f
  UART_TX_ClkDiv/U56/Y (CLKINVX1M)                        0.07       0.72 r
  UART_TX_ClkDiv/U54/Y (AOI32X1M)                         0.14       0.86 f
  UART_TX_ClkDiv/U53/Y (OA22X1M)                          0.43       1.29 f
  UART_TX_ClkDiv/U51/Y (OAI222X1M)                        0.25       1.54 r
  UART_TX_ClkDiv/U50/Y (CLKINVX1M)                        0.11       1.65 f
  UART_TX_ClkDiv/U47/Y (OAI32X1M)                         0.36       2.01 r
  UART_TX_ClkDiv/U43/Y (NAND4BX1M)                        0.22       2.23 r
  UART_TX_ClkDiv/U33/Y (MXI2X1M)                          0.11       2.34 f
  UART_TX_ClkDiv/U32/Y (CLKNAND2X2M)                      0.09       2.43 r
  UART_TX_ClkDiv/U30/Y (OAI211X1M)                        0.33       2.75 f
  UART_TX_ClkDiv/U24/Y (NOR2BX1M)                         0.17       2.92 r
  UART_TX_ClkDiv/Count_reg[5]/D (DFFRX1M)                 0.00       2.92 r
  data arrival time                                                  2.92

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TX_ClkDiv/Count_reg[5]/CK (DFFRX1M)                0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      267.93


  Startpoint: UART_TX_ClkDiv/Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  UART_TX_ClkDiv/U57/Y (NOR2X1M)                          0.09       0.65 f
  UART_TX_ClkDiv/U56/Y (CLKINVX1M)                        0.07       0.72 r
  UART_TX_ClkDiv/U54/Y (AOI32X1M)                         0.14       0.86 f
  UART_TX_ClkDiv/U53/Y (OA22X1M)                          0.43       1.29 f
  UART_TX_ClkDiv/U51/Y (OAI222X1M)                        0.25       1.54 r
  UART_TX_ClkDiv/U50/Y (CLKINVX1M)                        0.11       1.65 f
  UART_TX_ClkDiv/U47/Y (OAI32X1M)                         0.36       2.01 r
  UART_TX_ClkDiv/U43/Y (NAND4BX1M)                        0.22       2.23 r
  UART_TX_ClkDiv/U33/Y (MXI2X1M)                          0.11       2.34 f
  UART_TX_ClkDiv/U32/Y (CLKNAND2X2M)                      0.09       2.43 r
  UART_TX_ClkDiv/U30/Y (OAI211X1M)                        0.33       2.75 f
  UART_TX_ClkDiv/U25/Y (NOR2BX1M)                         0.17       2.92 r
  UART_TX_ClkDiv/Count_reg[4]/D (DFFRX1M)                 0.00       2.92 r
  data arrival time                                                  2.92

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TX_ClkDiv/Count_reg[4]/CK (DFFRX1M)                0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      267.93


  Startpoint: UART_TX_ClkDiv/Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  UART_TX_ClkDiv/U57/Y (NOR2X1M)                          0.09       0.65 f
  UART_TX_ClkDiv/U56/Y (CLKINVX1M)                        0.07       0.72 r
  UART_TX_ClkDiv/U54/Y (AOI32X1M)                         0.14       0.86 f
  UART_TX_ClkDiv/U53/Y (OA22X1M)                          0.43       1.29 f
  UART_TX_ClkDiv/U51/Y (OAI222X1M)                        0.25       1.54 r
  UART_TX_ClkDiv/U50/Y (CLKINVX1M)                        0.11       1.65 f
  UART_TX_ClkDiv/U47/Y (OAI32X1M)                         0.36       2.01 r
  UART_TX_ClkDiv/U43/Y (NAND4BX1M)                        0.22       2.23 r
  UART_TX_ClkDiv/U33/Y (MXI2X1M)                          0.11       2.34 f
  UART_TX_ClkDiv/U32/Y (CLKNAND2X2M)                      0.09       2.43 r
  UART_TX_ClkDiv/U30/Y (OAI211X1M)                        0.33       2.75 f
  UART_TX_ClkDiv/U26/Y (NOR2BX1M)                         0.17       2.92 r
  UART_TX_ClkDiv/Count_reg[3]/D (DFFRX1M)                 0.00       2.92 r
  data arrival time                                                  2.92

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TX_ClkDiv/Count_reg[3]/CK (DFFRX1M)                0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      267.93


  Startpoint: UART_TX_ClkDiv/Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  UART_TX_ClkDiv/U57/Y (NOR2X1M)                          0.09       0.65 f
  UART_TX_ClkDiv/U56/Y (CLKINVX1M)                        0.07       0.72 r
  UART_TX_ClkDiv/U54/Y (AOI32X1M)                         0.14       0.86 f
  UART_TX_ClkDiv/U53/Y (OA22X1M)                          0.43       1.29 f
  UART_TX_ClkDiv/U51/Y (OAI222X1M)                        0.25       1.54 r
  UART_TX_ClkDiv/U50/Y (CLKINVX1M)                        0.11       1.65 f
  UART_TX_ClkDiv/U47/Y (OAI32X1M)                         0.36       2.01 r
  UART_TX_ClkDiv/U43/Y (NAND4BX1M)                        0.22       2.23 r
  UART_TX_ClkDiv/U33/Y (MXI2X1M)                          0.11       2.34 f
  UART_TX_ClkDiv/U32/Y (CLKNAND2X2M)                      0.09       2.43 r
  UART_TX_ClkDiv/U30/Y (OAI211X1M)                        0.33       2.75 f
  UART_TX_ClkDiv/U27/Y (NOR2BX1M)                         0.17       2.92 r
  UART_TX_ClkDiv/Count_reg[2]/D (DFFRX1M)                 0.00       2.92 r
  data arrival time                                                  2.92

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      267.93


  Startpoint: UART_TX_ClkDiv/Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  UART_TX_ClkDiv/U57/Y (NOR2X1M)                          0.09       0.65 f
  UART_TX_ClkDiv/U56/Y (CLKINVX1M)                        0.07       0.72 r
  UART_TX_ClkDiv/U54/Y (AOI32X1M)                         0.14       0.86 f
  UART_TX_ClkDiv/U53/Y (OA22X1M)                          0.43       1.29 f
  UART_TX_ClkDiv/U51/Y (OAI222X1M)                        0.25       1.54 r
  UART_TX_ClkDiv/U50/Y (CLKINVX1M)                        0.11       1.65 f
  UART_TX_ClkDiv/U47/Y (OAI32X1M)                         0.36       2.01 r
  UART_TX_ClkDiv/U43/Y (NAND4BX1M)                        0.22       2.23 r
  UART_TX_ClkDiv/U33/Y (MXI2X1M)                          0.11       2.34 f
  UART_TX_ClkDiv/U32/Y (CLKNAND2X2M)                      0.09       2.43 r
  UART_TX_ClkDiv/U30/Y (OAI211X1M)                        0.33       2.75 f
  UART_TX_ClkDiv/U28/Y (NOR2BX1M)                         0.17       2.92 r
  UART_TX_ClkDiv/Count_reg[1]/D (DFFRX1M)                 0.00       2.92 r
  data arrival time                                                  2.92

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TX_ClkDiv/Count_reg[1]/CK (DFFRX1M)                0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      267.93


  Startpoint: UART_TX_ClkDiv/Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  UART_TX_ClkDiv/U57/Y (NOR2X1M)                          0.09       0.65 f
  UART_TX_ClkDiv/U56/Y (CLKINVX1M)                        0.07       0.72 r
  UART_TX_ClkDiv/U54/Y (AOI32X1M)                         0.14       0.86 f
  UART_TX_ClkDiv/U53/Y (OA22X1M)                          0.43       1.29 f
  UART_TX_ClkDiv/U51/Y (OAI222X1M)                        0.25       1.54 r
  UART_TX_ClkDiv/U50/Y (CLKINVX1M)                        0.11       1.65 f
  UART_TX_ClkDiv/U47/Y (OAI32X1M)                         0.36       2.01 r
  UART_TX_ClkDiv/U43/Y (NAND4BX1M)                        0.22       2.23 r
  UART_TX_ClkDiv/U33/Y (MXI2X1M)                          0.11       2.34 f
  UART_TX_ClkDiv/U32/Y (CLKNAND2X2M)                      0.09       2.43 r
  UART_TX_ClkDiv/U30/Y (OAI211X1M)                        0.33       2.75 f
  UART_TX_ClkDiv/U29/Y (NOR2BX1M)                         0.17       2.92 r
  UART_TX_ClkDiv/Count_reg[0]/D (DFFRX1M)                 0.00       2.92 r
  data arrival time                                                  2.92

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TX_ClkDiv/Count_reg[0]/CK (DFFRX1M)                0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                      267.93


  Startpoint: UART_TX_ClkDiv/Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/New_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  UART_TX_ClkDiv/U57/Y (NOR2X1M)                          0.09       0.65 f
  UART_TX_ClkDiv/U56/Y (CLKINVX1M)                        0.07       0.72 r
  UART_TX_ClkDiv/U54/Y (AOI32X1M)                         0.14       0.86 f
  UART_TX_ClkDiv/U53/Y (OA22X1M)                          0.43       1.29 f
  UART_TX_ClkDiv/U51/Y (OAI222X1M)                        0.25       1.54 r
  UART_TX_ClkDiv/U50/Y (CLKINVX1M)                        0.11       1.65 f
  UART_TX_ClkDiv/U47/Y (OAI32X1M)                         0.36       2.01 r
  UART_TX_ClkDiv/U43/Y (NAND4BX1M)                        0.22       2.23 r
  UART_TX_ClkDiv/U33/Y (MXI2X1M)                          0.11       2.34 f
  UART_TX_ClkDiv/U32/Y (CLKNAND2X2M)                      0.09       2.43 r
  UART_TX_ClkDiv/U30/Y (OAI211X1M)                        0.33       2.75 f
  UART_TX_ClkDiv/U17/Y (MXI2X1M)                          0.28       3.03 f
  UART_TX_ClkDiv/New_clk_reg/D (DFFSX1M)                  0.00       3.03 f
  data arrival time                                                  3.03

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TX_ClkDiv/New_clk_reg/CK (DFFSX1M)                 0.00     271.10 r
  library setup time                                     -0.11     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                      267.96


  Startpoint: UART_TX_ClkDiv/Count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_ClkDiv/Flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  UART_TX_ClkDiv/Count_reg[2]/Q (DFFRX1M)                 0.56       0.56 r
  UART_TX_ClkDiv/U57/Y (NOR2X1M)                          0.09       0.65 f
  UART_TX_ClkDiv/U56/Y (CLKINVX1M)                        0.07       0.72 r
  UART_TX_ClkDiv/U54/Y (AOI32X1M)                         0.14       0.86 f
  UART_TX_ClkDiv/U53/Y (OA22X1M)                          0.43       1.29 f
  UART_TX_ClkDiv/U51/Y (OAI222X1M)                        0.25       1.54 r
  UART_TX_ClkDiv/U50/Y (CLKINVX1M)                        0.11       1.65 f
  UART_TX_ClkDiv/U47/Y (OAI32X1M)                         0.36       2.01 r
  UART_TX_ClkDiv/U43/Y (NAND4BX1M)                        0.22       2.23 r
  UART_TX_ClkDiv/U33/Y (MXI2X1M)                          0.11       2.34 f
  UART_TX_ClkDiv/U32/Y (CLKNAND2X2M)                      0.09       2.43 r
  UART_TX_ClkDiv/U22/Y (CLKINVX1M)                        0.08       2.51 f
  UART_TX_ClkDiv/U21/Y (NOR2X1M)                          0.11       2.61 r
  UART_TX_ClkDiv/U20/Y (MXI2X1M)                          0.10       2.71 f
  UART_TX_ClkDiv/U19/Y (NOR2X1M)                          0.12       2.83 r
  UART_TX_ClkDiv/Flag_reg/D (DFFRX1M)                     0.00       2.83 r
  data arrival time                                                  2.83

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_TX_ClkDiv/Flag_reg/CK (DFFRX1M)                    0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.03


  Startpoint: UART_RX_ClkDiv/Count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_ClkDiv/Count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_ClkDiv/Count_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  UART_RX_ClkDiv/Count_reg[1]/Q (DFFRX1M)                 0.56       0.56 r
  UART_RX_ClkDiv/U12/Y (AOI22X1M)                         0.10       0.66 f
  UART_RX_ClkDiv/U3/Y (OAI32X1M)                          0.50       1.16 r
  UART_RX_ClkDiv/U13/Y (AOI211X2M)                        0.12       1.29 f
  UART_RX_ClkDiv/U5/Y (OAI2B11X2M)                        0.34       1.63 f
  UART_RX_ClkDiv/U16/Y (OAI32X1M)                         0.28       1.91 r
  UART_RX_ClkDiv/Count_reg[2]/D (DFFRX1M)                 0.00       1.91 r
  data arrival time                                                  1.91

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_ClkDiv/Count_reg[2]/CK (DFFRX1M)                0.00     271.10 r
  library setup time                                     -0.28     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: UART_RX_ClkDiv/Count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_ClkDiv/Count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_ClkDiv/Count_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  UART_RX_ClkDiv/Count_reg[1]/Q (DFFRX1M)                 0.56       0.56 r
  UART_RX_ClkDiv/U12/Y (AOI22X1M)                         0.10       0.66 f
  UART_RX_ClkDiv/U3/Y (OAI32X1M)                          0.50       1.16 r
  UART_RX_ClkDiv/U13/Y (AOI211X2M)                        0.12       1.29 f
  UART_RX_ClkDiv/U5/Y (OAI2B11X2M)                        0.34       1.63 f
  UART_RX_ClkDiv/U20/Y (NOR2X2M)                          0.13       1.76 r
  UART_RX_ClkDiv/Count_reg[1]/D (DFFRX1M)                 0.00       1.76 r
  data arrival time                                                  1.76

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_ClkDiv/Count_reg[1]/CK (DFFRX1M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                      269.10


  Startpoint: UART_RX_ClkDiv/Count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_ClkDiv/Count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_ClkDiv/Count_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  UART_RX_ClkDiv/Count_reg[1]/Q (DFFRX1M)                 0.56       0.56 r
  UART_RX_ClkDiv/U12/Y (AOI22X1M)                         0.10       0.66 f
  UART_RX_ClkDiv/U3/Y (OAI32X1M)                          0.50       1.16 r
  UART_RX_ClkDiv/U13/Y (AOI211X2M)                        0.12       1.29 f
  UART_RX_ClkDiv/U5/Y (OAI2B11X2M)                        0.34       1.63 f
  UART_RX_ClkDiv/U22/Y (NOR2X2M)                          0.13       1.76 r
  UART_RX_ClkDiv/Count_reg[0]/D (DFFRX1M)                 0.00       1.76 r
  data arrival time                                                  1.76

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_ClkDiv/Count_reg[0]/CK (DFFRX1M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                      269.10


  Startpoint: UART_RX_ClkDiv/Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_ClkDiv/New_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_ClkDiv/Count_reg[0]/CK (DFFRX1M)                0.00       0.00 r
  UART_RX_ClkDiv/Count_reg[0]/Q (DFFRX1M)                 0.52       0.52 f
  UART_RX_ClkDiv/U12/Y (AOI22X1M)                         0.18       0.70 r
  UART_RX_ClkDiv/U3/Y (OAI32X1M)                          0.22       0.92 f
  UART_RX_ClkDiv/U13/Y (AOI211X2M)                        0.27       1.19 r
  UART_RX_ClkDiv/U5/Y (OAI2B11X2M)                        0.43       1.62 r
  UART_RX_ClkDiv/U18/Y (OAI21X2M)                         0.13       1.76 f
  UART_RX_ClkDiv/U17/Y (OAI21X2M)                         0.07       1.83 r
  UART_RX_ClkDiv/New_clk_reg/D (DFFSX1M)                  0.00       1.83 r
  data arrival time                                                  1.83

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_ClkDiv/New_clk_reg/CK (DFFSX1M)                 0.00     271.10 r
  library setup time                                     -0.17     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      269.10


  Startpoint: UART_RX_ClkDiv/Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_ClkDiv/Flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_ClkDiv/Count_reg[0]/CK (DFFRX1M)                0.00       0.00 r
  UART_RX_ClkDiv/Count_reg[0]/Q (DFFRX1M)                 0.52       0.52 f
  UART_RX_ClkDiv/U12/Y (AOI22X1M)                         0.18       0.70 r
  UART_RX_ClkDiv/U3/Y (OAI32X1M)                          0.22       0.92 f
  UART_RX_ClkDiv/U13/Y (AOI211X2M)                        0.27       1.19 r
  UART_RX_ClkDiv/U19/Y (NAND3X2M)                         0.15       1.35 f
  UART_RX_ClkDiv/U24/Y (OAI32X1M)                         0.13       1.47 r
  UART_RX_ClkDiv/Flag_reg/D (DFFRX1M)                     0.00       1.47 r
  data arrival time                                                  1.47

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX_ClkDiv/Flag_reg/CK (DFFRX1M)                    0.00     271.10 r
  library setup time                                     -0.28     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                      269.34


  Startpoint: UART_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: UART_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  UART_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  UART_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)              0.36       0.36 r
  UART_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)              0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.44


  Startpoint: UART_RX/U7/Stop_Error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/Stop_Error_reg/CK (DFFRHQX1M)                0.00       0.00 r
  UART_RX/U7/Stop_Error_reg/Q (DFFRHQX1M)                 0.25       0.25 r
  UART_RX/U7/U3/Y (INVXLM)                                0.07       0.32 f
  UART_RX/U7/U4/Y (INVX2M)                                0.54       0.86 r
  UART_RX/U7/Stop_Error (RX_FSM_Data_Width8)              0.00       0.86 r
  UART_RX/Stop_Error (UART_RX_TOP_Data_Width8)            0.00       0.86 r
  framing_error (out)                                     0.00       0.86 r
  data arrival time                                                  0.86

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                      215.97


  Startpoint: UART_RX/U7/Parity_Error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/Parity_Error_reg/CK (DFFRHQX2M)              0.00       0.00 r
  UART_RX/U7/Parity_Error_reg/Q (DFFRHQX2M)               0.75       0.75 r
  UART_RX/U7/Parity_Error (RX_FSM_Data_Width8)            0.00       0.75 r
  UART_RX/Paerity_Error (UART_RX_TOP_Data_Width8)         0.00       0.75 r
  parity_error (out)                                      0.00       0.75 r
  data arrival time                                                  0.75

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                      216.09


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.02      54.28 f
  UART_RX/RX_IN (UART_RX_TOP_Data_Width8)                 0.00      54.28 f
  UART_RX/U7/RX_In (RX_FSM_Data_Width8)                   0.00      54.28 f
  UART_RX/U7/U51/Y (OR3X1M)                               0.28      54.56 f
  UART_RX/U7/U50/Y (OAI211X1M)                            0.08      54.64 r
  UART_RX/U7/current_state_reg[0]/D (DFFRQX2M)            0.00      54.64 r
  data arrival time                                                 54.64

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U7/current_state_reg[0]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                -54.64
  --------------------------------------------------------------------------
  slack (MET)                                                      216.13


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: UART_RX/U1/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.28 r
  UART_RX/RX_IN (UART_RX_TOP_Data_Width8)                 0.00      54.28 r
  UART_RX/U1/RX_In (Data_Sampling)                        0.00      54.28 r
  UART_RX/U1/U46/Y (CLKNAND2X2M)                          0.11      54.40 f
  UART_RX/U1/U16/Y (MXI2X1M)                              0.14      54.53 r
  UART_RX/U1/Samples_reg[2]/D (DFFRQX2M)                  0.00      54.53 r
  data arrival time                                                 54.53

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U1/Samples_reg[2]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                -54.53
  --------------------------------------------------------------------------
  slack (MET)                                                      216.25


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: UART_RX/U1/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.28 r
  UART_RX/RX_IN (UART_RX_TOP_Data_Width8)                 0.00      54.28 r
  UART_RX/U1/RX_In (Data_Sampling)                        0.00      54.28 r
  UART_RX/U1/U46/Y (CLKNAND2X2M)                          0.11      54.40 f
  UART_RX/U1/U26/Y (MXI2X1M)                              0.12      54.52 r
  UART_RX/U1/Samples_reg[1]/D (DFFRQX2M)                  0.00      54.52 r
  data arrival time                                                 54.52

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U1/Samples_reg[1]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                -54.52
  --------------------------------------------------------------------------
  slack (MET)                                                      216.26


  Startpoint: UART_RX_IN (input port clocked by UART_RX_CLK)
  Endpoint: UART_RX/U1/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.03      54.28 r
  UART_RX/RX_IN (UART_RX_TOP_Data_Width8)                 0.00      54.28 r
  UART_RX/U1/RX_In (Data_Sampling)                        0.00      54.28 r
  UART_RX/U1/U46/Y (CLKNAND2X2M)                          0.11      54.40 f
  UART_RX/U1/U36/Y (MXI2X1M)                              0.12      54.52 r
  UART_RX/U1/Samples_reg[0]/D (DFFRQX2M)                  0.00      54.52 r
  data arrival time                                                 54.52

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U1/Samples_reg[0]/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                -54.52
  --------------------------------------------------------------------------
  slack (MET)                                                      216.26


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/N_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U22/Y (OA21X2M)                              0.37       2.01 f
  UART_RX/U2/U7/Y (OAI21X2M)                              0.09       2.10 r
  UART_RX/U2/U24/Y (AOI32X1M)                             0.11       2.22 f
  UART_RX/U2/U23/Y (INVX2M)                               0.08       2.29 r
  UART_RX/U2/N_reg[2]/D (DFFRQX2M)                        0.00       2.29 r
  data arrival time                                                  2.29

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/N_reg[2]/CK (DFFRQX2M)                       0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/N_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U22/Y (OA21X2M)                              0.37       2.01 f
  UART_RX/U2/U7/Y (OAI21X2M)                              0.09       2.10 r
  UART_RX/U2/U20/Y (AOI21X2M)                             0.07       2.17 f
  UART_RX/U2/U18/Y (OAI21X2M)                             0.13       2.30 r
  UART_RX/U2/N_reg[3]/D (DFFRX1M)                         0.00       2.30 r
  data arrival time                                                  2.30

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/N_reg[3]/CK (DFFRX1M)                        0.00     271.10 r
  library setup time                                     -0.25     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                      268.55


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/N_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U22/Y (OA21X2M)                              0.37       2.01 f
  UART_RX/U2/U16/Y (OAI2BB2X1M)                           0.13       2.15 r
  UART_RX/U2/N_reg[1]/D (DFFRQX2M)                        0.00       2.15 r
  data arrival time                                                  2.15

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/N_reg[1]/CK (DFFRQX2M)                       0.00     271.10 r
  library setup time                                     -0.31     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                      268.64


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/U46/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U3/U47/Y (OAI2B2X1M)                            0.20       0.97 r
  UART_RX/U3/U48/Y (NAND4BX1M)                            0.19       1.16 f
  UART_RX/U3/U52/Y (NOR4X1M)                              0.25       1.41 r
  UART_RX/U3/U5/Y (NOR2X2M)                               0.18       1.59 f
  UART_RX/U3/U3/Y (INVX2M)                                0.11       1.70 r
  UART_RX/U3/U19/Y (NAND3X2M)                             0.10       1.80 f
  UART_RX/U3/U13/Y (OAI32X1M)                             0.24       2.04 r
  UART_RX/U3/Bit_Count_reg[2]/D (DFFRQX2M)                0.00       2.04 r
  data arrival time                                                  2.04

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U3/Bit_Count_reg[2]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/U46/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U3/U47/Y (OAI2B2X1M)                            0.20       0.97 r
  UART_RX/U3/U48/Y (NAND4BX1M)                            0.19       1.16 f
  UART_RX/U3/U52/Y (NOR4X1M)                              0.25       1.41 r
  UART_RX/U3/U5/Y (NOR2X2M)                               0.18       1.59 f
  UART_RX/U3/U3/Y (INVX2M)                                0.11       1.70 r
  UART_RX/U3/U19/Y (NAND3X2M)                             0.10       1.80 f
  UART_RX/U3/U20/Y (OAI22X1M)                             0.19       1.99 r
  UART_RX/U3/Bit_Count_reg[1]/D (DFFRQX2M)                0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U3/Bit_Count_reg[1]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.78


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U6/Y (INVX2M)                                0.19       1.83 r
  UART_RX/U2/U21/Y (OAI2BB2X1M)                           0.17       2.00 r
  UART_RX/U2/P_out_reg[7]/D (DFFRX1M)                     0.00       2.00 r
  data arrival time                                                  2.00

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/P_out_reg[7]/CK (DFFRX1M)                    0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                      268.83


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/U46/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U3/U47/Y (OAI2B2X1M)                            0.20       0.97 r
  UART_RX/U3/U48/Y (NAND4BX1M)                            0.19       1.16 f
  UART_RX/U3/U52/Y (NOR4X1M)                              0.25       1.41 r
  UART_RX/U3/U5/Y (NOR2X2M)                               0.18       1.59 f
  UART_RX/U3/U12/Y (OAI32X1M)                             0.30       1.89 r
  UART_RX/U3/Bit_Count_reg[0]/D (DFFRQX2M)                0.00       1.89 r
  data arrival time                                                  1.89

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U3/Bit_Count_reg[0]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/N_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U8/Y (OAI22X1M)                              0.21       1.85 r
  UART_RX/U2/N_reg[0]/D (DFFRQX2M)                        0.00       1.85 r
  data arrival time                                                  1.85

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/N_reg[0]/CK (DFFRQX2M)                       0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.92


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Bit_Count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/U46/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U3/U47/Y (OAI2B2X1M)                            0.20       0.97 r
  UART_RX/U3/U48/Y (NAND4BX1M)                            0.19       1.16 f
  UART_RX/U3/U52/Y (NOR4X1M)                              0.25       1.41 r
  UART_RX/U3/U16/Y (AOI32X1M)                             0.20       1.62 f
  UART_RX/U3/U15/Y (OAI22X1M)                             0.20       1.82 r
  UART_RX/U3/Bit_Count_reg[3]/D (DFFRQX2M)                0.00       1.82 r
  data arrival time                                                  1.82

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U3/Bit_Count_reg[3]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                      268.95


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U13/Y (OAI22X1M)                             0.20       1.84 r
  UART_RX/U2/P_out_reg[5]/D (DFFRX1M)                     0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/P_out_reg[5]/CK (DFFRX1M)                    0.00     271.10 r
  library setup time                                     -0.27     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U9/Y (OAI22X1M)                              0.20       1.84 r
  UART_RX/U2/P_out_reg[1]/D (DFFRX1M)                     0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/P_out_reg[1]/CK (DFFRX1M)                    0.00     271.10 r
  library setup time                                     -0.27     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U12/Y (OAI22X1M)                             0.20       1.84 r
  UART_RX/U2/P_out_reg[4]/D (DFFRX1M)                     0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/P_out_reg[4]/CK (DFFRX1M)                    0.00     271.10 r
  library setup time                                     -0.27     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U11/Y (OAI22X1M)                             0.20       1.84 r
  UART_RX/U2/P_out_reg[3]/D (DFFRX1M)                     0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/P_out_reg[3]/CK (DFFRX1M)                    0.00     271.10 r
  library setup time                                     -0.27     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U10/Y (OAI22X1M)                             0.20       1.84 r
  UART_RX/U2/P_out_reg[2]/D (DFFRX1M)                     0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/P_out_reg[2]/CK (DFFRX1M)                    0.00     271.10 r
  library setup time                                     -0.27     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U14/Y (OAI22X1M)                             0.20       1.84 r
  UART_RX/U2/P_out_reg[6]/D (DFFRX1M)                     0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/P_out_reg[6]/CK (DFFRX1M)                    0.00     271.10 r
  library setup time                                     -0.27     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U2/P_out_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.55 f
  UART_RX/U2/edge_count[0] (Deserializer_Data_Width8)     0.00       0.55 f
  UART_RX/U2/U40/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U2/U41/Y (OAI2B2X1M)                            0.21       0.98 r
  UART_RX/U2/U45/Y (NAND3X1M)                             0.15       1.12 f
  UART_RX/U2/U49/Y (NOR4X1M)                              0.20       1.32 r
  UART_RX/U2/U15/Y (NAND2X2M)                             0.09       1.40 f
  UART_RX/U2/U3/Y (BUFX2M)                                0.24       1.64 f
  UART_RX/U2/U26/Y (OAI2BB2X1M)                           0.15       1.80 r
  UART_RX/U2/P_out_reg[0]/D (DFFRQX2M)                    0.00       1.80 r
  data arrival time                                                  1.80

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U2/P_out_reg[0]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.31     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: UART_RX/U3/Edge_Count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U4/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[1]/Q (DFFRQX2M)               0.50       0.50 r
  UART_RX/U3/Edge_Count[1] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.50 r
  UART_RX/U7/edge_count[1] (RX_FSM_Data_Width8)           0.00       0.50 r
  UART_RX/U7/U75/Y (CLKXOR2X2M)                           0.25       0.74 f
  UART_RX/U7/U73/Y (NOR3X1M)                              0.19       0.94 r
  UART_RX/U7/U72/Y (NAND4X1M)                             0.25       1.19 f
  UART_RX/U7/U68/Y (NOR3X1M)                              0.32       1.51 r
  UART_RX/U7/Par_chk_en (RX_FSM_Data_Width8)              0.00       1.51 r
  UART_RX/U4/En (Parity_Check_Data_Width8)                0.00       1.51 r
  UART_RX/U4/U7/Y (INVX2M)                                0.07       1.58 f
  UART_RX/U4/U4/Y (OAI31X1M)                              0.18       1.76 r
  UART_RX/U4/par_err_reg/D (DFFRQX2M)                     0.00       1.76 r
  data arrival time                                                  1.76

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U4/par_err_reg/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                      269.01


  Startpoint: UART_RX/U2/P_out_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U4/Calc_parity_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U2/P_out_reg[6]/CK (DFFRX1M)                    0.00       0.00 r
  UART_RX/U2/P_out_reg[6]/Q (DFFRX1M)                     0.49       0.49 r
  UART_RX/U2/P_out[6] (Deserializer_Data_Width8)          0.00       0.49 r
  UART_RX/U4/R_Data[6] (Parity_Check_Data_Width8)         0.00       0.49 r
  UART_RX/U4/U14/Y (CLKXOR2X2M)                           0.31       0.80 f
  UART_RX/U4/U13/Y (XOR3XLM)                              0.25       1.05 f
  UART_RX/U4/U11/Y (XOR3XLM)                              0.51       1.56 f
  UART_RX/U4/U9/Y (OAI2BB2X1M)                            0.14       1.70 r
  UART_RX/U4/Calc_parity_reg/D (DFFRQX2M)                 0.00       1.70 r
  data arrival time                                                  1.70

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U4/Calc_parity_reg/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.31     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                      269.08


  Startpoint: UART_RX/U3/Edge_Count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U6/Stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[1]/Q (DFFRQX2M)               0.50       0.50 r
  UART_RX/U3/Edge_Count[1] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.50 r
  UART_RX/U7/edge_count[1] (RX_FSM_Data_Width8)           0.00       0.50 r
  UART_RX/U7/U75/Y (CLKXOR2X2M)                           0.25       0.74 f
  UART_RX/U7/U73/Y (NOR3X1M)                              0.19       0.94 r
  UART_RX/U7/U72/Y (NAND4X1M)                             0.25       1.19 f
  UART_RX/U7/U65/Y (NOR3X1M)                              0.29       1.48 r
  UART_RX/U7/Stp_chk_en (RX_FSM_Data_Width8)              0.00       1.48 r
  UART_RX/U6/En (Stop_Check)                              0.00       1.48 r
  UART_RX/U6/U4/Y (INVX2M)                                0.07       1.55 f
  UART_RX/U6/U3/Y (OAI32X1M)                              0.12       1.67 r
  UART_RX/U6/Stp_err_reg/D (DFFRX1M)                      0.00       1.67 r
  data arrival time                                                  1.67

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U6/Stp_err_reg/CK (DFFRX1M)                     0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                      269.13


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/U27/CO (ADDHX1M)                             0.22       0.78 f
  UART_RX/U3/U25/CO (ADDHX1M)                             0.19       0.97 f
  UART_RX/U3/U26/CO (ADDHX1M)                             0.19       1.17 f
  UART_RX/U3/U29/CO (ADDHX1M)                             0.20       1.36 f
  UART_RX/U3/U42/Y (CLKXOR2X2M)                           0.18       1.55 r
  UART_RX/U3/U21/Y (AND2X2M)                              0.12       1.66 r
  UART_RX/U3/Edge_Count_reg[5]/D (DFFRQX2M)               0.00       1.66 r
  data arrival time                                                  1.66

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U3/Edge_Count_reg[5]/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                      269.14


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/U46/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U3/U47/Y (OAI2B2X1M)                            0.20       0.97 r
  UART_RX/U3/U48/Y (NAND4BX1M)                            0.19       1.16 f
  UART_RX/U3/U52/Y (NOR4X1M)                              0.25       1.41 r
  UART_RX/U3/U5/Y (NOR2X2M)                               0.18       1.59 f
  UART_RX/U3/U22/Y (AND2X2M)                              0.18       1.77 f
  UART_RX/U3/Edge_Count_reg[0]/D (DFFRQX2M)               0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                      269.17


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/U46/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U3/U47/Y (OAI2B2X1M)                            0.20       0.97 r
  UART_RX/U3/U48/Y (NAND4BX1M)                            0.19       1.16 f
  UART_RX/U3/U52/Y (NOR4X1M)                              0.25       1.41 r
  UART_RX/U3/U5/Y (NOR2X2M)                               0.18       1.59 f
  UART_RX/U3/U10/Y (AND2X2M)                              0.18       1.77 f
  UART_RX/U3/Edge_Count_reg[4]/D (DFFRQX2M)               0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U3/Edge_Count_reg[4]/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                      269.17


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/U46/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U3/U47/Y (OAI2B2X1M)                            0.20       0.97 r
  UART_RX/U3/U48/Y (NAND4BX1M)                            0.19       1.16 f
  UART_RX/U3/U52/Y (NOR4X1M)                              0.25       1.41 r
  UART_RX/U3/U5/Y (NOR2X2M)                               0.18       1.59 f
  UART_RX/U3/U7/Y (AND2X2M)                               0.18       1.77 f
  UART_RX/U3/Edge_Count_reg[1]/D (DFFRQX2M)               0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U3/Edge_Count_reg[1]/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                      269.17


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/U46/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U3/U47/Y (OAI2B2X1M)                            0.20       0.97 r
  UART_RX/U3/U48/Y (NAND4BX1M)                            0.19       1.16 f
  UART_RX/U3/U52/Y (NOR4X1M)                              0.25       1.41 r
  UART_RX/U3/U5/Y (NOR2X2M)                               0.18       1.59 f
  UART_RX/U3/U9/Y (AND2X2M)                               0.18       1.77 f
  UART_RX/U3/Edge_Count_reg[3]/D (DFFRQX2M)               0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U3/Edge_Count_reg[3]/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                      269.17


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U3/Edge_Count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.55       0.55 f
  UART_RX/U3/U46/Y (NOR2BX1M)                             0.21       0.77 f
  UART_RX/U3/U47/Y (OAI2B2X1M)                            0.20       0.97 r
  UART_RX/U3/U48/Y (NAND4BX1M)                            0.19       1.16 f
  UART_RX/U3/U52/Y (NOR4X1M)                              0.25       1.41 r
  UART_RX/U3/U5/Y (NOR2X2M)                               0.18       1.59 f
  UART_RX/U3/U8/Y (AND2X2M)                               0.18       1.77 f
  UART_RX/U3/Edge_Count_reg[2]/D (DFFRQX2M)               0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U3/Edge_Count_reg[2]/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                      269.17


  Startpoint: UART_RX/U3/Edge_Count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U5/Str_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[1]/Q (DFFRQX2M)               0.50       0.50 r
  UART_RX/U3/Edge_Count[1] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.50 r
  UART_RX/U7/edge_count[1] (RX_FSM_Data_Width8)           0.00       0.50 r
  UART_RX/U7/U75/Y (CLKXOR2X2M)                           0.25       0.74 f
  UART_RX/U7/U73/Y (NOR3X1M)                              0.19       0.94 r
  UART_RX/U7/U72/Y (NAND4X1M)                             0.25       1.19 f
  UART_RX/U7/U64/Y (NOR3X1M)                              0.21       1.40 r
  UART_RX/U7/Str_chk_en (RX_FSM_Data_Width8)              0.00       1.40 r
  UART_RX/U5/En (Start_Check)                             0.00       1.40 r
  UART_RX/U5/U3/Y (AND2X2M)                               0.15       1.55 r
  UART_RX/U5/Str_err_reg/D (DFFRQX2M)                     0.00       1.55 r
  data arrival time                                                  1.55

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U5/Str_err_reg/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                      269.25


  Startpoint: UART_RX/U7/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/current_state_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  UART_RX/U7/current_state_reg[2]/Q (DFFRQX2M)            0.47       0.47 f
  UART_RX/U7/U86/Y (CLKINVX1M)                            0.13       0.60 r
  UART_RX/U7/U83/Y (CLKNAND2X2M)                          0.14       0.74 f
  UART_RX/U7/U82/Y (CLKINVX1M)                            0.13       0.87 r
  UART_RX/U7/U81/Y (CLKNAND2X2M)                          0.13       1.00 f
  UART_RX/U7/U34/Y (NOR2X1M)                              0.13       1.13 r
  UART_RX/U7/U33/Y (MXI2X1M)                              0.11       1.23 f
  UART_RX/U7/U32/Y (OAI32X1M)                             0.25       1.48 r
  UART_RX/U7/current_state_reg[2]/D (DFFRQX2M)            0.00       1.48 r
  data arrival time                                                  1.48

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U7/current_state_reg[2]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                      269.27


  Startpoint: UART_RX/U3/Edge_Count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U3/Edge_Count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  UART_RX/U3/Edge_Count_reg[0]/Q (DFFRQX2M)               0.51       0.51 r
  UART_RX/U3/Edge_Count[0] (Edge_Bit_Counter_Data_Width8)
                                                          0.00       0.51 r
  UART_RX/U7/edge_count[0] (RX_FSM_Data_Width8)           0.00       0.51 r
  UART_RX/U7/U55/Y (CLKXOR2X2M)                           0.25       0.76 f
  UART_RX/U7/U54/Y (NOR4X1M)                              0.27       1.03 r
  UART_RX/U7/U53/Y (CLKNAND2X2M)                          0.15       1.18 f
  UART_RX/U7/U49/Y (CLKINVX1M)                            0.09       1.27 r
  UART_RX/U7/U36/Y (AOI32X1M)                             0.14       1.41 f
  UART_RX/U7/U35/Y (OAI21X1M)                             0.09       1.50 r
  UART_RX/U7/current_state_reg[1]/D (DFFRQX2M)            0.00       1.50 r
  data arrival time                                                  1.50

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U7/current_state_reg[1]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.31     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                      269.29


  Startpoint: UART_RX/U7/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U1/Sampeld_Bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/current_state_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  UART_RX/U7/current_state_reg[1]/Q (DFFRQX2M)            0.42       0.42 r
  UART_RX/U7/U71/Y (CLKINVX1M)                            0.10       0.52 f
  UART_RX/U7/U70/Y (NOR2X1M)                              0.17       0.69 r
  UART_RX/U7/U69/Y (CLKINVX1M)                            0.16       0.86 f
  UART_RX/U7/U63/Y (CLKNAND2X2M)                          0.14       1.00 r
  UART_RX/U7/U9/Y (BUFX2M)                                0.17       1.17 r
  UART_RX/U7/data_samp_en (RX_FSM_Data_Width8)            0.00       1.17 r
  UART_RX/U1/En (Data_Sampling)                           0.00       1.17 r
  UART_RX/U1/U47/Y (AOI21BX1M)                            0.13       1.30 r
  UART_RX/U1/Sampeld_Bit_reg/D (DFFRQX2M)                 0.00       1.30 r
  data arrival time                                                  1.30

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U1/Sampeld_Bit_reg/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                      269.50


  Startpoint: UART_RX/U7/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/Data_Valid_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/current_state_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  UART_RX/U7/current_state_reg[2]/Q (DFFRQX2M)            0.38       0.38 r
  UART_RX/U7/U86/Y (CLKINVX1M)                            0.13       0.51 f
  UART_RX/U7/U85/Y (NOR3X1M)                              0.41       0.92 r
  UART_RX/U7/U84/Y (NOR3BX1M)                             0.24       1.16 r
  UART_RX/U7/Data_Valid_reg/D (DFFRQX1M)                  0.00       1.16 r
  data arrival time                                                  1.16

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U7/Data_Valid_reg/CK (DFFRQX1M)                 0.00     271.10 r
  library setup time                                     -0.34     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                      269.59


  Startpoint: UART_RX/U7/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/current_state_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  UART_RX/U7/current_state_reg[2]/Q (DFFRQX2M)            0.38       0.38 r
  UART_RX/U7/U86/Y (CLKINVX1M)                            0.13       0.51 f
  UART_RX/U7/U85/Y (NOR3X1M)                              0.41       0.92 r
  UART_RX/U7/U66/Y (AND2X1M)                              0.19       1.11 r
  UART_RX/U7/Stop_Error_reg/D (DFFRHQX1M)                 0.00       1.11 r
  data arrival time                                                  1.11

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U7/Stop_Error_reg/CK (DFFRHQX1M)                0.00     271.10 r
  library setup time                                     -0.21     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                      269.77


  Startpoint: UART_RX/U7/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: UART_RX/U7/Parity_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/U7/current_state_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  UART_RX/U7/current_state_reg[2]/Q (DFFRQX2M)            0.38       0.38 r
  UART_RX/U7/U86/Y (CLKINVX1M)                            0.13       0.51 f
  UART_RX/U7/U85/Y (NOR3X1M)                              0.41       0.92 r
  UART_RX/U7/U67/Y (AND2X1M)                              0.19       1.11 r
  UART_RX/U7/Parity_Error_reg/D (DFFRHQX2M)               0.00       1.11 r
  data arrival time                                                  1.11

  clock UART_RX_CLK (rise edge)                         271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/U7/Parity_Error_reg/CK (DFFRHQX2M)              0.00     271.10 r
  library setup time                                     -0.18     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                      269.81


  Startpoint: UART_TX/U1_MUX_4x1/OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U1_MUX_4x1/OUT_reg/CK (DFFSQX2M)                0.00       0.00 r
  UART_TX/U1_MUX_4x1/OUT_reg/Q (DFFSQX2M)                 0.89       0.89 r
  UART_TX/U1_MUX_4x1/OUT (MUX_4x1)                        0.00       0.89 r
  UART_TX/TX_OUT (UART_TOP)                               0.00       0.89 r
  UART_TX_O (out)                                         0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  output external delay                               -1736.29    6944.98
  data required time                                              6944.98
  --------------------------------------------------------------------------
  data required time                                              6944.98
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                     6944.09


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U10/Y (AOI21X2M)                  0.11       2.28 f
  UART_TX/U3_Serializer/U4/Y (OAI21X2M)                   0.09       2.37 r
  UART_TX/U3_Serializer/U13/Y (OAI21X2M)                  0.11       2.48 f
  UART_TX/U3_Serializer/U12/Y (OAI211X2M)                 0.06       2.54 r
  UART_TX/U3_Serializer/counter_reg[3]/D (DFFRQX2M)       0.00       2.54 r
  data arrival time                                                  2.54

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/counter_reg[3]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.32    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.41


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U10/Y (AOI21X2M)                  0.11       2.28 f
  UART_TX/U3_Serializer/U4/Y (OAI21X2M)                   0.09       2.37 r
  UART_TX/U3_Serializer/U15/Y (OAI2BB2X1M)                0.17       2.54 r
  UART_TX/U3_Serializer/counter_reg[2]/D (DFFRQX2M)       0.00       2.54 r
  data arrival time                                                  2.54

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/counter_reg[2]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.31    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.42


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U10/Y (AOI21X2M)                  0.11       2.28 f
  UART_TX/U3_Serializer/U6/Y (OAI21X2M)                   0.14       2.42 r
  UART_TX/U3_Serializer/counter_reg[1]/D (DFFRQX2M)       0.00       2.42 r
  data arrival time                                                  2.42

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/counter_reg[1]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.31    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.54


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U19/Y (AOI32X1M)                  0.14       2.32 f
  UART_TX/U3_Serializer/U18/Y (INVX2M)                    0.08       2.39 r
  UART_TX/U3_Serializer/ser_done_reg/D (DFFRQX2M)         0.00       2.39 r
  data arrival time                                                  2.39

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/ser_done_reg/CK (DFFRQX2M)        0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.58


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U34/Y (AO22X1M)                   0.20       2.38 r
  UART_TX/U3_Serializer/S_R_Data_reg[7]/D (DFFRQX2M)      0.00       2.38 r
  data arrival time                                                  2.38

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/S_R_Data_reg[7]/CK (DFFRQX2M)     0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.59


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U17/Y (OAI2BB2X1M)                0.19       2.37 r
  UART_TX/U3_Serializer/counter_reg[0]/D (DFFRQX2M)       0.00       2.37 r
  data arrival time                                                  2.37

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/counter_reg[0]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.31    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.59


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U22/Y (OAI2BB1X2M)                0.18       2.36 r
  UART_TX/U3_Serializer/S_R_Data_reg[1]/D (DFFRQX2M)      0.00       2.36 r
  data arrival time                                                  2.36

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/S_R_Data_reg[1]/CK (DFFRQX2M)     0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.62


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U20/Y (OAI2BB1X2M)                0.18       2.36 r
  UART_TX/U3_Serializer/S_R_Data_reg[0]/D (DFFRQX2M)      0.00       2.36 r
  data arrival time                                                  2.36

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/S_R_Data_reg[0]/CK (DFFRQX2M)     0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.62


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U32/Y (OAI2BB1X2M)                0.17       2.35 r
  UART_TX/U3_Serializer/S_R_Data_reg[6]/D (DFFRQX2M)      0.00       2.35 r
  data arrival time                                                  2.35

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/S_R_Data_reg[6]/CK (DFFRQX2M)     0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.62


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U30/Y (OAI2BB1X2M)                0.17       2.35 r
  UART_TX/U3_Serializer/S_R_Data_reg[5]/D (DFFRQX2M)      0.00       2.35 r
  data arrival time                                                  2.35

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/S_R_Data_reg[5]/CK (DFFRQX2M)     0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.62


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U28/Y (OAI2BB1X2M)                0.17       2.35 r
  UART_TX/U3_Serializer/S_R_Data_reg[4]/D (DFFRQX2M)      0.00       2.35 r
  data arrival time                                                  2.35

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/S_R_Data_reg[4]/CK (DFFRQX2M)     0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.62


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U26/Y (OAI2BB1X2M)                0.17       2.35 r
  UART_TX/U3_Serializer/S_R_Data_reg[3]/D (DFFRQX2M)      0.00       2.35 r
  data arrival time                                                  2.35

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/S_R_Data_reg[3]/CK (DFFRQX2M)     0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.62


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U3_Serializer/S_R_Data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U3_Serializer/Data_Valid (Serializer_1byte)     0.00       1.52 r
  UART_TX/U3_Serializer/U14/Y (NAND2BX2M)                 0.10       1.62 f
  UART_TX/U3_Serializer/U11/Y (NAND2X2M)                  0.13       1.75 r
  UART_TX/U3_Serializer/U5/Y (INVX2M)                     0.13       1.88 f
  UART_TX/U3_Serializer/U3/Y (NOR2X2M)                    0.29       2.17 r
  UART_TX/U3_Serializer/U24/Y (OAI2BB1X2M)                0.17       2.35 r
  UART_TX/U3_Serializer/S_R_Data_reg[2]/D (DFFRQX2M)      0.00       2.35 r
  data arrival time                                                  2.35

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U3_Serializer/S_R_Data_reg[2]/CK (DFFRQX2M)     0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.62


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U2_Parity_Calc/Data_Valid (Parity_Calc)         0.00       1.52 r
  UART_TX/U2_Parity_Calc/U3/Y (NOR2BX2M)                  0.42       1.94 r
  UART_TX/U2_Parity_Calc/U8/Y (NAND2BX2M)                 0.19       2.13 r
  UART_TX/U2_Parity_Calc/U6/Y (OAI2BB2X1M)                0.14       2.27 r
  UART_TX/U2_Parity_Calc/par_bit_reg/D (DFFRQX2M)         0.00       2.27 r
  data arrival time                                                  2.27

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U2_Parity_Calc/par_bit_reg/CK (DFFRQX2M)        0.00    8681.27 r
  library setup time                                     -0.31    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.69


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U2_Parity_Calc/Data_Valid (Parity_Calc)         0.00       1.52 r
  UART_TX/U2_Parity_Calc/U3/Y (NOR2BX2M)                  0.42       1.94 r
  UART_TX/U2_Parity_Calc/U11/Y (AO2B2X2M)                 0.24       2.18 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[1]/D (DFFRQX2M)       0.00       2.18 r
  data arrival time                                                  2.18

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U2_Parity_Calc/DATA_V_reg[1]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.79


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U2_Parity_Calc/Data_Valid (Parity_Calc)         0.00       1.52 r
  UART_TX/U2_Parity_Calc/U3/Y (NOR2BX2M)                  0.42       1.94 r
  UART_TX/U2_Parity_Calc/U10/Y (AO2B2X2M)                 0.24       2.18 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[0]/D (DFFRQX2M)       0.00       2.18 r
  data arrival time                                                  2.18

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U2_Parity_Calc/DATA_V_reg[0]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.79


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U2_Parity_Calc/Data_Valid (Parity_Calc)         0.00       1.52 r
  UART_TX/U2_Parity_Calc/U3/Y (NOR2BX2M)                  0.42       1.94 r
  UART_TX/U2_Parity_Calc/U12/Y (AO2B2X2M)                 0.24       2.18 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[2]/D (DFFRQX2M)       0.00       2.18 r
  data arrival time                                                  2.18

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U2_Parity_Calc/DATA_V_reg[2]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.79


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U2_Parity_Calc/Data_Valid (Parity_Calc)         0.00       1.52 r
  UART_TX/U2_Parity_Calc/U3/Y (NOR2BX2M)                  0.42       1.94 r
  UART_TX/U2_Parity_Calc/U13/Y (AO2B2X2M)                 0.24       2.18 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[3]/D (DFFRQX2M)       0.00       2.18 r
  data arrival time                                                  2.18

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U2_Parity_Calc/DATA_V_reg[3]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.79


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U2_Parity_Calc/Data_Valid (Parity_Calc)         0.00       1.52 r
  UART_TX/U2_Parity_Calc/U3/Y (NOR2BX2M)                  0.42       1.94 r
  UART_TX/U2_Parity_Calc/U15/Y (AO2B2X2M)                 0.24       2.18 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[5]/D (DFFRQX2M)       0.00       2.18 r
  data arrival time                                                  2.18

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U2_Parity_Calc/DATA_V_reg[5]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.79


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U2_Parity_Calc/Data_Valid (Parity_Calc)         0.00       1.52 r
  UART_TX/U2_Parity_Calc/U3/Y (NOR2BX2M)                  0.42       1.94 r
  UART_TX/U2_Parity_Calc/U14/Y (AO2B2X2M)                 0.24       2.18 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[4]/D (DFFRQX2M)       0.00       2.18 r
  data arrival time                                                  2.18

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U2_Parity_Calc/DATA_V_reg[4]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.79


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U2_Parity_Calc/Data_Valid (Parity_Calc)         0.00       1.52 r
  UART_TX/U2_Parity_Calc/U3/Y (NOR2BX2M)                  0.42       1.94 r
  UART_TX/U2_Parity_Calc/U16/Y (AO2B2X2M)                 0.24       2.18 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[6]/D (DFFRQX2M)       0.00       2.18 r
  data arrival time                                                  2.18

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U2_Parity_Calc/DATA_V_reg[6]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.79


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U2_Parity_Calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U2_Parity_Calc/Data_Valid (Parity_Calc)         0.00       1.52 r
  UART_TX/U2_Parity_Calc/U3/Y (NOR2BX2M)                  0.42       1.94 r
  UART_TX/U2_Parity_Calc/U17/Y (AO2B2X2M)                 0.24       2.18 r
  UART_TX/U2_Parity_Calc/DATA_V_reg[7]/D (DFFRQX2M)       0.00       2.18 r
  data arrival time                                                  2.18

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U2_Parity_Calc/DATA_V_reg[7]/CK (DFFRQX2M)      0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.79


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U15/Y (NAND2X2M)                    0.09       1.48 f
  UART_FIFO/U2_FIFO_R/U12/Y (NOR2X2M)                     0.13       1.61 r
  UART_FIFO/U2_FIFO_R/U14/Y (NAND2X2M)                    0.09       1.70 f
  UART_FIFO/U2_FIFO_R/U17/Y (NAND2BX2M)                   0.19       1.89 f
  UART_FIFO/U2_FIFO_R/U16/Y (XNOR2X2M)                    0.13       2.02 r
  UART_FIFO/U2_FIFO_R/Address_reg[3]/D (DFFRQX2M)         0.00       2.02 r
  data arrival time                                                  2.02

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (DFFRQX2M)        0.00    8681.27 r
  library setup time                                     -0.32    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.93


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U5/Y (XNOR2X2M)                     0.28       1.11 r
  UART_FIFO/U2_FIFO_R/U9/Y (XNOR2X2M)                     0.16       1.26 r
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.17       1.43 f
  UART_FIFO/U2_FIFO_R/U15/Y (NAND2X2M)                    0.12       1.55 r
  UART_FIFO/U2_FIFO_R/U12/Y (NOR2X2M)                     0.06       1.61 f
  UART_FIFO/U2_FIFO_R/U14/Y (NAND2X2M)                    0.07       1.68 r
  UART_FIFO/U2_FIFO_R/U13/Y (XNOR2X2M)                    0.17       1.86 r
  UART_FIFO/U2_FIFO_R/Address_reg[2]/D (DFFRQX2M)         0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U2_FIFO_R/Address_reg[2]/CK (DFFRQX2M)        0.00    8681.27 r
  library setup time                                     -0.32    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.09


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U5/Y (XNOR2X2M)                     0.28       1.11 r
  UART_FIFO/U2_FIFO_R/U9/Y (XNOR2X2M)                     0.16       1.26 r
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.17       1.43 f
  UART_FIFO/U2_FIFO_R/U15/Y (NAND2X2M)                    0.12       1.55 r
  UART_FIFO/U2_FIFO_R/U12/Y (NOR2X2M)                     0.06       1.61 f
  UART_FIFO/U2_FIFO_R/U18/Y (CLKXOR2X2M)                  0.25       1.86 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/D (DFFRQX2M)         0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.11


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U4_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.33       1.16 f
  UART_FIFO/U2_FIFO_R/U4/Y (XNOR2X2M)                     0.13       1.29 f
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.10       1.39 r
  UART_FIFO/U2_FIFO_R/U3/Y (INVX2M)                       0.06       1.45 f
  UART_FIFO/U2_FIFO_R/FIFO_Empty (FIFO_R_Addr_Size3)      0.00       1.45 f
  UART_FIFO/FIFO_Empty (AS_FIFO_TOP_Data_Width8_Addr_Size3_FIFO_Dipth8_NUM_STAGES2)
                                                          0.00       1.45 f
  U2/Y (INVX2M)                                           0.07       1.52 r
  UART_TX/Data_Valid (UART_TOP)                           0.00       1.52 r
  UART_TX/U4_FSM/Data_Valid (FSM)                         0.00       1.52 r
  UART_TX/U4_FSM/U7/Y (AOI2B1X1M)                         0.08       1.60 f
  UART_TX/U4_FSM/U6/Y (OAI22X1M)                          0.19       1.79 r
  UART_TX/U4_FSM/current_state_reg[0]/D (DFFRQX2M)        0.00       1.79 r
  data arrival time                                                  1.79

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U4_FSM/current_state_reg[0]/CK (DFFRQX2M)       0.00    8681.27 r
  library setup time                                     -0.33    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.15


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/Address_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U5/Y (XNOR2X2M)                     0.28       1.11 r
  UART_FIFO/U2_FIFO_R/U9/Y (XNOR2X2M)                     0.16       1.26 r
  UART_FIFO/U2_FIFO_R/U6/Y (NAND4X2M)                     0.17       1.43 f
  UART_FIFO/U2_FIFO_R/U15/Y (NAND2X2M)                    0.12       1.55 r
  UART_FIFO/U2_FIFO_R/U19/Y (CLKXOR2X2M)                  0.21       1.76 r
  UART_FIFO/U2_FIFO_R/Address_reg[0]/D (DFFRX1M)          0.00       1.76 r
  data arrival time                                                  1.76

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U2_FIFO_R/Address_reg[0]/CK (DFFRX1M)         0.00    8681.27 r
  library setup time                                     -0.24    8681.03
  data required time                                              8681.03
  --------------------------------------------------------------------------
  data required time                                              8681.03
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.27


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U5/Y (XNOR2X2M)                     0.28       1.11 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/D (DFFRQX2M)          0.00       1.11 r
  data arrival time                                                  1.11

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[0]/CK (DFFRQX2M)         0.00    8681.27 r
  library setup time                                     -0.33    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.83


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[1]/Q (DFFRQX2M)         0.83       0.83 r
  UART_FIFO/U2_FIFO_R/U10/Y (CLKXOR2X2M)                  0.27       1.10 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/D (DFFRQX2M)          0.00       1.10 r
  data arrival time                                                  1.10

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[1]/CK (DFFRQX2M)         0.00    8681.27 r
  library setup time                                     -0.31    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.86


  Startpoint: UART_TX/U4_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U1_MUX_4x1/OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U4_FSM/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX/U4_FSM/current_state_reg[0]/Q (DFFRQX2M)        0.47       0.47 f
  UART_TX/U4_FSM/U8/Y (INVX2M)                            0.11       0.58 r
  UART_TX/U4_FSM/U5/Y (NOR2X2M)                           0.06       0.64 f
  UART_TX/U4_FSM/U3/Y (INVX2M)                            0.11       0.75 r
  UART_TX/U4_FSM/mux_sel[0] (FSM)                         0.00       0.75 r
  UART_TX/U1_MUX_4x1/mux_sel[0] (MUX_4x1)                 0.00       0.75 r
  UART_TX/U1_MUX_4x1/U6/Y (INVX2M)                        0.06       0.81 f
  UART_TX/U1_MUX_4x1/U5/Y (AOI22X1M)                      0.14       0.96 r
  UART_TX/U1_MUX_4x1/U3/Y (OAI2B2X1M)                     0.10       1.06 f
  UART_TX/U1_MUX_4x1/OUT_reg/D (DFFSQX2M)                 0.00       1.06 f
  data arrival time                                                  1.06

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U1_MUX_4x1/OUT_reg/CK (DFFSQX2M)                0.00    8681.27 r
  library setup time                                     -0.26    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.95


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[2]/Q (DFFRQX2M)         0.61       0.61 f
  UART_FIFO/U2_FIFO_R/U11/Y (CLKXOR2X2M)                  0.32       0.94 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/D (DFFRQX2M)          0.00       0.94 r
  data arrival time                                                  0.94

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[2]/CK (DFFRQX2M)         0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.03


  Startpoint: UART_TX/U4_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U4_FSM/Basy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U4_FSM/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX/U4_FSM/current_state_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  UART_TX/U4_FSM/U5/Y (NOR2X2M)                           0.15       0.66 r
  UART_TX/U4_FSM/U3/Y (INVX2M)                            0.10       0.75 f
  UART_TX/U4_FSM/U12/Y (OAI21X2M)                         0.06       0.81 r
  UART_TX/U4_FSM/Basy_reg/D (DFFRQX2M)                    0.00       0.81 r
  data arrival time                                                  0.81

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U4_FSM/Basy_reg/CK (DFFRQX2M)                   0.00    8681.27 r
  library setup time                                     -0.31    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.15


  Startpoint: UART_TX/U4_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U4_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U4_FSM/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX/U4_FSM/current_state_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  UART_TX/U4_FSM/U11/Y (NOR2X2M)                          0.15       0.65 r
  UART_TX/U4_FSM/U13/Y (NOR2BX2M)                         0.15       0.80 r
  UART_TX/U4_FSM/current_state_reg[2]/D (DFFRQX2M)        0.00       0.80 r
  data arrival time                                                  0.80

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U4_FSM/current_state_reg[2]/CK (DFFRQX2M)       0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.17


  Startpoint: UART_TX/U4_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX/U4_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U4_FSM/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX/U4_FSM/current_state_reg[2]/Q (DFFRQX2M)        0.51       0.51 f
  UART_TX/U4_FSM/U10/Y (AOI21X2M)                         0.15       0.65 r
  UART_TX/U4_FSM/current_state_reg[1]/D (DFFRQX2M)        0.00       0.65 r
  data arrival time                                                  0.65

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_TX/U4_FSM/current_state_reg[1]/CK (DFFRQX2M)       0.00    8681.27 r
  library setup time                                     -0.32    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.30


  Startpoint: UART_FIFO/U2_FIFO_R/Address_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U2_FIFO_R/Address_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  UART_FIFO/U2_FIFO_R/Address_reg[3]/Q (DFFRQX2M)         0.41       0.41 r
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/D (DFFRQX2M)          0.00       0.41 r
  data arrival time                                                  0.41

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U2_FIFO_R/GR_Ptr_reg[3]/CK (DFFRQX2M)         0.00    8681.27 r
  library setup time                                     -0.31    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.55


  Startpoint: UART_TX/U4_FSM/Basy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/U4_FSM/Basy_reg/CK (DFFRQX2M)                   0.00       0.00 r
  UART_TX/U4_FSM/Basy_reg/Q (DFFRQX2M)                    0.38       0.38 r
  UART_TX/U4_FSM/Basy (FSM)                               0.00       0.38 r
  UART_TX/busy (UART_TOP)                                 0.00       0.38 r
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.38 r
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX2M)                  0.00       0.38 r
  data arrival time                                                  0.38

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00    8681.27 r
  library setup time                                     -0.31    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.58


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                  0.36       0.36 r
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                  0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                 0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.61


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][0]/Q (DFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[3][1]/CK (DFFRQX2M)
                                                          0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.62


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.62


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.62


  Startpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.35       0.35 r
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_TX_CLK (rise edge)                        8681.47    8681.47
  clock network delay (ideal)                             0.00    8681.47
  clock uncertainty                                      -0.20    8681.27
  UART_FIFO/U1_W2R_SYNC/sync_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00    8681.27 r
  library setup time                                     -0.30    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.62


1
