

================================================================
== Vitis HLS Report for 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_49_4'
================================================================
* Date:           Thu Sep  7 01:04:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  3.258 ns|     2.43 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   786434|   786434|  7.078 ms|  7.078 ms|  786434|  786434|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_49_4  |   786432|   786432|         2|          1|          1|  786432|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4385|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       43|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       43|     4430|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln49_fu_89_p2     |         +|   0|  0|    27|          20|           1|
    |icmp_ln49_fu_83_p2    |      icmp|   0|  0|    14|          20|          20|
    |param_zr_com_V_d0     |       shl|   0|  0|  2171|       12288|       12288|
    |shl_ln49_1_fu_149_p2  |       shl|   0|  0|  2171|           1|        1536|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  4385|       12330|       13847|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+------+-----------+
    |           Name          | LUT| Input Size| Bits | Total Bits|
    +-------------------------+----+-----------+------+-----------+
    |ap_done_int              |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|     1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    20|         40|
    |i_1_fu_46                |   9|          2|    20|         40|
    |param_zr_com_V_we0       |   9|          2|  1536|       3072|
    +-------------------------+----+-----------+------+-----------+
    |Total                    |  45|         10|  1578|       3156|
    +-------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_fu_46                |  20|   0|   20|          0|
    |i_reg_163                |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  43|   0|   43|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-------+------------+--------------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir |  Bits |  Protocol  |                                  Source Object                                 |    C Type    |
+-------------------------+-----+-------+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk                   |   in|      1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_49_4|  return value|
|ap_rst                   |   in|      1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_49_4|  return value|
|ap_start                 |   in|      1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_49_4|  return value|
|ap_done                  |  out|      1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_49_4|  return value|
|ap_idle                  |  out|      1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_49_4|  return value|
|ap_ready                 |  out|      1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed,config12>_Pipeline_VITIS_LOOP_49_4|  return value|
|param_zr_com_V_address0  |  out|      9|   ap_memory|                                                                  param_zr_com_V|         array|
|param_zr_com_V_ce0       |  out|      1|   ap_memory|                                                                  param_zr_com_V|         array|
|param_zr_com_V_we0       |  out|   1536|   ap_memory|                                                                  param_zr_com_V|         array|
|param_zr_com_V_d0        |  out|  12288|   ap_memory|                                                                  param_zr_com_V|         array|
|wr12_V_address0          |  out|     20|   ap_memory|                                                                          wr12_V|         array|
|wr12_V_ce0               |  out|      1|   ap_memory|                                                                          wr12_V|         array|
|wr12_V_q0                |   in|      8|   ap_memory|                                                                          wr12_V|         array|
+-------------------------+-----+-------+------------+--------------------------------------------------------------------------------+--------------+

