<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HW3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main_comparator.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="main_comparator.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="main_comparator.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main_comparator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="main_comparator.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main_comparator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_comparator.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main_comparator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="main_comparator.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main_comparator.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="main_comparator.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="main_comparator.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="main_comparator.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_comparator.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="main_comparator.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main_comparator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main_comparator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="main_comparator.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="main_comparator.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="main_comparator.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main_comparator.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="main_comparator.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main_comparator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_comparator_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_comparator_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_comparator_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_comparator_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_comparator_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_comparator_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="main_comparator_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_comparator_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_comparator_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="main_comparator_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="main_comparator_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_comparator_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_comparator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_comparator_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="main_comparator_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="main_comparator_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_comparator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="one_bit_cmp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="one_bit_cmp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="one_bit_cmp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="one_bit_cmp.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_bit_cmp.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="one_bit_cmp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="one_bit_cmp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="one_bit_cmp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="one_bit_cmp_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="one_bit_cmp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_bench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1659609244" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1659609244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659977641" xil_pn:in_ck="5051651764146234931" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1659977640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="main_comparator.v"/>
      <outfile xil_pn:name="one_bit_cmp.v"/>
      <outfile xil_pn:name="test_bench-.v"/>
    </transform>
    <transform xil_pn:end_ts="1659609244" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1562487087229302858" xil_pn:start_ts="1659609244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659609244" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3091711827884445493" xil_pn:start_ts="1659609244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659609244" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2641716424869750594" xil_pn:start_ts="1659609244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659977641" xil_pn:in_ck="5051651764146234931" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1659977641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="main_comparator.v"/>
      <outfile xil_pn:name="one_bit_cmp.v"/>
      <outfile xil_pn:name="test_bench-.v"/>
    </transform>
    <transform xil_pn:end_ts="1659977643" xil_pn:in_ck="5051651764146234931" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8319197709255256816" xil_pn:start_ts="1659977641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench_beh.prj"/>
      <outfile xil_pn:name="test_bench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1660009634" xil_pn:in_ck="2353832274627526073" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5674062326879275469" xil_pn:start_ts="1660009634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1659607083" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1659607083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659607866" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8695790839643195752" xil_pn:start_ts="1659607866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659607866" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2641716424869750594" xil_pn:start_ts="1659607866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659607083" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1659607083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659607866" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5176900258318026285" xil_pn:start_ts="1659607866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659607083" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7351297724961568593" xil_pn:start_ts="1659607083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659607866" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3887411951195728696" xil_pn:start_ts="1659607866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1660009354" xil_pn:in_ck="-5858411748755033469" xil_pn:name="TRANEXT_xstsynthesize_spartan3adsp" xil_pn:prop_ck="-1015704077141950414" xil_pn:start_ts="1660009348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main_comparator.lso"/>
      <outfile xil_pn:name="main_comparator.ngc"/>
      <outfile xil_pn:name="main_comparator.ngr"/>
      <outfile xil_pn:name="main_comparator.prj"/>
      <outfile xil_pn:name="main_comparator.stx"/>
      <outfile xil_pn:name="main_comparator.syr"/>
      <outfile xil_pn:name="main_comparator.xst"/>
      <outfile xil_pn:name="main_comparator_stx_beh.prj"/>
      <outfile xil_pn:name="main_comparator_xst.xrpt"/>
      <outfile xil_pn:name="one_bit_cmp.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1659607869" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="58266646508765182" xil_pn:start_ts="1659607869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1660009390" xil_pn:in_ck="-2007330948803963321" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7376325314800191377" xil_pn:start_ts="1660009386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="main_comparator.bld"/>
      <outfile xil_pn:name="main_comparator.ngd"/>
      <outfile xil_pn:name="main_comparator_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1660009395" xil_pn:in_ck="-6679201116524722749" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5663174539769514389" xil_pn:start_ts="1660009390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="main_comparator.pcf"/>
      <outfile xil_pn:name="main_comparator_map.map"/>
      <outfile xil_pn:name="main_comparator_map.mrp"/>
      <outfile xil_pn:name="main_comparator_map.ncd"/>
      <outfile xil_pn:name="main_comparator_map.ngm"/>
      <outfile xil_pn:name="main_comparator_map.xrpt"/>
      <outfile xil_pn:name="main_comparator_summary.xml"/>
      <outfile xil_pn:name="main_comparator_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1660009421" xil_pn:in_ck="8591198778820574812" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4534759625332273352" xil_pn:start_ts="1660009395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="main_comparator.ncd"/>
      <outfile xil_pn:name="main_comparator.pad"/>
      <outfile xil_pn:name="main_comparator.par"/>
      <outfile xil_pn:name="main_comparator.ptwx"/>
      <outfile xil_pn:name="main_comparator.unroutes"/>
      <outfile xil_pn:name="main_comparator.xpi"/>
      <outfile xil_pn:name="main_comparator_pad.csv"/>
      <outfile xil_pn:name="main_comparator_pad.txt"/>
      <outfile xil_pn:name="main_comparator_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1660009519" xil_pn:in_ck="-6679201116524722881" xil_pn:name="TRANEXT_bitFile_spartan3adsp" xil_pn:prop_ck="-6028413662513571583" xil_pn:start_ts="1660009510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="main_comparator.bgn"/>
      <outfile xil_pn:name="main_comparator.bit"/>
      <outfile xil_pn:name="main_comparator.drc"/>
      <outfile xil_pn:name="main_comparator.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1659977853" xil_pn:in_ck="-6679201116524735735" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2020049260903088935" xil_pn:start_ts="1659977852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1659977859" xil_pn:in_ck="-6679201116524735735" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-8686702221230998639" xil_pn:start_ts="1659977856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1659977861" xil_pn:in_ck="-6679201116524735735" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="7376325314800191377" xil_pn:start_ts="1659977861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1660009421" xil_pn:in_ck="-6679201116524722881" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1660009417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="main_comparator.twr"/>
      <outfile xil_pn:name="main_comparator.twx"/>
    </transform>
  </transforms>

</generated_project>
