SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/fibonacci_series.sv
TOPLEVEL        = fibonacci_series
MODULE          = test_fibonacci_series
PYTHONPATH      = /src
HASH            = 1-rtl-design-for-32-bit-fibonacci-series