// Seed: 3549829388
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_3
  );
  input wire id_1;
  bit id_6;
  initial begin : LABEL_0
    if (1 && 1) begin : LABEL_1
      id_6 = -1 + id_4;
    end
  end
endmodule
module module_1 (
    id_1
);
  output logic [7:0] id_1;
  wire id_2;
  ;
  assign id_1[-1'b0] = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_0 (
    id_1,
    id_2,
    module_2
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
