Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug 14 12:05:03 2019
| Host         : MXGUA05NBC18560 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_spi_master_timing_summary_routed.rpt -pb top_spi_master_timing_summary_routed.pb -rpx top_spi_master_timing_summary_routed.rpx -warn_on_violation
| Design       : top_spi_master
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 86 register/latch pins with no clock driven by root clock pin: CLK_DIV/l_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 218 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.679        0.000                      0                   28        0.237        0.000                      0                   28        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.679        0.000                      0                   28        0.237        0.000                      0                   28        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.964ns (22.332%)  route 3.353ns (77.668%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.651     5.725    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.419     6.144 r  CLK_DIV/counter_reg[25]/Q
                         net (fo=2, routed)           1.158     7.301    CLK_DIV/counter[25]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.297     7.598 r  CLK_DIV/counter[26]_i_4/O
                         net (fo=1, routed)           1.150     8.748    CLK_DIV/counter[26]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  CLK_DIV/counter[26]_i_2/O
                         net (fo=28, routed)          1.045     9.917    CLK_DIV/counter[26]_i_2_n_0
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.041 r  CLK_DIV/counter[20]_i_1/O
                         net (fo=1, routed)           0.000    10.041    CLK_DIV/counter_0[20]
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.478    13.242    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[20]/C
                         clock pessimism              0.482    13.725    
                         clock uncertainty           -0.035    13.689    
    SLICE_X49Y50         FDCE (Setup_fdce_C_D)        0.031    13.720    CLK_DIV/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.994ns (22.868%)  route 3.353ns (77.132%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.651     5.725    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.419     6.144 r  CLK_DIV/counter_reg[25]/Q
                         net (fo=2, routed)           1.158     7.301    CLK_DIV/counter[25]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.297     7.598 r  CLK_DIV/counter[26]_i_4/O
                         net (fo=1, routed)           1.150     8.748    CLK_DIV/counter[26]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  CLK_DIV/counter[26]_i_2/O
                         net (fo=28, routed)          1.045     9.917    CLK_DIV/counter[26]_i_2_n_0
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.154    10.071 r  CLK_DIV/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    10.071    CLK_DIV/counter_0[25]
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.478    13.242    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
                         clock pessimism              0.482    13.725    
                         clock uncertainty           -0.035    13.689    
    SLICE_X49Y50         FDCE (Setup_fdce_C_D)        0.075    13.764    CLK_DIV/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.964ns (23.669%)  route 3.109ns (76.331%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.651     5.725    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.419     6.144 r  CLK_DIV/counter_reg[25]/Q
                         net (fo=2, routed)           1.158     7.301    CLK_DIV/counter[25]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.297     7.598 r  CLK_DIV/counter[26]_i_4/O
                         net (fo=1, routed)           1.150     8.748    CLK_DIV/counter[26]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  CLK_DIV/counter[26]_i_2/O
                         net (fo=28, routed)          0.801     9.674    CLK_DIV/counter[26]_i_2_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I0_O)        0.124     9.798 r  CLK_DIV/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.798    CLK_DIV/counter_0[17]
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.494    13.259    CLK_DIV/CLK
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[17]/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X49Y49         FDCE (Setup_fdce_C_D)        0.029    13.562    CLK_DIV/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.562    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.964ns (23.681%)  route 3.107ns (76.319%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.651     5.725    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.419     6.144 r  CLK_DIV/counter_reg[25]/Q
                         net (fo=2, routed)           1.158     7.301    CLK_DIV/counter[25]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.297     7.598 r  CLK_DIV/counter[26]_i_4/O
                         net (fo=1, routed)           1.150     8.748    CLK_DIV/counter[26]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  CLK_DIV/counter[26]_i_2/O
                         net (fo=28, routed)          0.799     9.672    CLK_DIV/counter[26]_i_2_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I0_O)        0.124     9.796 r  CLK_DIV/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.796    CLK_DIV/counter_0[18]
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.494    13.259    CLK_DIV/CLK
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[18]/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X49Y49         FDCE (Setup_fdce_C_D)        0.031    13.564    CLK_DIV/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.564    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.990ns (24.153%)  route 3.109ns (75.847%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.651     5.725    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.419     6.144 r  CLK_DIV/counter_reg[25]/Q
                         net (fo=2, routed)           1.158     7.301    CLK_DIV/counter[25]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.297     7.598 r  CLK_DIV/counter[26]_i_4/O
                         net (fo=1, routed)           1.150     8.748    CLK_DIV/counter[26]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  CLK_DIV/counter[26]_i_2/O
                         net (fo=28, routed)          0.801     9.674    CLK_DIV/counter[26]_i_2_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I0_O)        0.150     9.824 r  CLK_DIV/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.824    CLK_DIV/counter_0[24]
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.494    13.259    CLK_DIV/CLK
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[24]/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X49Y49         FDCE (Setup_fdce_C_D)        0.075    13.608    CLK_DIV/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.990ns (24.165%)  route 3.107ns (75.835%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.651     5.725    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.419     6.144 r  CLK_DIV/counter_reg[25]/Q
                         net (fo=2, routed)           1.158     7.301    CLK_DIV/counter[25]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.297     7.598 r  CLK_DIV/counter[26]_i_4/O
                         net (fo=1, routed)           1.150     8.748    CLK_DIV/counter[26]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  CLK_DIV/counter[26]_i_2/O
                         net (fo=28, routed)          0.799     9.672    CLK_DIV/counter[26]_i_2_n_0
    SLICE_X49Y49         LUT3 (Prop_lut3_I0_O)        0.150     9.822 r  CLK_DIV/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.822    CLK_DIV/counter_0[26]
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.494    13.259    CLK_DIV/CLK
    SLICE_X49Y49         FDCE                                         r  CLK_DIV/counter_reg[26]/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X49Y49         FDCE (Setup_fdce_C_D)        0.075    13.608    CLK_DIV/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.964ns (23.606%)  route 3.120ns (76.394%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.651     5.725    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.419     6.144 r  CLK_DIV/counter_reg[25]/Q
                         net (fo=2, routed)           1.158     7.301    CLK_DIV/counter[25]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.297     7.598 r  CLK_DIV/counter[26]_i_4/O
                         net (fo=1, routed)           1.150     8.748    CLK_DIV/counter[26]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  CLK_DIV/counter[26]_i_2/O
                         net (fo=28, routed)          0.812     9.684    CLK_DIV/counter[26]_i_2_n_0
    SLICE_X49Y50         LUT3 (Prop_lut3_I0_O)        0.124     9.808 r  CLK_DIV/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.808    CLK_DIV/counter_0[16]
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.478    13.242    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[16]/C
                         clock pessimism              0.482    13.725    
                         clock uncertainty           -0.035    13.689    
    SLICE_X49Y50         FDCE (Setup_fdce_C_D)        0.029    13.718    CLK_DIV/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.718    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.964ns (24.574%)  route 2.959ns (75.426%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.651     5.725    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.419     6.144 r  CLK_DIV/counter_reg[25]/Q
                         net (fo=2, routed)           1.158     7.301    CLK_DIV/counter[25]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.297     7.598 r  CLK_DIV/counter[26]_i_4/O
                         net (fo=1, routed)           1.150     8.748    CLK_DIV/counter[26]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  CLK_DIV/counter[26]_i_2/O
                         net (fo=28, routed)          0.651     9.523    CLK_DIV/counter[26]_i_2_n_0
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.647 r  CLK_DIV/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.647    CLK_DIV/counter_0[13]
    SLICE_X49Y48         FDCE                                         r  CLK_DIV/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.494    13.259    CLK_DIV/CLK
    SLICE_X49Y48         FDCE                                         r  CLK_DIV/counter_reg[13]/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X49Y48         FDCE (Setup_fdce_C_D)        0.029    13.562    CLK_DIV/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.562    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.964ns (24.568%)  route 2.960ns (75.432%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.651     5.725    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.419     6.144 r  CLK_DIV/counter_reg[25]/Q
                         net (fo=2, routed)           1.158     7.301    CLK_DIV/counter[25]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.297     7.598 r  CLK_DIV/counter[26]_i_4/O
                         net (fo=1, routed)           1.150     8.748    CLK_DIV/counter[26]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  CLK_DIV/counter[26]_i_2/O
                         net (fo=28, routed)          0.652     9.524    CLK_DIV/counter[26]_i_2_n_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.648 r  CLK_DIV/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.648    CLK_DIV/counter_0[8]
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.494    13.259    CLK_DIV/CLK
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[8]/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X49Y47         FDCE (Setup_fdce_C_D)        0.031    13.564    CLK_DIV/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.564    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.964ns (24.648%)  route 2.947ns (75.352%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.651     5.725    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.419     6.144 r  CLK_DIV/counter_reg[25]/Q
                         net (fo=2, routed)           1.158     7.301    CLK_DIV/counter[25]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.297     7.598 r  CLK_DIV/counter[26]_i_4/O
                         net (fo=1, routed)           1.150     8.748    CLK_DIV/counter[26]_i_4_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.872 r  CLK_DIV/counter[26]_i_2/O
                         net (fo=28, routed)          0.640     9.512    CLK_DIV/counter[26]_i_2_n_0
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.636 r  CLK_DIV/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.636    CLK_DIV/counter_0[10]
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.494    13.259    CLK_DIV/CLK
    SLICE_X49Y47         FDCE                                         r  CLK_DIV/counter_reg[10]/C
                         clock pessimism              0.309    13.568    
                         clock uncertainty           -0.035    13.533    
    SLICE_X49Y47         FDCE (Setup_fdce_C_D)        0.029    13.562    CLK_DIV/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.562    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  3.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.192ns (31.582%)  route 0.416ns (68.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.647    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=29, routed)          0.416     2.204    CLK_DIV/counter[0]
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.051     2.255 r  CLK_DIV/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.255    CLK_DIV/counter_0[25]
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.825     2.167    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[25]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.107     2.018    CLK_DIV/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.900%)  route 0.416ns (69.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.647    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=29, routed)          0.416     2.204    CLK_DIV/counter[0]
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.249 r  CLK_DIV/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.249    CLK_DIV/counter_0[20]
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.825     2.167    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[20]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.092     2.003    CLK_DIV/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.183ns (29.521%)  route 0.437ns (70.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.647    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=29, routed)          0.437     2.225    CLK_DIV/counter[0]
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.042     2.267 r  CLK_DIV/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.267    CLK_DIV/counter_0[21]
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.825     2.167    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[21]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.107     2.018    CLK_DIV/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.184ns (29.539%)  route 0.439ns (70.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.647    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=29, routed)          0.439     2.227    CLK_DIV/counter[0]
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.043     2.270 r  CLK_DIV/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.270    CLK_DIV/counter_0[22]
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.825     2.167    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[22]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.107     2.018    CLK_DIV/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.860%)  route 0.437ns (70.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.647    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=29, routed)          0.437     2.225    CLK_DIV/counter[0]
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.270 r  CLK_DIV/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.270    CLK_DIV/counter_0[16]
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.825     2.167    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[16]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.091     2.002    CLK_DIV/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.765%)  route 0.439ns (70.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.647    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=29, routed)          0.439     2.227    CLK_DIV/counter[0]
    SLICE_X49Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.272 r  CLK_DIV/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.272    CLK_DIV/counter_0[19]
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.825     2.167    CLK_DIV/CLK
    SLICE_X49Y50         FDCE                                         r  CLK_DIV/counter_reg[19]/C
                         clock pessimism             -0.256     1.911    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.092     2.003    CLK_DIV/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/l_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.471%)  route 0.203ns (52.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.647    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=29, routed)          0.203     1.991    CLK_DIV/counter[0]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.042     2.033 r  CLK_DIV/l_clk_i_1/O
                         net (fo=1, routed)           0.000     2.033    CLK_DIV/l_clk_i_1_n_0
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/l_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     2.171    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/l_clk_reg/C
                         clock pessimism             -0.524     1.647    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.107     1.754    CLK_DIV/l_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.361%)  route 0.205ns (52.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.647    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=29, routed)          0.205     1.993    CLK_DIV/counter[0]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.043     2.036 r  CLK_DIV/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.036    CLK_DIV/counter_0[2]
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     2.171    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[2]/C
                         clock pessimism             -0.524     1.647    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.107     1.754    CLK_DIV/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.876%)  route 0.203ns (52.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.647    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 f  CLK_DIV/counter_reg[0]/Q
                         net (fo=29, routed)          0.203     1.991    CLK_DIV/counter[0]
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.036 r  CLK_DIV/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.036    CLK_DIV/counter_0[0]
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     2.171    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/C
                         clock pessimism             -0.524     1.647    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.091     1.738    CLK_DIV/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 CLK_DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_DIV/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.631%)  route 0.205ns (52.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.647    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  CLK_DIV/counter_reg[0]/Q
                         net (fo=29, routed)          0.205     1.993    CLK_DIV/counter[0]
    SLICE_X49Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.038 r  CLK_DIV/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.038    CLK_DIV/counter_0[1]
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     2.171    CLK_DIV/CLK
    SLICE_X49Y45         FDCE                                         r  CLK_DIV/counter_reg[1]/C
                         clock pessimism             -0.524     1.647    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.092     1.739    CLK_DIV/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y50    CLK_DIV/counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y48    CLK_DIV/counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y49    CLK_DIV/counter_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y50    CLK_DIV/counter_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y49    CLK_DIV/counter_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y45    CLK_DIV/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y45    CLK_DIV/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y45    CLK_DIV/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X49Y46    CLK_DIV/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y50    CLK_DIV/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y50    CLK_DIV/counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y50    CLK_DIV/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y50    CLK_DIV/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y50    CLK_DIV/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y50    CLK_DIV/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y48    CLK_DIV/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y49    CLK_DIV/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y49    CLK_DIV/counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y47    CLK_DIV/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y50    CLK_DIV/counter_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y48    CLK_DIV/counter_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y49    CLK_DIV/counter_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y50    CLK_DIV/counter_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y49    CLK_DIV/counter_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y45    CLK_DIV/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y45    CLK_DIV/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y45    CLK_DIV/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y45    CLK_DIV/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X49Y45    CLK_DIV/counter_reg[4]/C



