{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 19:44:47 2018 " "Info: Processing started: Wed May 23 19:44:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUL/ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MUL/ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Warning: Pin \"CLK\" not connected" {  } { { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -920 344 512 -904 "CLK" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst " "Warning: Primitive \"AND2\" of instance \"inst\" not used" {  } { { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -856 528 576 -792 "inst" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "3c1/3C1.bdf 1 1 " "Warning: Using design file 3c1/3C1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3C1 " "Info: Found entity 1: 3C1" {  } { { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/3c1/3C1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3C1 3C1:inst14 " "Info: Elaborating entity \"3C1\" for hierarchy \"3C1:inst14\"" {  } { { "../MUL/ALU.bdf" "inst14" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -592 864 960 -112 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "8b-add/8b_add.bdf 1 1 " "Warning: Using design file 8b-add/8b_add.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8b_add " "Info: Found entity 1: 8b_add" {  } { { "8b_add.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/8b-add/8b_add.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8b_add 8b_add:inst11 " "Info: Elaborating entity \"8b_add\" for hierarchy \"8b_add:inst11\"" {  } { { "../MUL/ALU.bdf" "inst11" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -792 664 760 -376 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 8b_add:inst11\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"8b_add:inst11\|74181:inst\"" {  } { { "8b_add.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/ALU/8b-add/8b_add.bdf" { { 0 672 792 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "8b_add:inst11\|74181:inst " "Info: Elaborated megafunction instantiation \"8b_add:inst11\|74181:inst\"" {  } { { "8b_add.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/8b-add/8b_add.bdf" { { 0 672 792 256 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mul/MUL.bdf 1 1 " "Warning: Using design file mul/MUL.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Info: Found entity 1: MUL" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/mul/MUL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL MUL:inst12 " "Info: Elaborating entity \"MUL\" for hierarchy \"MUL:inst12\"" {  } { { "../MUL/ALU.bdf" "inst12" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -376 664 760 -184 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 MUL:inst12\|74285:inst1 " "Info: Elaborating entity \"74285\" for hierarchy \"MUL:inst12\|74285:inst1\"" {  } { { "MUL.bdf" "inst1" { Schematic "D:/Monday/Project/HardWiring/ALU/mul/MUL.bdf" { { -216 808 912 -24 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MUL:inst12\|74285:inst1 " "Info: Elaborated megafunction instantiation \"MUL:inst12\|74285:inst1\"" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/mul/MUL.bdf" { { -216 808 912 -24 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 MUL:inst12\|74284:inst " "Info: Elaborating entity \"74284\" for hierarchy \"MUL:inst12\|74284:inst\"" {  } { { "MUL.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/ALU/mul/MUL.bdf" { { 16 808 912 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "MUL:inst12\|74284:inst " "Info: Elaborated megafunction instantiation \"MUL:inst12\|74284:inst\"" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/mul/MUL.bdf" { { 16 808 912 208 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mov/mov.bdf 1 1 " "Warning: Using design file mov/mov.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mov " "Info: Found entity 1: mov" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/mov/mov.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov mov:inst13 " "Info: Elaborating entity \"mov\" for hierarchy \"mov:inst13\"" {  } { { "../MUL/ALU.bdf" "inst13" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -184 664 760 104 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74198 mov:inst13\|74198:inst " "Info: Elaborating entity \"74198\" for hierarchy \"mov:inst13\|74198:inst\"" {  } { { "mov.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/ALU/mov/mov.bdf" { { 232 600 720 488 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mov:inst13\|74198:inst " "Info: Elaborated megafunction instantiation \"mov:inst13\|74198:inst\"" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/mov/mov.bdf" { { 232 600 720 488 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "39 " "Info: Ignored 39 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "39 " "Info: Ignored 39 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "Warning (15610): No output dependent on input pin \"CLK\"" {  } { { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -920 344 512 -904 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Info: Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Info: Implemented 120 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 19:44:50 2018 " "Info: Processing ended: Wed May 23 19:44:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
