#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1adf160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1adf2f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1aec940 .functor NOT 1, L_0x1b188e0, C4<0>, C4<0>, C4<0>;
L_0x1b18640 .functor XOR 1, L_0x1b184e0, L_0x1b185a0, C4<0>, C4<0>;
L_0x1b187d0 .functor XOR 1, L_0x1b18640, L_0x1b18700, C4<0>, C4<0>;
v0x1b13b70_0 .net *"_ivl_10", 0 0, L_0x1b18700;  1 drivers
v0x1b13c70_0 .net *"_ivl_12", 0 0, L_0x1b187d0;  1 drivers
v0x1b13d50_0 .net *"_ivl_2", 0 0, L_0x1b15a50;  1 drivers
v0x1b13e10_0 .net *"_ivl_4", 0 0, L_0x1b184e0;  1 drivers
v0x1b13ef0_0 .net *"_ivl_6", 0 0, L_0x1b185a0;  1 drivers
v0x1b14020_0 .net *"_ivl_8", 0 0, L_0x1b18640;  1 drivers
v0x1b14100_0 .net "a", 0 0, v0x1b10170_0;  1 drivers
v0x1b141a0_0 .net "b", 0 0, v0x1b10210_0;  1 drivers
v0x1b14240_0 .net "c", 0 0, v0x1b102b0_0;  1 drivers
v0x1b142e0_0 .var "clk", 0 0;
v0x1b14380_0 .net "d", 0 0, v0x1b103f0_0;  1 drivers
v0x1b14420_0 .net "q_dut", 0 0, L_0x1b18380;  1 drivers
v0x1b144c0_0 .net "q_ref", 0 0, L_0x1aec9b0;  1 drivers
v0x1b14560_0 .var/2u "stats1", 159 0;
v0x1b14600_0 .var/2u "strobe", 0 0;
v0x1b146a0_0 .net "tb_match", 0 0, L_0x1b188e0;  1 drivers
v0x1b14760_0 .net "tb_mismatch", 0 0, L_0x1aec940;  1 drivers
v0x1b14820_0 .net "wavedrom_enable", 0 0, v0x1b104e0_0;  1 drivers
v0x1b148c0_0 .net "wavedrom_title", 511 0, v0x1b10580_0;  1 drivers
L_0x1b15a50 .concat [ 1 0 0 0], L_0x1aec9b0;
L_0x1b184e0 .concat [ 1 0 0 0], L_0x1aec9b0;
L_0x1b185a0 .concat [ 1 0 0 0], L_0x1b18380;
L_0x1b18700 .concat [ 1 0 0 0], L_0x1aec9b0;
L_0x1b188e0 .cmp/eeq 1, L_0x1b15a50, L_0x1b187d0;
S_0x1adf480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1adf2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1acaea0 .functor OR 1, v0x1b10170_0, v0x1b10210_0, C4<0>, C4<0>;
L_0x1adfbe0 .functor OR 1, v0x1b102b0_0, v0x1b103f0_0, C4<0>, C4<0>;
L_0x1aec9b0 .functor AND 1, L_0x1acaea0, L_0x1adfbe0, C4<1>, C4<1>;
v0x1aecbb0_0 .net *"_ivl_0", 0 0, L_0x1acaea0;  1 drivers
v0x1aecc50_0 .net *"_ivl_2", 0 0, L_0x1adfbe0;  1 drivers
v0x1acaff0_0 .net "a", 0 0, v0x1b10170_0;  alias, 1 drivers
v0x1acb090_0 .net "b", 0 0, v0x1b10210_0;  alias, 1 drivers
v0x1b0f5f0_0 .net "c", 0 0, v0x1b102b0_0;  alias, 1 drivers
v0x1b0f700_0 .net "d", 0 0, v0x1b103f0_0;  alias, 1 drivers
v0x1b0f7c0_0 .net "q", 0 0, L_0x1aec9b0;  alias, 1 drivers
S_0x1b0f920 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1adf2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b10170_0 .var "a", 0 0;
v0x1b10210_0 .var "b", 0 0;
v0x1b102b0_0 .var "c", 0 0;
v0x1b10350_0 .net "clk", 0 0, v0x1b142e0_0;  1 drivers
v0x1b103f0_0 .var "d", 0 0;
v0x1b104e0_0 .var "wavedrom_enable", 0 0;
v0x1b10580_0 .var "wavedrom_title", 511 0;
E_0x1ada100/0 .event negedge, v0x1b10350_0;
E_0x1ada100/1 .event posedge, v0x1b10350_0;
E_0x1ada100 .event/or E_0x1ada100/0, E_0x1ada100/1;
E_0x1ada350 .event posedge, v0x1b10350_0;
E_0x1ac39f0 .event negedge, v0x1b10350_0;
S_0x1b0fc70 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b0f920;
 .timescale -12 -12;
v0x1b0fe70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b0ff70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b0f920;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b106e0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1adf2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b14bf0 .functor NOT 1, v0x1b10170_0, C4<0>, C4<0>, C4<0>;
L_0x1b14c80 .functor NOT 1, v0x1b10210_0, C4<0>, C4<0>, C4<0>;
L_0x1b14d10 .functor AND 1, L_0x1b14bf0, L_0x1b14c80, C4<1>, C4<1>;
L_0x1b14d80 .functor NOT 1, v0x1b102b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b14e20 .functor AND 1, L_0x1b14d10, L_0x1b14d80, C4<1>, C4<1>;
L_0x1b14f30 .functor NOT 1, v0x1b103f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b14fe0 .functor AND 1, L_0x1b14e20, L_0x1b14f30, C4<1>, C4<1>;
L_0x1b150f0 .functor NOT 1, v0x1b10170_0, C4<0>, C4<0>, C4<0>;
L_0x1b151b0 .functor NOT 1, v0x1b10210_0, C4<0>, C4<0>, C4<0>;
L_0x1b15220 .functor AND 1, L_0x1b150f0, L_0x1b151b0, C4<1>, C4<1>;
L_0x1b15390 .functor AND 1, L_0x1b15220, v0x1b102b0_0, C4<1>, C4<1>;
L_0x1b15400 .functor NOT 1, v0x1b103f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b154e0 .functor AND 1, L_0x1b15390, L_0x1b15400, C4<1>, C4<1>;
L_0x1b155f0 .functor OR 1, L_0x1b14fe0, L_0x1b154e0, C4<0>, C4<0>;
L_0x1b15470 .functor NOT 1, v0x1b10170_0, C4<0>, C4<0>, C4<0>;
L_0x1b15780 .functor AND 1, L_0x1b15470, v0x1b10210_0, C4<1>, C4<1>;
L_0x1b158d0 .functor NOT 1, v0x1b102b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b15940 .functor AND 1, L_0x1b15780, L_0x1b158d0, C4<1>, C4<1>;
L_0x1b15af0 .functor NOT 1, v0x1b103f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b15b60 .functor AND 1, L_0x1b15940, L_0x1b15af0, C4<1>, C4<1>;
L_0x1b15d20 .functor OR 1, L_0x1b155f0, L_0x1b15b60, C4<0>, C4<0>;
L_0x1b15e30 .functor NOT 1, v0x1b10170_0, C4<0>, C4<0>, C4<0>;
L_0x1b16070 .functor AND 1, L_0x1b15e30, v0x1b10210_0, C4<1>, C4<1>;
L_0x1b16240 .functor AND 1, L_0x1b16070, v0x1b102b0_0, C4<1>, C4<1>;
L_0x1b164e0 .functor AND 1, L_0x1b16240, v0x1b103f0_0, C4<1>, C4<1>;
L_0x1b166b0 .functor OR 1, L_0x1b15d20, L_0x1b164e0, C4<0>, C4<0>;
L_0x1b168a0 .functor NOT 1, v0x1b10210_0, C4<0>, C4<0>, C4<0>;
L_0x1b16910 .functor AND 1, v0x1b10170_0, L_0x1b168a0, C4<1>, C4<1>;
L_0x1b16ac0 .functor NOT 1, v0x1b102b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b16b30 .functor AND 1, L_0x1b16910, L_0x1b16ac0, C4<1>, C4<1>;
L_0x1b16d40 .functor AND 1, L_0x1b16b30, v0x1b103f0_0, C4<1>, C4<1>;
L_0x1b16e00 .functor OR 1, L_0x1b166b0, L_0x1b16d40, C4<0>, C4<0>;
L_0x1b17020 .functor NOT 1, v0x1b10210_0, C4<0>, C4<0>, C4<0>;
L_0x1b17090 .functor AND 1, v0x1b10170_0, L_0x1b17020, C4<1>, C4<1>;
L_0x1b17270 .functor AND 1, L_0x1b17090, v0x1b102b0_0, C4<1>, C4<1>;
L_0x1b17330 .functor AND 1, L_0x1b17270, v0x1b103f0_0, C4<1>, C4<1>;
L_0x1b17520 .functor OR 1, L_0x1b16e00, L_0x1b17330, C4<0>, C4<0>;
L_0x1b17630 .functor AND 1, v0x1b10170_0, v0x1b10210_0, C4<1>, C4<1>;
L_0x1b177e0 .functor NOT 1, v0x1b102b0_0, C4<0>, C4<0>, C4<0>;
L_0x1b17850 .functor AND 1, L_0x1b17630, L_0x1b177e0, C4<1>, C4<1>;
L_0x1b17ab0 .functor AND 1, L_0x1b17850, v0x1b103f0_0, C4<1>, C4<1>;
L_0x1b17b70 .functor OR 1, L_0x1b17520, L_0x1b17ab0, C4<0>, C4<0>;
L_0x1b17de0 .functor AND 1, v0x1b10170_0, v0x1b10210_0, C4<1>, C4<1>;
L_0x1b17e50 .functor AND 1, L_0x1b17de0, v0x1b102b0_0, C4<1>, C4<1>;
L_0x1b18080 .functor NOT 1, v0x1b103f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b180f0 .functor AND 1, L_0x1b17e50, L_0x1b18080, C4<1>, C4<1>;
L_0x1b18380 .functor OR 1, L_0x1b17b70, L_0x1b180f0, C4<0>, C4<0>;
v0x1b109d0_0 .net *"_ivl_0", 0 0, L_0x1b14bf0;  1 drivers
v0x1b10ab0_0 .net *"_ivl_10", 0 0, L_0x1b14f30;  1 drivers
v0x1b10b90_0 .net *"_ivl_12", 0 0, L_0x1b14fe0;  1 drivers
v0x1b10c80_0 .net *"_ivl_14", 0 0, L_0x1b150f0;  1 drivers
v0x1b10d60_0 .net *"_ivl_16", 0 0, L_0x1b151b0;  1 drivers
v0x1b10e90_0 .net *"_ivl_18", 0 0, L_0x1b15220;  1 drivers
v0x1b10f70_0 .net *"_ivl_2", 0 0, L_0x1b14c80;  1 drivers
v0x1b11050_0 .net *"_ivl_20", 0 0, L_0x1b15390;  1 drivers
v0x1b11130_0 .net *"_ivl_22", 0 0, L_0x1b15400;  1 drivers
v0x1b11210_0 .net *"_ivl_24", 0 0, L_0x1b154e0;  1 drivers
v0x1b112f0_0 .net *"_ivl_26", 0 0, L_0x1b155f0;  1 drivers
v0x1b113d0_0 .net *"_ivl_28", 0 0, L_0x1b15470;  1 drivers
v0x1b114b0_0 .net *"_ivl_30", 0 0, L_0x1b15780;  1 drivers
v0x1b11590_0 .net *"_ivl_32", 0 0, L_0x1b158d0;  1 drivers
v0x1b11670_0 .net *"_ivl_34", 0 0, L_0x1b15940;  1 drivers
v0x1b11750_0 .net *"_ivl_36", 0 0, L_0x1b15af0;  1 drivers
v0x1b11830_0 .net *"_ivl_38", 0 0, L_0x1b15b60;  1 drivers
v0x1b11910_0 .net *"_ivl_4", 0 0, L_0x1b14d10;  1 drivers
v0x1b119f0_0 .net *"_ivl_40", 0 0, L_0x1b15d20;  1 drivers
v0x1b11ad0_0 .net *"_ivl_42", 0 0, L_0x1b15e30;  1 drivers
v0x1b11bb0_0 .net *"_ivl_44", 0 0, L_0x1b16070;  1 drivers
v0x1b11c90_0 .net *"_ivl_46", 0 0, L_0x1b16240;  1 drivers
v0x1b11d70_0 .net *"_ivl_48", 0 0, L_0x1b164e0;  1 drivers
v0x1b11e50_0 .net *"_ivl_50", 0 0, L_0x1b166b0;  1 drivers
v0x1b11f30_0 .net *"_ivl_52", 0 0, L_0x1b168a0;  1 drivers
v0x1b12010_0 .net *"_ivl_54", 0 0, L_0x1b16910;  1 drivers
v0x1b120f0_0 .net *"_ivl_56", 0 0, L_0x1b16ac0;  1 drivers
v0x1b121d0_0 .net *"_ivl_58", 0 0, L_0x1b16b30;  1 drivers
v0x1b122b0_0 .net *"_ivl_6", 0 0, L_0x1b14d80;  1 drivers
v0x1b12390_0 .net *"_ivl_60", 0 0, L_0x1b16d40;  1 drivers
v0x1b12470_0 .net *"_ivl_62", 0 0, L_0x1b16e00;  1 drivers
v0x1b12550_0 .net *"_ivl_64", 0 0, L_0x1b17020;  1 drivers
v0x1b12630_0 .net *"_ivl_66", 0 0, L_0x1b17090;  1 drivers
v0x1b12920_0 .net *"_ivl_68", 0 0, L_0x1b17270;  1 drivers
v0x1b12a00_0 .net *"_ivl_70", 0 0, L_0x1b17330;  1 drivers
v0x1b12ae0_0 .net *"_ivl_72", 0 0, L_0x1b17520;  1 drivers
v0x1b12bc0_0 .net *"_ivl_74", 0 0, L_0x1b17630;  1 drivers
v0x1b12ca0_0 .net *"_ivl_76", 0 0, L_0x1b177e0;  1 drivers
v0x1b12d80_0 .net *"_ivl_78", 0 0, L_0x1b17850;  1 drivers
v0x1b12e60_0 .net *"_ivl_8", 0 0, L_0x1b14e20;  1 drivers
v0x1b12f40_0 .net *"_ivl_80", 0 0, L_0x1b17ab0;  1 drivers
v0x1b13020_0 .net *"_ivl_82", 0 0, L_0x1b17b70;  1 drivers
v0x1b13100_0 .net *"_ivl_84", 0 0, L_0x1b17de0;  1 drivers
v0x1b131e0_0 .net *"_ivl_86", 0 0, L_0x1b17e50;  1 drivers
v0x1b132c0_0 .net *"_ivl_88", 0 0, L_0x1b18080;  1 drivers
v0x1b133a0_0 .net *"_ivl_90", 0 0, L_0x1b180f0;  1 drivers
v0x1b13480_0 .net "a", 0 0, v0x1b10170_0;  alias, 1 drivers
v0x1b13520_0 .net "b", 0 0, v0x1b10210_0;  alias, 1 drivers
v0x1b13610_0 .net "c", 0 0, v0x1b102b0_0;  alias, 1 drivers
v0x1b13700_0 .net "d", 0 0, v0x1b103f0_0;  alias, 1 drivers
v0x1b137f0_0 .net "q", 0 0, L_0x1b18380;  alias, 1 drivers
S_0x1b13950 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1adf2f0;
 .timescale -12 -12;
E_0x1ad9ea0 .event anyedge, v0x1b14600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b14600_0;
    %nor/r;
    %assign/vec4 v0x1b14600_0, 0;
    %wait E_0x1ad9ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b0f920;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b103f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b102b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b10210_0, 0;
    %assign/vec4 v0x1b10170_0, 0;
    %wait E_0x1ac39f0;
    %wait E_0x1ada350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b103f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b102b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b10210_0, 0;
    %assign/vec4 v0x1b10170_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ada100;
    %load/vec4 v0x1b10170_0;
    %load/vec4 v0x1b10210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b102b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b103f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b103f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b102b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b10210_0, 0;
    %assign/vec4 v0x1b10170_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b0ff70;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ada100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b103f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b102b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b10210_0, 0;
    %assign/vec4 v0x1b10170_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1adf2f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b142e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b14600_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1adf2f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b142e0_0;
    %inv;
    %store/vec4 v0x1b142e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1adf2f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b10350_0, v0x1b14760_0, v0x1b14100_0, v0x1b141a0_0, v0x1b14240_0, v0x1b14380_0, v0x1b144c0_0, v0x1b14420_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1adf2f0;
T_7 ;
    %load/vec4 v0x1b14560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b14560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b14560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b14560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b14560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b14560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b14560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1adf2f0;
T_8 ;
    %wait E_0x1ada100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b14560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b14560_0, 4, 32;
    %load/vec4 v0x1b146a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b14560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b14560_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b14560_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b14560_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b144c0_0;
    %load/vec4 v0x1b144c0_0;
    %load/vec4 v0x1b14420_0;
    %xor;
    %load/vec4 v0x1b144c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b14560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b14560_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b14560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b14560_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/circuit3/iter0/response19/top_module.sv";
