// Seed: 3718281923
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2
);
  logic [7:0] id_4;
  assign module_1.type_1 = 0;
  always id_4 = id_4[1];
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    input uwire id_5,
    input uwire id_6,
    output uwire id_7,
    input wand id_8,
    output wire id_9,
    output wor id_10,
    input supply0 id_11,
    output supply1 id_12,
    input wand id_13,
    input supply1 id_14
);
  assign id_9 = 1 - (id_5);
  wire id_16;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_14
  );
endmodule
