
CAR_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000016ec  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800181c  0800181c  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800181c  0800181c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  0800181c  0800181c  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800181c  0800181c  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800181c  0800181c  0001181c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001820  08001820  00011820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08001824  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000003c  2000005c  08001880  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  08001880  00020098  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002cb8  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000def  00000000  00000000  00022d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000003f8  00000000  00000000  00023b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002e0  00000000  00000000  00023f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000e25  00000000  00000000  00024248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000289e  00000000  00000000  0002506d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00006592  00000000  00000000  0002790b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000e2c  00000000  00000000  0002dea0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0002eccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	2000005c 	.word	0x2000005c
 800014c:	00000000 	.word	0x00000000
 8000150:	08001804 	.word	0x08001804

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000060 	.word	0x20000060
 800016c:	08001804 	.word	0x08001804

08000170 <_delay_ms>:
#include "../../../Inc/HAL/LCD/LCD_config.h"
#include "../../../Inc/HAL/LCD/LCD_private.h"



static void _delay_ms(u16 Copy_u16MSec){
 8000170:	b480      	push	{r7}
 8000172:	b085      	sub	sp, #20
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i <= Copy_u16MSec; i++)
 800017a:	2300      	movs	r3, #0
 800017c:	60fb      	str	r3, [r7, #12]
 800017e:	e00d      	b.n	800019c <_delay_ms+0x2c>
    {
        for (int j = 0; j <= 600; j++)
 8000180:	2300      	movs	r3, #0
 8000182:	60bb      	str	r3, [r7, #8]
 8000184:	e003      	b.n	800018e <_delay_ms+0x1e>
        {
            asm("NOP");
 8000186:	bf00      	nop
        for (int j = 0; j <= 600; j++)
 8000188:	68bb      	ldr	r3, [r7, #8]
 800018a:	3301      	adds	r3, #1
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
 8000190:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8000194:	ddf7      	ble.n	8000186 <_delay_ms+0x16>
    for (int i = 0; i <= Copy_u16MSec; i++)
 8000196:	68fb      	ldr	r3, [r7, #12]
 8000198:	3301      	adds	r3, #1
 800019a:	60fb      	str	r3, [r7, #12]
 800019c:	88fb      	ldrh	r3, [r7, #6]
 800019e:	68fa      	ldr	r2, [r7, #12]
 80001a0:	429a      	cmp	r2, r3
 80001a2:	dded      	ble.n	8000180 <_delay_ms+0x10>
        }
    }
}
 80001a4:	bf00      	nop
 80001a6:	bf00      	nop
 80001a8:	3714      	adds	r7, #20
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr

080001b0 <WriteIns>:

}

#elif LCD_MODE ==_4_BIT
static void WriteIns(u8 ins)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	4603      	mov	r3, r0
 80001b8:	71fb      	strb	r3, [r7, #7]


	GPIO_voidSetPinValue(RS,LOW);
 80001ba:	2100      	movs	r1, #0
 80001bc:	2010      	movs	r0, #16
 80001be:	f000 fd4d 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D7,READ_BIT(ins,7));
 80001c2:	79fb      	ldrb	r3, [r7, #7]
 80001c4:	09db      	lsrs	r3, r3, #7
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	4619      	mov	r1, r3
 80001ca:	201b      	movs	r0, #27
 80001cc:	f000 fd46 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D6,READ_BIT(ins,6));
 80001d0:	79fb      	ldrb	r3, [r7, #7]
 80001d2:	099b      	lsrs	r3, r3, #6
 80001d4:	b2db      	uxtb	r3, r3
 80001d6:	f003 0301 	and.w	r3, r3, #1
 80001da:	b2db      	uxtb	r3, r3
 80001dc:	4619      	mov	r1, r3
 80001de:	201a      	movs	r0, #26
 80001e0:	f000 fd3c 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D5,READ_BIT(ins,5));
 80001e4:	79fb      	ldrb	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	b2db      	uxtb	r3, r3
 80001ea:	f003 0301 	and.w	r3, r3, #1
 80001ee:	b2db      	uxtb	r3, r3
 80001f0:	4619      	mov	r1, r3
 80001f2:	2019      	movs	r0, #25
 80001f4:	f000 fd32 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D4,READ_BIT(ins,4));
 80001f8:	79fb      	ldrb	r3, [r7, #7]
 80001fa:	091b      	lsrs	r3, r3, #4
 80001fc:	b2db      	uxtb	r3, r3
 80001fe:	f003 0301 	and.w	r3, r3, #1
 8000202:	b2db      	uxtb	r3, r3
 8000204:	4619      	mov	r1, r3
 8000206:	2018      	movs	r0, #24
 8000208:	f000 fd28 	bl	8000c5c <GPIO_voidSetPinValue>

	GPIO_voidSetPinValue(EN,HIGH);
 800020c:	2101      	movs	r1, #1
 800020e:	2008      	movs	r0, #8
 8000210:	f000 fd24 	bl	8000c5c <GPIO_voidSetPinValue>
	_delay_ms(1);
 8000214:	2001      	movs	r0, #1
 8000216:	f7ff ffab 	bl	8000170 <_delay_ms>
	GPIO_voidSetPinValue(EN,LOW);
 800021a:	2100      	movs	r1, #0
 800021c:	2008      	movs	r0, #8
 800021e:	f000 fd1d 	bl	8000c5c <GPIO_voidSetPinValue>
	_delay_ms(1);
 8000222:	2001      	movs	r0, #1
 8000224:	f7ff ffa4 	bl	8000170 <_delay_ms>
	GPIO_voidSetPinValue(D7,READ_BIT(ins,3));
 8000228:	79fb      	ldrb	r3, [r7, #7]
 800022a:	08db      	lsrs	r3, r3, #3
 800022c:	b2db      	uxtb	r3, r3
 800022e:	f003 0301 	and.w	r3, r3, #1
 8000232:	b2db      	uxtb	r3, r3
 8000234:	4619      	mov	r1, r3
 8000236:	201b      	movs	r0, #27
 8000238:	f000 fd10 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D6,READ_BIT(ins,2));
 800023c:	79fb      	ldrb	r3, [r7, #7]
 800023e:	089b      	lsrs	r3, r3, #2
 8000240:	b2db      	uxtb	r3, r3
 8000242:	f003 0301 	and.w	r3, r3, #1
 8000246:	b2db      	uxtb	r3, r3
 8000248:	4619      	mov	r1, r3
 800024a:	201a      	movs	r0, #26
 800024c:	f000 fd06 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D5,READ_BIT(ins,1));
 8000250:	79fb      	ldrb	r3, [r7, #7]
 8000252:	085b      	lsrs	r3, r3, #1
 8000254:	b2db      	uxtb	r3, r3
 8000256:	f003 0301 	and.w	r3, r3, #1
 800025a:	b2db      	uxtb	r3, r3
 800025c:	4619      	mov	r1, r3
 800025e:	2019      	movs	r0, #25
 8000260:	f000 fcfc 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D4,READ_BIT(ins,0));
 8000264:	79fb      	ldrb	r3, [r7, #7]
 8000266:	f003 0301 	and.w	r3, r3, #1
 800026a:	b2db      	uxtb	r3, r3
 800026c:	4619      	mov	r1, r3
 800026e:	2018      	movs	r0, #24
 8000270:	f000 fcf4 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(EN,HIGH);
 8000274:	2101      	movs	r1, #1
 8000276:	2008      	movs	r0, #8
 8000278:	f000 fcf0 	bl	8000c5c <GPIO_voidSetPinValue>
	_delay_ms(1);
 800027c:	2001      	movs	r0, #1
 800027e:	f7ff ff77 	bl	8000170 <_delay_ms>
	GPIO_voidSetPinValue(EN,LOW);
 8000282:	2100      	movs	r1, #0
 8000284:	2008      	movs	r0, #8
 8000286:	f000 fce9 	bl	8000c5c <GPIO_voidSetPinValue>
	_delay_ms(1);
 800028a:	2001      	movs	r0, #1
 800028c:	f7ff ff70 	bl	8000170 <_delay_ms>
}
 8000290:	bf00      	nop
 8000292:	3708      	adds	r7, #8
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}

08000298 <WriteData>:

static void WriteData(u8 data)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
 800029e:	4603      	mov	r3, r0
 80002a0:	71fb      	strb	r3, [r7, #7]
	GPIO_voidSetPinValue(RS,HIGH);
 80002a2:	2101      	movs	r1, #1
 80002a4:	2010      	movs	r0, #16
 80002a6:	f000 fcd9 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D7,READ_BIT(data,7));
 80002aa:	79fb      	ldrb	r3, [r7, #7]
 80002ac:	09db      	lsrs	r3, r3, #7
 80002ae:	b2db      	uxtb	r3, r3
 80002b0:	4619      	mov	r1, r3
 80002b2:	201b      	movs	r0, #27
 80002b4:	f000 fcd2 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D6,READ_BIT(data,6));
 80002b8:	79fb      	ldrb	r3, [r7, #7]
 80002ba:	099b      	lsrs	r3, r3, #6
 80002bc:	b2db      	uxtb	r3, r3
 80002be:	f003 0301 	and.w	r3, r3, #1
 80002c2:	b2db      	uxtb	r3, r3
 80002c4:	4619      	mov	r1, r3
 80002c6:	201a      	movs	r0, #26
 80002c8:	f000 fcc8 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D5,READ_BIT(data,5));
 80002cc:	79fb      	ldrb	r3, [r7, #7]
 80002ce:	095b      	lsrs	r3, r3, #5
 80002d0:	b2db      	uxtb	r3, r3
 80002d2:	f003 0301 	and.w	r3, r3, #1
 80002d6:	b2db      	uxtb	r3, r3
 80002d8:	4619      	mov	r1, r3
 80002da:	2019      	movs	r0, #25
 80002dc:	f000 fcbe 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D4,READ_BIT(data,4));
 80002e0:	79fb      	ldrb	r3, [r7, #7]
 80002e2:	091b      	lsrs	r3, r3, #4
 80002e4:	b2db      	uxtb	r3, r3
 80002e6:	f003 0301 	and.w	r3, r3, #1
 80002ea:	b2db      	uxtb	r3, r3
 80002ec:	4619      	mov	r1, r3
 80002ee:	2018      	movs	r0, #24
 80002f0:	f000 fcb4 	bl	8000c5c <GPIO_voidSetPinValue>

	GPIO_voidSetPinValue(EN,HIGH);
 80002f4:	2101      	movs	r1, #1
 80002f6:	2008      	movs	r0, #8
 80002f8:	f000 fcb0 	bl	8000c5c <GPIO_voidSetPinValue>
	_delay_ms(1);
 80002fc:	2001      	movs	r0, #1
 80002fe:	f7ff ff37 	bl	8000170 <_delay_ms>
	GPIO_voidSetPinValue(EN,LOW);
 8000302:	2100      	movs	r1, #0
 8000304:	2008      	movs	r0, #8
 8000306:	f000 fca9 	bl	8000c5c <GPIO_voidSetPinValue>
	_delay_ms(1);
 800030a:	2001      	movs	r0, #1
 800030c:	f7ff ff30 	bl	8000170 <_delay_ms>
	GPIO_voidSetPinValue(D7,READ_BIT(data,3));
 8000310:	79fb      	ldrb	r3, [r7, #7]
 8000312:	08db      	lsrs	r3, r3, #3
 8000314:	b2db      	uxtb	r3, r3
 8000316:	f003 0301 	and.w	r3, r3, #1
 800031a:	b2db      	uxtb	r3, r3
 800031c:	4619      	mov	r1, r3
 800031e:	201b      	movs	r0, #27
 8000320:	f000 fc9c 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D6,READ_BIT(data,2));
 8000324:	79fb      	ldrb	r3, [r7, #7]
 8000326:	089b      	lsrs	r3, r3, #2
 8000328:	b2db      	uxtb	r3, r3
 800032a:	f003 0301 	and.w	r3, r3, #1
 800032e:	b2db      	uxtb	r3, r3
 8000330:	4619      	mov	r1, r3
 8000332:	201a      	movs	r0, #26
 8000334:	f000 fc92 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D5,READ_BIT(data,1));
 8000338:	79fb      	ldrb	r3, [r7, #7]
 800033a:	085b      	lsrs	r3, r3, #1
 800033c:	b2db      	uxtb	r3, r3
 800033e:	f003 0301 	and.w	r3, r3, #1
 8000342:	b2db      	uxtb	r3, r3
 8000344:	4619      	mov	r1, r3
 8000346:	2019      	movs	r0, #25
 8000348:	f000 fc88 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(D4,READ_BIT(data,0));
 800034c:	79fb      	ldrb	r3, [r7, #7]
 800034e:	f003 0301 	and.w	r3, r3, #1
 8000352:	b2db      	uxtb	r3, r3
 8000354:	4619      	mov	r1, r3
 8000356:	2018      	movs	r0, #24
 8000358:	f000 fc80 	bl	8000c5c <GPIO_voidSetPinValue>
	GPIO_voidSetPinValue(EN,HIGH);
 800035c:	2101      	movs	r1, #1
 800035e:	2008      	movs	r0, #8
 8000360:	f000 fc7c 	bl	8000c5c <GPIO_voidSetPinValue>
	_delay_ms(1);
 8000364:	2001      	movs	r0, #1
 8000366:	f7ff ff03 	bl	8000170 <_delay_ms>
	GPIO_voidSetPinValue(EN,LOW);
 800036a:	2100      	movs	r1, #0
 800036c:	2008      	movs	r0, #8
 800036e:	f000 fc75 	bl	8000c5c <GPIO_voidSetPinValue>
	_delay_ms(1);
 8000372:	2001      	movs	r0, #1
 8000374:	f7ff fefc 	bl	8000170 <_delay_ms>
}
 8000378:	bf00      	nop
 800037a:	3708      	adds	r7, #8
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}

08000380 <LCD_Init>:

void LCD_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
	_delay_ms(50);
 8000384:	2032      	movs	r0, #50	; 0x32
 8000386:	f7ff fef3 	bl	8000170 <_delay_ms>
	WriteIns(0x02);
 800038a:	2002      	movs	r0, #2
 800038c:	f7ff ff10 	bl	80001b0 <WriteIns>
	WriteIns(0x28);//5*7 2 lines
 8000390:	2028      	movs	r0, #40	; 0x28
 8000392:	f7ff ff0d 	bl	80001b0 <WriteIns>
	WriteIns(0x0c);//0x0c,0x0e,0x0f cursor
 8000396:	200c      	movs	r0, #12
 8000398:	f7ff ff0a 	bl	80001b0 <WriteIns>
	WriteIns(0x01);//clear screen
 800039c:	2001      	movs	r0, #1
 800039e:	f7ff ff07 	bl	80001b0 <WriteIns>
	_delay_ms(1);
 80003a2:	2001      	movs	r0, #1
 80003a4:	f7ff fee4 	bl	8000170 <_delay_ms>
	WriteIns(0x06);// increment DDRAM address, no shift
 80003a8:	2006      	movs	r0, #6
 80003aa:	f7ff ff01 	bl	80001b0 <WriteIns>

}
 80003ae:	bf00      	nop
 80003b0:	bd80      	pop	{r7, pc}

080003b2 <LCD_PinsInit>:
void LCD_PinsInit ()
{
 80003b2:	b580      	push	{r7, lr}
 80003b4:	af00      	add	r7, sp, #0
	   GPIO_voidSetPinDirection(D4, OUTPUT_SPEED_10MHZ_PP);
 80003b6:	2101      	movs	r1, #1
 80003b8:	2018      	movs	r0, #24
 80003ba:	f000 fb79 	bl	8000ab0 <GPIO_voidSetPinDirection>
	   GPIO_voidSetPinDirection(D5, OUTPUT_SPEED_10MHZ_PP);
 80003be:	2101      	movs	r1, #1
 80003c0:	2019      	movs	r0, #25
 80003c2:	f000 fb75 	bl	8000ab0 <GPIO_voidSetPinDirection>
	   GPIO_voidSetPinDirection(D6, OUTPUT_SPEED_10MHZ_PP);
 80003c6:	2101      	movs	r1, #1
 80003c8:	201a      	movs	r0, #26
 80003ca:	f000 fb71 	bl	8000ab0 <GPIO_voidSetPinDirection>
	   GPIO_voidSetPinDirection(D7, OUTPUT_SPEED_10MHZ_PP);
 80003ce:	2101      	movs	r1, #1
 80003d0:	201b      	movs	r0, #27
 80003d2:	f000 fb6d 	bl	8000ab0 <GPIO_voidSetPinDirection>
	   GPIO_voidSetPinDirection(EN, OUTPUT_SPEED_10MHZ_PP);
 80003d6:	2101      	movs	r1, #1
 80003d8:	2008      	movs	r0, #8
 80003da:	f000 fb69 	bl	8000ab0 <GPIO_voidSetPinDirection>
	   GPIO_voidSetPinDirection(RS, OUTPUT_SPEED_10MHZ_PP);
 80003de:	2101      	movs	r1, #1
 80003e0:	2010      	movs	r0, #16
 80003e2:	f000 fb65 	bl	8000ab0 <GPIO_voidSetPinDirection>

}
 80003e6:	bf00      	nop
 80003e8:	bd80      	pop	{r7, pc}

080003ea <LCD_WriteChar>:
#endif

#endif
//should be send address in ddram befor this function
void LCD_WriteChar(u8 ch)
{
 80003ea:	b580      	push	{r7, lr}
 80003ec:	b082      	sub	sp, #8
 80003ee:	af00      	add	r7, sp, #0
 80003f0:	4603      	mov	r3, r0
 80003f2:	71fb      	strb	r3, [r7, #7]
	WriteData(ch);
 80003f4:	79fb      	ldrb	r3, [r7, #7]
 80003f6:	4618      	mov	r0, r3
 80003f8:	f7ff ff4e 	bl	8000298 <WriteData>
}
 80003fc:	bf00      	nop
 80003fe:	3708      	adds	r7, #8
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}

08000404 <LCD_WriteString>:
void LCD_WriteString(u8*str)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
	u8 i;
	for (i=0;str[i];i++)
 800040c:	2300      	movs	r3, #0
 800040e:	73fb      	strb	r3, [r7, #15]
 8000410:	e009      	b.n	8000426 <LCD_WriteString+0x22>
	{
		LCD_WriteChar(str[i]);
 8000412:	7bfb      	ldrb	r3, [r7, #15]
 8000414:	687a      	ldr	r2, [r7, #4]
 8000416:	4413      	add	r3, r2
 8000418:	781b      	ldrb	r3, [r3, #0]
 800041a:	4618      	mov	r0, r3
 800041c:	f7ff ffe5 	bl	80003ea <LCD_WriteChar>
	for (i=0;str[i];i++)
 8000420:	7bfb      	ldrb	r3, [r7, #15]
 8000422:	3301      	adds	r3, #1
 8000424:	73fb      	strb	r3, [r7, #15]
 8000426:	7bfb      	ldrb	r3, [r7, #15]
 8000428:	687a      	ldr	r2, [r7, #4]
 800042a:	4413      	add	r3, r2
 800042c:	781b      	ldrb	r3, [r3, #0]
 800042e:	2b00      	cmp	r3, #0
 8000430:	d1ef      	bne.n	8000412 <LCD_WriteString+0xe>
	}

}
 8000432:	bf00      	nop
 8000434:	bf00      	nop
 8000436:	3710      	adds	r7, #16
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}

0800043c <LCD_SetCursor>:
void LCD_SetCursor(u8 line,u8 cell)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	4603      	mov	r3, r0
 8000444:	460a      	mov	r2, r1
 8000446:	71fb      	strb	r3, [r7, #7]
 8000448:	4613      	mov	r3, r2
 800044a:	71bb      	strb	r3, [r7, #6]
	if (line==0)
 800044c:	79fb      	ldrb	r3, [r7, #7]
 800044e:	2b00      	cmp	r3, #0
 8000450:	d107      	bne.n	8000462 <LCD_SetCursor+0x26>
	{
		WriteIns(0x80|cell);
 8000452:	79bb      	ldrb	r3, [r7, #6]
 8000454:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000458:	b2db      	uxtb	r3, r3
 800045a:	4618      	mov	r0, r3
 800045c:	f7ff fea8 	bl	80001b0 <WriteIns>
	}
	else if (line ==1)
	{
		WriteIns(0x80+0x40+cell);
	}
}
 8000460:	e008      	b.n	8000474 <LCD_SetCursor+0x38>
	else if (line ==1)
 8000462:	79fb      	ldrb	r3, [r7, #7]
 8000464:	2b01      	cmp	r3, #1
 8000466:	d105      	bne.n	8000474 <LCD_SetCursor+0x38>
		WriteIns(0x80+0x40+cell);
 8000468:	79bb      	ldrb	r3, [r7, #6]
 800046a:	3b40      	subs	r3, #64	; 0x40
 800046c:	b2db      	uxtb	r3, r3
 800046e:	4618      	mov	r0, r3
 8000470:	f7ff fe9e 	bl	80001b0 <WriteIns>
}
 8000474:	bf00      	nop
 8000476:	3708      	adds	r7, #8
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}

0800047c <LCD_Clear>:
	{
		WriteIns(0xd4+cell);
	}
}
void LCD_Clear(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
	WriteIns(CLR_INS);
 8000480:	2001      	movs	r0, #1
 8000482:	f7ff fe95 	bl	80001b0 <WriteIns>
	_delay_ms(1);
 8000486:	2001      	movs	r0, #1
 8000488:	f7ff fe72 	bl	8000170 <_delay_ms>
}
 800048c:	bf00      	nop
 800048e:	bd80      	pop	{r7, pc}

08000490 <LCD_WriteNumber>:


void LCD_WriteNumber(s32 num)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b086      	sub	sp, #24
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
	u8 str[10],i=0,j;
 8000498:	2300      	movs	r3, #0
 800049a:	75fb      	strb	r3, [r7, #23]
	if (num==0)
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d103      	bne.n	80004aa <LCD_WriteNumber+0x1a>
	{
		LCD_WriteChar('0');
 80004a2:	2030      	movs	r0, #48	; 0x30
 80004a4:	f7ff ffa1 	bl	80003ea <LCD_WriteChar>
 80004a8:	e03d      	b.n	8000526 <LCD_WriteNumber+0x96>
		return;
	}
	if (num<0)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da25      	bge.n	80004fc <LCD_WriteNumber+0x6c>
	{
		num=num*(-1);
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	425b      	negs	r3, r3
 80004b4:	607b      	str	r3, [r7, #4]
		LCD_WriteChar('-');
 80004b6:	202d      	movs	r0, #45	; 0x2d
 80004b8:	f7ff ff97 	bl	80003ea <LCD_WriteChar>
	}

	while(num)
 80004bc:	e01e      	b.n	80004fc <LCD_WriteNumber+0x6c>
	{
		str[i]=num%10 +'0';
 80004be:	687a      	ldr	r2, [r7, #4]
 80004c0:	4b1a      	ldr	r3, [pc, #104]	; (800052c <LCD_WriteNumber+0x9c>)
 80004c2:	fb83 1302 	smull	r1, r3, r3, r2
 80004c6:	1099      	asrs	r1, r3, #2
 80004c8:	17d3      	asrs	r3, r2, #31
 80004ca:	1ac9      	subs	r1, r1, r3
 80004cc:	460b      	mov	r3, r1
 80004ce:	009b      	lsls	r3, r3, #2
 80004d0:	440b      	add	r3, r1
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	1ad1      	subs	r1, r2, r3
 80004d6:	b2ca      	uxtb	r2, r1
 80004d8:	7dfb      	ldrb	r3, [r7, #23]
 80004da:	3230      	adds	r2, #48	; 0x30
 80004dc:	b2d2      	uxtb	r2, r2
 80004de:	3318      	adds	r3, #24
 80004e0:	443b      	add	r3, r7
 80004e2:	f803 2c0c 	strb.w	r2, [r3, #-12]
		i++;
 80004e6:	7dfb      	ldrb	r3, [r7, #23]
 80004e8:	3301      	adds	r3, #1
 80004ea:	75fb      	strb	r3, [r7, #23]
		num=num/10;
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	4a0f      	ldr	r2, [pc, #60]	; (800052c <LCD_WriteNumber+0x9c>)
 80004f0:	fb82 1203 	smull	r1, r2, r2, r3
 80004f4:	1092      	asrs	r2, r2, #2
 80004f6:	17db      	asrs	r3, r3, #31
 80004f8:	1ad3      	subs	r3, r2, r3
 80004fa:	607b      	str	r3, [r7, #4]
	while(num)
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d1dd      	bne.n	80004be <LCD_WriteNumber+0x2e>
	}
	for (j=i;j>0;j--)
 8000502:	7dfb      	ldrb	r3, [r7, #23]
 8000504:	75bb      	strb	r3, [r7, #22]
 8000506:	e00b      	b.n	8000520 <LCD_WriteNumber+0x90>
	{
		LCD_WriteChar(str[j-1]);
 8000508:	7dbb      	ldrb	r3, [r7, #22]
 800050a:	3b01      	subs	r3, #1
 800050c:	3318      	adds	r3, #24
 800050e:	443b      	add	r3, r7
 8000510:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000514:	4618      	mov	r0, r3
 8000516:	f7ff ff68 	bl	80003ea <LCD_WriteChar>
	for (j=i;j>0;j--)
 800051a:	7dbb      	ldrb	r3, [r7, #22]
 800051c:	3b01      	subs	r3, #1
 800051e:	75bb      	strb	r3, [r7, #22]
 8000520:	7dbb      	ldrb	r3, [r7, #22]
 8000522:	2b00      	cmp	r3, #0
 8000524:	d1f0      	bne.n	8000508 <LCD_WriteNumber+0x78>
	}

}
 8000526:	3718      	adds	r7, #24
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	66666667 	.word	0x66666667

08000530 <CAN_voidInit>:




void CAN_voidInit(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
	/**  Enable the CAN interface clock **/
	RCC_voidEnableClock(RCC_APB2, 2);
 8000534:	2102      	movs	r1, #2
 8000536:	2002      	movs	r0, #2
 8000538:	f000 fcb4 	bl	8000ea4 <RCC_voidEnableClock>
	RCC_voidEnableClock(RCC_APB1, APB1_CAN_EN);
 800053c:	2119      	movs	r1, #25
 800053e:	2001      	movs	r0, #1
 8000540:	f000 fcb0 	bl	8000ea4 <RCC_voidEnableClock>
	//    AFIO_voidRemapPeripheralPins (CAN_REMAP);
	/* Enable the clock for the CAN GPIOs */
	//    RCC_voidEnableClock(RCC_APB2, APB2_GPIOB_EN);
	//    GPIO_voidSetPinDirection(PINB8, INPUT_FLOATING); //RX
	//    GPIO_voidSetPinDirection(PINB9, OUTPUT_SPEED_2MHZ_AFPP); //TX
	GPIO_voidSetPinDirection(PINA11, INPUT_FLOATING); //RX
 8000544:	2104      	movs	r1, #4
 8000546:	200b      	movs	r0, #11
 8000548:	f000 fab2 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinDirection(PINA12, OUTPUT_SPEED_2MHZ_AFPP); //TX
 800054c:	210a      	movs	r1, #10
 800054e:	200c      	movs	r0, #12
 8000550:	f000 faae 	bl	8000ab0 <GPIO_voidSetPinDirection>
	/**  exit CAN sleep mode **/
	/* CLEAR SLEEP bit (SLEEP) */
	CLR_BIT(CAN->MCR,1);
 8000554:	4b26      	ldr	r3, [pc, #152]	; (80005f0 <CAN_voidInit+0xc0>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a25      	ldr	r2, [pc, #148]	; (80005f0 <CAN_voidInit+0xc0>)
 800055a:	f023 0302 	bic.w	r3, r3, #2
 800055e:	6013      	str	r3, [r2, #0]
	/* wait to exit sleep mode */
	while (!(GET_BIT(CAN->MSR,1) == 0));
 8000560:	bf00      	nop
 8000562:	4b23      	ldr	r3, [pc, #140]	; (80005f0 <CAN_voidInit+0xc0>)
 8000564:	685b      	ldr	r3, [r3, #4]
 8000566:	f003 0302 	and.w	r3, r3, #2
 800056a:	2b00      	cmp	r3, #0
 800056c:	d1f9      	bne.n	8000562 <CAN_voidInit+0x32>
	/**  Set CAN Initialization mode **/
	/* SET Initialization request BIT (INRQ) */
	SET_BIT(CAN->MCR,0);
 800056e:	4b20      	ldr	r3, [pc, #128]	; (80005f0 <CAN_voidInit+0xc0>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a1f      	ldr	r2, [pc, #124]	; (80005f0 <CAN_voidInit+0xc0>)
 8000574:	f043 0301 	orr.w	r3, r3, #1
 8000578:	6013      	str	r3, [r2, #0]
	/* wait to enter in Initialization mode */
	while(!(GET_BIT(CAN->MSR,0) == 1));
 800057a:	bf00      	nop
 800057c:	4b1c      	ldr	r3, [pc, #112]	; (80005f0 <CAN_voidInit+0xc0>)
 800057e:	685b      	ldr	r3, [r3, #4]
 8000580:	f003 0301 	and.w	r3, r3, #1
 8000584:	2b01      	cmp	r3, #1
 8000586:	d1f9      	bne.n	800057c <CAN_voidInit+0x4c>
#if TransmitFifoPriority == ENABLE
	/* by the request order */
	SET_BIT(CAN->MCR,2); //TXFP
#else
	/* by the identifier of the message */
	CLR_BIT(CAN->MCR,2); //TXFP
 8000588:	4b19      	ldr	r3, [pc, #100]	; (80005f0 <CAN_voidInit+0xc0>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a18      	ldr	r2, [pc, #96]	; (80005f0 <CAN_voidInit+0xc0>)
 800058e:	f023 0304 	bic.w	r3, r3, #4
 8000592:	6013      	str	r3, [r2, #0]
         Once a receive FIFO is full the next incoming message will be discarded. */
	SET_BIT(CAN->MCR,3); //RFLM
#else
	/* Receive FIFO not locked on overrun.
         Once a receive FIFO is full the next incoming message will overwrite the previous one. */
	CLR_BIT(CAN->MCR,3); //RFLM
 8000594:	4b16      	ldr	r3, [pc, #88]	; (80005f0 <CAN_voidInit+0xc0>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a15      	ldr	r2, [pc, #84]	; (80005f0 <CAN_voidInit+0xc0>)
 800059a:	f023 0308 	bic.w	r3, r3, #8
 800059e:	6013      	str	r3, [r2, #0]
#endif
	/** CHECK automatic retransmission **/
#if AutoRetransmission == ENABLE
	CLR_BIT(CAN->MCR,4); //NART
 80005a0:	4b13      	ldr	r3, [pc, #76]	; (80005f0 <CAN_voidInit+0xc0>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a12      	ldr	r2, [pc, #72]	; (80005f0 <CAN_voidInit+0xc0>)
 80005a6:	f023 0310 	bic.w	r3, r3, #16
 80005aa:	6013      	str	r3, [r2, #0]
	SET_BIT(CAN->MCR,4); //NART
#endif

	/** CHECK automatic wakeup mode **/
#if AutoBussOff == ENABLE
	SET_BIT(CAN->MCR,5); //AWUM
 80005ac:	4b10      	ldr	r3, [pc, #64]	; (80005f0 <CAN_voidInit+0xc0>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a0f      	ldr	r2, [pc, #60]	; (80005f0 <CAN_voidInit+0xc0>)
 80005b2:	f043 0320 	orr.w	r3, r3, #32
 80005b6:	6013      	str	r3, [r2, #0]
	CLR_BIT(CAN->MCR,5); //AWUM
#endif

	/** CHECK automatic bus-off management **/
#if AutoBussOff == ENABLE
	SET_BIT(CAN->MCR,6); //ABOM
 80005b8:	4b0d      	ldr	r3, [pc, #52]	; (80005f0 <CAN_voidInit+0xc0>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a0c      	ldr	r2, [pc, #48]	; (80005f0 <CAN_voidInit+0xc0>)
 80005be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005c2:	6013      	str	r3, [r2, #0]

	/** CHECK Time triggered communication mode **/
#if TimeTriggeredMode == ENABLE
	SET_BIT(CAN->MCR,7); //TTCM
#else
	CLR_BIT(CAN->MCR,7); //TTCM
 80005c4:	4b0a      	ldr	r3, [pc, #40]	; (80005f0 <CAN_voidInit+0xc0>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a09      	ldr	r2, [pc, #36]	; (80005f0 <CAN_voidInit+0xc0>)
 80005ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80005ce:	6013      	str	r3, [r2, #0]
#endif


	/** Set the bit timing register **/
	WRITE_REG(CAN->BTR, (u32) (MODE |
 80005d0:	2302      	movs	r3, #2
 80005d2:	3b01      	subs	r3, #1
 80005d4:	051b      	lsls	r3, r3, #20
 80005d6:	461a      	mov	r2, r3
 80005d8:	230f      	movs	r3, #15
 80005da:	3b01      	subs	r3, #1
 80005dc:	041b      	lsls	r3, r3, #16
 80005de:	4313      	orrs	r3, r2
 80005e0:	2204      	movs	r2, #4
 80005e2:	3a01      	subs	r2, #1
 80005e4:	4611      	mov	r1, r2
 80005e6:	4a02      	ldr	r2, [pc, #8]	; (80005f0 <CAN_voidInit+0xc0>)
 80005e8:	430b      	orrs	r3, r1
 80005ea:	61d3      	str	r3, [r2, #28]
			((CAN_bitRateConfig[BOUDRATE].TS2-1) << 20) |
			((CAN_bitRateConfig[BOUDRATE].TS1-1) << 16) |
			(CAN_bitRateConfig[BOUDRATE].BRP-1)));
}
 80005ec:	bf00      	nop
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	40006400 	.word	0x40006400

080005f4 <CAN_voidAddTxMsg>:


void CAN_voidAddTxMsg( CAN_TxHeaderTypeDef *pTxHeader, u8 Local_u8Data[])
{
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
 80005fc:	6039      	str	r1, [r7, #0]
	u32 local_u8TransmitMailbox; // which mailbox is empty to set Local_u8Data in it (read CODE bit in TSR register)
	u32 local_u32TSR; //transmit status register
	local_u32TSR = READ_REG(CAN->TSR);
 80005fe:	4b55      	ldr	r3, [pc, #340]	; (8000754 <CAN_voidAddTxMsg+0x160>)
 8000600:	689b      	ldr	r3, [r3, #8]
 8000602:	60fb      	str	r3, [r7, #12]
	/* Check that all the Tx mailboxes are not full */
	while(1)
	{
		if ( (GET_BIT(local_u32TSR, 26) != 0x0) || /* TME0 */
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800060a:	2b00      	cmp	r3, #0
 800060c:	d109      	bne.n	8000622 <CAN_voidAddTxMsg+0x2e>
				(GET_BIT (local_u32TSR,27) != 0x0) || /* TME1 */
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
		if ( (GET_BIT(local_u32TSR, 26) != 0x0) || /* TME0 */
 8000614:	2b00      	cmp	r3, #0
 8000616:	d104      	bne.n	8000622 <CAN_voidAddTxMsg+0x2e>
				(GET_BIT(local_u32TSR,28) != 0x0) )  /* TME2 */
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
				(GET_BIT (local_u32TSR,27) != 0x0) || /* TME1 */
 800061e:	2b00      	cmp	r3, #0
 8000620:	d0f0      	beq.n	8000604 <CAN_voidAddTxMsg+0x10>
		{
			/* Select an empty transmit mailbox */
			local_u8TransmitMailbox = ((local_u32TSR >> 24) & 0x3); //(read CODE[1:0] bit in TSR register)
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	0e1b      	lsrs	r3, r3, #24
 8000626:	f003 0303 	and.w	r3, r3, #3
 800062a:	60bb      	str	r3, [r7, #8]
			/* Check transmit mailbox value */
			if (local_u8TransmitMailbox <=2)
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	2b02      	cmp	r3, #2
 8000630:	f200 808a 	bhi.w	8000748 <CAN_voidAddTxMsg+0x154>
			{
				/* Set up the Id */
				if (pTxHeader->IDE == CAN_ID_STD)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	689b      	ldr	r3, [r3, #8]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d10d      	bne.n	8000658 <CAN_voidAddTxMsg+0x64>
				{
					CAN->TxMailBox[local_u8TransmitMailbox].TIR = ((pTxHeader->StdId << 21) |
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	055a      	lsls	r2, r3, #21
							pTxHeader->RTR << 1);
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	68db      	ldr	r3, [r3, #12]
 8000646:	005b      	lsls	r3, r3, #1
					CAN->TxMailBox[local_u8TransmitMailbox].TIR = ((pTxHeader->StdId << 21) |
 8000648:	4942      	ldr	r1, [pc, #264]	; (8000754 <CAN_voidAddTxMsg+0x160>)
 800064a:	431a      	orrs	r2, r3
 800064c:	68bb      	ldr	r3, [r7, #8]
 800064e:	3318      	adds	r3, #24
 8000650:	011b      	lsls	r3, r3, #4
 8000652:	440b      	add	r3, r1
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	e010      	b.n	800067a <CAN_voidAddTxMsg+0x86>
				}
				else
				{
					CAN->TxMailBox[local_u8TransmitMailbox].TIR = ((pTxHeader->ExtId << 3) |
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	00da      	lsls	r2, r3, #3
							pTxHeader->IDE <<2 | pTxHeader->RTR <<1 );
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	689b      	ldr	r3, [r3, #8]
 8000662:	009b      	lsls	r3, r3, #2
					CAN->TxMailBox[local_u8TransmitMailbox].TIR = ((pTxHeader->ExtId << 3) |
 8000664:	431a      	orrs	r2, r3
							pTxHeader->IDE <<2 | pTxHeader->RTR <<1 );
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	68db      	ldr	r3, [r3, #12]
 800066a:	005b      	lsls	r3, r3, #1
					CAN->TxMailBox[local_u8TransmitMailbox].TIR = ((pTxHeader->ExtId << 3) |
 800066c:	4939      	ldr	r1, [pc, #228]	; (8000754 <CAN_voidAddTxMsg+0x160>)
							pTxHeader->IDE <<2 | pTxHeader->RTR <<1 );
 800066e:	431a      	orrs	r2, r3
					CAN->TxMailBox[local_u8TransmitMailbox].TIR = ((pTxHeader->ExtId << 3) |
 8000670:	68bb      	ldr	r3, [r7, #8]
 8000672:	3318      	adds	r3, #24
 8000674:	011b      	lsls	r3, r3, #4
 8000676:	440b      	add	r3, r1
 8000678:	601a      	str	r2, [r3, #0]
				}

				/* Set up the DLC */
				CAN->TxMailBox[local_u8TransmitMailbox].TDTR = (pTxHeader->DLC);
 800067a:	4936      	ldr	r1, [pc, #216]	; (8000754 <CAN_voidAddTxMsg+0x160>)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	691a      	ldr	r2, [r3, #16]
 8000680:	68bb      	ldr	r3, [r7, #8]
 8000682:	3318      	adds	r3, #24
 8000684:	011b      	lsls	r3, r3, #4
 8000686:	440b      	add	r3, r1
 8000688:	3304      	adds	r3, #4
 800068a:	601a      	str	r2, [r3, #0]
				/* Set up the Transmit Global Time mode */
				if (pTxHeader->TransmitGlobalTime == ENABLE)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	7d1b      	ldrb	r3, [r3, #20]
 8000690:	2b01      	cmp	r3, #1
 8000692:	d10f      	bne.n	80006b4 <CAN_voidAddTxMsg+0xc0>
				{
					SET_BIT(CAN->TxMailBox[local_u8TransmitMailbox].TDTR, 8);
 8000694:	4a2f      	ldr	r2, [pc, #188]	; (8000754 <CAN_voidAddTxMsg+0x160>)
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	3318      	adds	r3, #24
 800069a:	011b      	lsls	r3, r3, #4
 800069c:	4413      	add	r3, r2
 800069e:	3304      	adds	r3, #4
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	492c      	ldr	r1, [pc, #176]	; (8000754 <CAN_voidAddTxMsg+0x160>)
 80006a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	3318      	adds	r3, #24
 80006ac:	011b      	lsls	r3, r3, #4
 80006ae:	440b      	add	r3, r1
 80006b0:	3304      	adds	r3, #4
 80006b2:	601a      	str	r2, [r3, #0]
				}
				/* Set up the Local_u8Data field */
				WRITE_REG(CAN->TxMailBox[local_u8TransmitMailbox].TDHR,
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	3307      	adds	r3, #7
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	061a      	lsls	r2, r3, #24
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	3306      	adds	r3, #6
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	041b      	lsls	r3, r3, #16
 80006c4:	431a      	orrs	r2, r3
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	3305      	adds	r3, #5
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	021b      	lsls	r3, r3, #8
 80006ce:	4313      	orrs	r3, r2
 80006d0:	683a      	ldr	r2, [r7, #0]
 80006d2:	3204      	adds	r2, #4
 80006d4:	7812      	ldrb	r2, [r2, #0]
 80006d6:	491f      	ldr	r1, [pc, #124]	; (8000754 <CAN_voidAddTxMsg+0x160>)
 80006d8:	431a      	orrs	r2, r3
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	011b      	lsls	r3, r3, #4
 80006de:	440b      	add	r3, r1
 80006e0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80006e4:	601a      	str	r2, [r3, #0]
						((u32)Local_u8Data[7] << 24) |
						((u32)Local_u8Data[6] << 16) |
						((u32)Local_u8Data[5] << 8 ) |
						((u32)Local_u8Data[4]));
				WRITE_REG(CAN->TxMailBox[local_u8TransmitMailbox].TDLR,
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	3303      	adds	r3, #3
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	061a      	lsls	r2, r3, #24
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	3302      	adds	r3, #2
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	041b      	lsls	r3, r3, #16
 80006f6:	431a      	orrs	r2, r3
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	3301      	adds	r3, #1
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	021b      	lsls	r3, r3, #8
 8000700:	4313      	orrs	r3, r2
 8000702:	683a      	ldr	r2, [r7, #0]
 8000704:	7812      	ldrb	r2, [r2, #0]
 8000706:	4913      	ldr	r1, [pc, #76]	; (8000754 <CAN_voidAddTxMsg+0x160>)
 8000708:	431a      	orrs	r2, r3
 800070a:	68bb      	ldr	r3, [r7, #8]
 800070c:	011b      	lsls	r3, r3, #4
 800070e:	440b      	add	r3, r1
 8000710:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000714:	601a      	str	r2, [r3, #0]
						((u32)Local_u8Data[3] << 24) |
						((u32)Local_u8Data[2] << 16) |
						((u32)Local_u8Data[1] << 8 ) |
						((u32)Local_u8Data[0]));
				/* Request transmission */
				SET_BIT(CAN->TxMailBox[local_u8TransmitMailbox].TIR, 0);
 8000716:	4a0f      	ldr	r2, [pc, #60]	; (8000754 <CAN_voidAddTxMsg+0x160>)
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	3318      	adds	r3, #24
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	4413      	add	r3, r2
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	490c      	ldr	r1, [pc, #48]	; (8000754 <CAN_voidAddTxMsg+0x160>)
 8000724:	f043 0201 	orr.w	r2, r3, #1
 8000728:	68bb      	ldr	r3, [r7, #8]
 800072a:	3318      	adds	r3, #24
 800072c:	011b      	lsls	r3, r3, #4
 800072e:	440b      	add	r3, r1
 8000730:	601a      	str	r2, [r3, #0]
				while(GET_BIT(CAN->TxMailBox[local_u8TransmitMailbox].TIR, 0) == 1); // clear by hardware when mailbox empty
 8000732:	bf00      	nop
 8000734:	4a07      	ldr	r2, [pc, #28]	; (8000754 <CAN_voidAddTxMsg+0x160>)
 8000736:	68bb      	ldr	r3, [r7, #8]
 8000738:	3318      	adds	r3, #24
 800073a:	011b      	lsls	r3, r3, #4
 800073c:	4413      	add	r3, r2
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f003 0301 	and.w	r3, r3, #1
 8000744:	2b01      	cmp	r3, #1
 8000746:	d0f5      	beq.n	8000734 <CAN_voidAddTxMsg+0x140>
			}
			break;
 8000748:	bf00      	nop
		}
	}
}
 800074a:	bf00      	nop
 800074c:	3714      	adds	r7, #20
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr
 8000754:	40006400 	.word	0x40006400

08000758 <CAN_voidStart>:


void CAN_voidStart(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
	/* CLEAR Initialization request BIT (INRQ) */
	CLR_BIT(CAN->MCR,0);
 800075c:	4b08      	ldr	r3, [pc, #32]	; (8000780 <CAN_voidStart+0x28>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a07      	ldr	r2, [pc, #28]	; (8000780 <CAN_voidStart+0x28>)
 8000762:	f023 0301 	bic.w	r3, r3, #1
 8000766:	6013      	str	r3, [r2, #0]
	/* wait to enter in Initialization mode */
	while(!(GET_BIT(CAN->MSR,0) == 0));
 8000768:	bf00      	nop
 800076a:	4b05      	ldr	r3, [pc, #20]	; (8000780 <CAN_voidStart+0x28>)
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	f003 0301 	and.w	r3, r3, #1
 8000772:	2b00      	cmp	r3, #0
 8000774:	d1f9      	bne.n	800076a <CAN_voidStart+0x12>
}
 8000776:	bf00      	nop
 8000778:	bf00      	nop
 800077a:	46bd      	mov	sp, r7
 800077c:	bc80      	pop	{r7}
 800077e:	4770      	bx	lr
 8000780:	40006400 	.word	0x40006400

08000784 <CAN_voidGetRxMsg>:


void CAN_voidGetRxMsg(u32 local_u8RxFifo, CAN_RxHeaderTypeDef *pRxHeader, u8 Local_u8Data[])
{
 8000784:	b480      	push	{r7}
 8000786:	b087      	sub	sp, #28
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	607a      	str	r2, [r7, #4]
	/* Get Identifier extension */
	pRxHeader->IDE =  GET_BIT(CAN->FIFOMailBox[local_u8RxFifo].RIR,2);
 8000790:	4a50      	ldr	r2, [pc, #320]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	331b      	adds	r3, #27
 8000796:	011b      	lsls	r3, r3, #4
 8000798:	4413      	add	r3, r2
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	089b      	lsrs	r3, r3, #2
 800079e:	f003 0201 	and.w	r2, r3, #1
 80007a2:	68bb      	ldr	r3, [r7, #8]
 80007a4:	609a      	str	r2, [r3, #8]
	if (pRxHeader->IDE == CAN_ID_STD)
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	689b      	ldr	r3, [r3, #8]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d109      	bne.n	80007c2 <CAN_voidGetRxMsg+0x3e>
	{/* GET the Id */
		pRxHeader->StdId = CAN->FIFOMailBox[local_u8RxFifo].RIR >> 21;
 80007ae:	4a49      	ldr	r2, [pc, #292]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	331b      	adds	r3, #27
 80007b4:	011b      	lsls	r3, r3, #4
 80007b6:	4413      	add	r3, r2
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	0d5a      	lsrs	r2, r3, #21
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	e008      	b.n	80007d4 <CAN_voidGetRxMsg+0x50>
	}
	else
	{
		pRxHeader->ExtId = CAN->FIFOMailBox[local_u8RxFifo].RIR >> 3;
 80007c2:	4a44      	ldr	r2, [pc, #272]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	331b      	adds	r3, #27
 80007c8:	011b      	lsls	r3, r3, #4
 80007ca:	4413      	add	r3, r2
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	08da      	lsrs	r2, r3, #3
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	605a      	str	r2, [r3, #4]
	}
	/* GET the RTR */
	pRxHeader->RTR = GET_BIT(CAN->FIFOMailBox[local_u8RxFifo].RIR,1);
 80007d4:	4a3f      	ldr	r2, [pc, #252]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	331b      	adds	r3, #27
 80007da:	011b      	lsls	r3, r3, #4
 80007dc:	4413      	add	r3, r2
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	f003 0201 	and.w	r2, r3, #1
 80007e6:	68bb      	ldr	r3, [r7, #8]
 80007e8:	60da      	str	r2, [r3, #12]
	/* GET the DLC */
	pRxHeader->DLC = (CAN->FIFOMailBox[local_u8RxFifo].RDTR & 0xF);
 80007ea:	4a3a      	ldr	r2, [pc, #232]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	331b      	adds	r3, #27
 80007f0:	011b      	lsls	r3, r3, #4
 80007f2:	4413      	add	r3, r2
 80007f4:	3304      	adds	r3, #4
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	f003 020f 	and.w	r2, r3, #15
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	611a      	str	r2, [r3, #16]
	/* GET the (FMI) Filter Match Index */
	pRxHeader->FilterMatchIndex = (CAN->FIFOMailBox[local_u8RxFifo].RDTR >> 8) & 0xFF;
 8000800:	4a34      	ldr	r2, [pc, #208]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	331b      	adds	r3, #27
 8000806:	011b      	lsls	r3, r3, #4
 8000808:	4413      	add	r3, r2
 800080a:	3304      	adds	r3, #4
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	0a1b      	lsrs	r3, r3, #8
 8000810:	b2da      	uxtb	r2, r3
 8000812:	68bb      	ldr	r3, [r7, #8]
 8000814:	619a      	str	r2, [r3, #24]
	/* GET the Time stamp */
	pRxHeader->TimeStamp = (CAN->FIFOMailBox[local_u8RxFifo].RDTR >> 16) & 0XFFFF;
 8000816:	4a2f      	ldr	r2, [pc, #188]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	331b      	adds	r3, #27
 800081c:	011b      	lsls	r3, r3, #4
 800081e:	4413      	add	r3, r2
 8000820:	3304      	adds	r3, #4
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	0c1b      	lsrs	r3, r3, #16
 8000826:	b29a      	uxth	r2, r3
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	615a      	str	r2, [r3, #20]
	Local_u8Data[4] = (u8)((CAN->FIFOMailBox[local_u8RxFifo].RDHR 	  ) & 0XFF);
	Local_u8Data[5] = (u8)((CAN->FIFOMailBox[local_u8RxFifo].RDHR >> 8 ) & 0XFF);
	Local_u8Data[6] = (u8)((CAN->FIFOMailBox[local_u8RxFifo].RDHR >> 16) & 0XFF);
	Local_u8Data[7] = (u8)((CAN->FIFOMailBox[local_u8RxFifo].RDHR >> 24) & 0XFF);
#else
	for(u8 i=0 ; i < 8 ; i++)
 800082c:	2300      	movs	r3, #0
 800082e:	75fb      	strb	r3, [r7, #23]
 8000830:	e007      	b.n	8000842 <CAN_voidGetRxMsg+0xbe>
	{/*clear buff*/
		Local_u8Data[i] = 0;
 8000832:	7dfb      	ldrb	r3, [r7, #23]
 8000834:	687a      	ldr	r2, [r7, #4]
 8000836:	4413      	add	r3, r2
 8000838:	2200      	movs	r2, #0
 800083a:	701a      	strb	r2, [r3, #0]
	for(u8 i=0 ; i < 8 ; i++)
 800083c:	7dfb      	ldrb	r3, [r7, #23]
 800083e:	3301      	adds	r3, #1
 8000840:	75fb      	strb	r3, [r7, #23]
 8000842:	7dfb      	ldrb	r3, [r7, #23]
 8000844:	2b07      	cmp	r3, #7
 8000846:	d9f4      	bls.n	8000832 <CAN_voidGetRxMsg+0xae>
	}
	for(u8 i=0 ; i < pRxHeader->DLC ; i++)
 8000848:	2300      	movs	r3, #0
 800084a:	75bb      	strb	r3, [r7, #22]
 800084c:	e027      	b.n	800089e <CAN_voidGetRxMsg+0x11a>
	{
		if (i<4)
 800084e:	7dbb      	ldrb	r3, [r7, #22]
 8000850:	2b03      	cmp	r3, #3
 8000852:	d810      	bhi.n	8000876 <CAN_voidGetRxMsg+0xf2>
			Local_u8Data[i] = (u8)((CAN->FIFOMailBox[local_u8RxFifo].RDLR >>(i*8) ) & 0XFF);
 8000854:	4a1f      	ldr	r2, [pc, #124]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	011b      	lsls	r3, r3, #4
 800085a:	4413      	add	r3, r2
 800085c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	7dbb      	ldrb	r3, [r7, #22]
 8000864:	00db      	lsls	r3, r3, #3
 8000866:	fa22 f103 	lsr.w	r1, r2, r3
 800086a:	7dbb      	ldrb	r3, [r7, #22]
 800086c:	687a      	ldr	r2, [r7, #4]
 800086e:	4413      	add	r3, r2
 8000870:	b2ca      	uxtb	r2, r1
 8000872:	701a      	strb	r2, [r3, #0]
 8000874:	e010      	b.n	8000898 <CAN_voidGetRxMsg+0x114>
		else
			Local_u8Data[i] = (u8)((CAN->FIFOMailBox[local_u8RxFifo].RDHR 	>>((i-4)*8)  ) & 0XFF);
 8000876:	4a17      	ldr	r2, [pc, #92]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	011b      	lsls	r3, r3, #4
 800087c:	4413      	add	r3, r2
 800087e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	7dbb      	ldrb	r3, [r7, #22]
 8000886:	3b04      	subs	r3, #4
 8000888:	00db      	lsls	r3, r3, #3
 800088a:	fa22 f103 	lsr.w	r1, r2, r3
 800088e:	7dbb      	ldrb	r3, [r7, #22]
 8000890:	687a      	ldr	r2, [r7, #4]
 8000892:	4413      	add	r3, r2
 8000894:	b2ca      	uxtb	r2, r1
 8000896:	701a      	strb	r2, [r3, #0]
	for(u8 i=0 ; i < pRxHeader->DLC ; i++)
 8000898:	7dbb      	ldrb	r3, [r7, #22]
 800089a:	3301      	adds	r3, #1
 800089c:	75bb      	strb	r3, [r7, #22]
 800089e:	7dba      	ldrb	r2, [r7, #22]
 80008a0:	68bb      	ldr	r3, [r7, #8]
 80008a2:	691b      	ldr	r3, [r3, #16]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d3d2      	bcc.n	800084e <CAN_voidGetRxMsg+0xca>
	}

#endif
	/* Release the FIFO */
	if (local_u8RxFifo == CAN_RX_FIFO0)
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d106      	bne.n	80008bc <CAN_voidGetRxMsg+0x138>
	{
		/* Release RX FIFO 0 */
		SET_BIT(CAN->RF0R, 5);
 80008ae:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 80008b0:	68db      	ldr	r3, [r3, #12]
 80008b2:	4a08      	ldr	r2, [pc, #32]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 80008b4:	f043 0320 	orr.w	r3, r3, #32
 80008b8:	60d3      	str	r3, [r2, #12]
	else
	{
		/* Release RX FIFO 1 */
		SET_BIT(CAN->RF1R, 5);
	}
}
 80008ba:	e005      	b.n	80008c8 <CAN_voidGetRxMsg+0x144>
		SET_BIT(CAN->RF1R, 5);
 80008bc:	4b05      	ldr	r3, [pc, #20]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 80008be:	691b      	ldr	r3, [r3, #16]
 80008c0:	4a04      	ldr	r2, [pc, #16]	; (80008d4 <CAN_voidGetRxMsg+0x150>)
 80008c2:	f043 0320 	orr.w	r3, r3, #32
 80008c6:	6113      	str	r3, [r2, #16]
}
 80008c8:	bf00      	nop
 80008ca:	371c      	adds	r7, #28
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bc80      	pop	{r7}
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	40006400 	.word	0x40006400

080008d8 <CAN_voidRXPending>:
/** CAN RX Pending **/
u8 CAN_voidRXPending(u8 local_u8RxFifo)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	71fb      	strb	r3, [r7, #7]
	/* return the Rx FIFO  message pending */
	if (local_u8RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d106      	bne.n	80008f6 <CAN_voidRXPending+0x1e>
	{
		/* return value of the Rx FIFO 0  */
		return (CAN->RF0R & 0X3);
 80008e8:	4b08      	ldr	r3, [pc, #32]	; (800090c <CAN_voidRXPending+0x34>)
 80008ea:	68db      	ldr	r3, [r3, #12]
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	f003 0303 	and.w	r3, r3, #3
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	e005      	b.n	8000902 <CAN_voidRXPending+0x2a>

	}
	else /* Rx element is assigned to Rx FIFO 1 */
	{
		/* return value of the Rx FIFO 1  */
		return (CAN->RF1R & 0X3);
 80008f6:	4b05      	ldr	r3, [pc, #20]	; (800090c <CAN_voidRXPending+0x34>)
 80008f8:	691b      	ldr	r3, [r3, #16]
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	f003 0303 	and.w	r3, r3, #3
 8000900:	b2db      	uxtb	r3, r3
	}
}
 8000902:	4618      	mov	r0, r3
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	bc80      	pop	{r7}
 800090a:	4770      	bx	lr
 800090c:	40006400 	.word	0x40006400

08000910 <CAN_voidConfigFilter>:
/** CAN CONFIG filter **/
void CAN_voidConfigFilter( CAN_FilterTypeDef *pFilterConfig)
{
 8000910:	b480      	push	{r7}
 8000912:	b085      	sub	sp, #20
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	/* Initialization mode for the filter */
	SET_BIT(CAN->FMR, 0);
 8000918:	4b64      	ldr	r3, [pc, #400]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 800091a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800091e:	4a63      	ldr	r2, [pc, #396]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000920:	f043 0301 	orr.w	r3, r3, #1
 8000924:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
	/* Convert filter number into bit position */
	u32 local_u32FilterBitPos = pFilterConfig->FilterBank ;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	695b      	ldr	r3, [r3, #20]
 800092c:	60fb      	str	r3, [r7, #12]

	/* Filter Deactivation */
	CLR_BIT(CAN->FA1R, pFilterConfig->FilterBank);
 800092e:	4b5f      	ldr	r3, [pc, #380]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000930:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8000934:	687a      	ldr	r2, [r7, #4]
 8000936:	6952      	ldr	r2, [r2, #20]
 8000938:	2101      	movs	r1, #1
 800093a:	fa01 f202 	lsl.w	r2, r1, r2
 800093e:	43d2      	mvns	r2, r2
 8000940:	4611      	mov	r1, r2
 8000942:	4a5a      	ldr	r2, [pc, #360]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000944:	400b      	ands	r3, r1
 8000946:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

	/* Filter Scale */
	if (pFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	69db      	ldr	r3, [r3, #28]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d128      	bne.n	80009a4 <CAN_voidConfigFilter+0x94>
	{
		/* 16-bit scale for the filter */
		CLR_BIT(CAN->FS1R, local_u32FilterBitPos);
 8000952:	4b56      	ldr	r3, [pc, #344]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000954:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8000958:	2101      	movs	r1, #1
 800095a:	68fa      	ldr	r2, [r7, #12]
 800095c:	fa01 f202 	lsl.w	r2, r1, r2
 8000960:	43d2      	mvns	r2, r2
 8000962:	4611      	mov	r1, r2
 8000964:	4a51      	ldr	r2, [pc, #324]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000966:	400b      	ands	r3, r1
 8000968:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c
		 * */

		/* First 16-bit identifier and First 16-bit mask */
		/* Or First 16-bit identifier and Second 16-bit identifier */
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR1 =(
				((pFilterConfig->FilterMaskIdLow & 0x0000FFFF) << 16) |
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	68db      	ldr	r3, [r3, #12]
 8000970:	0419      	lsls	r1, r3, #16
				(pFilterConfig->FilterIdLow	   & 0x0000FFFF) );
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	b29a      	uxth	r2, r3
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR1 =(
 8000978:	484c      	ldr	r0, [pc, #304]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	695b      	ldr	r3, [r3, #20]
				((pFilterConfig->FilterMaskIdLow & 0x0000FFFF) << 16) |
 800097e:	430a      	orrs	r2, r1
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR1 =(
 8000980:	3348      	adds	r3, #72	; 0x48
 8000982:	f840 2033 	str.w	r2, [r0, r3, lsl #3]

		/* Second 16-bit identifier and Second 16-bit mask */
		/* Or Third 16-bit identifier and Fourth 16-bit identifier */
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR2 =(
				((pFilterConfig->FilterMaskIdHigh & 0x0000FFFF) << 16) |
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	0419      	lsls	r1, r3, #16
				(pFilterConfig->FilterIdHigh 	   & 0x0000FFFF) );
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	b29a      	uxth	r2, r3
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR2 =(
 8000992:	4846      	ldr	r0, [pc, #280]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	695b      	ldr	r3, [r3, #20]
				((pFilterConfig->FilterMaskIdHigh & 0x0000FFFF) << 16) |
 8000998:	430a      	orrs	r2, r1
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR2 =(
 800099a:	3348      	adds	r3, #72	; 0x48
 800099c:	00db      	lsls	r3, r3, #3
 800099e:	4403      	add	r3, r0
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	e02a      	b.n	80009fa <CAN_voidConfigFilter+0xea>
	}

	else if (pFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	69db      	ldr	r3, [r3, #28]
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d126      	bne.n	80009fa <CAN_voidConfigFilter+0xea>
	{
		/* 32-bit scale for the filter */
		SET_BIT(CAN->FS1R, local_u32FilterBitPos);
 80009ac:	4b3f      	ldr	r3, [pc, #252]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 80009ae:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80009b2:	2101      	movs	r1, #1
 80009b4:	68fa      	ldr	r2, [r7, #12]
 80009b6:	fa01 f202 	lsl.w	r2, r1, r2
 80009ba:	4611      	mov	r1, r2
 80009bc:	4a3b      	ldr	r2, [pc, #236]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 80009be:	430b      	orrs	r3, r1
 80009c0:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c
		 * STID[10:3] STID[2:0] EXID[17:13] EXID[12:5] EXID[4:0] IDE RTR 0
		 * */

		/* 32-bit identifier or First 32-bit identifier */
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR1 =(
				((pFilterConfig->FilterIdHigh & 0x0000FFFF) << 16) |
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	0419      	lsls	r1, r3, #16
				(pFilterConfig->FilterIdLow  & 0x0000FFFF));
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	b29a      	uxth	r2, r3
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR1 =(
 80009d0:	4836      	ldr	r0, [pc, #216]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	695b      	ldr	r3, [r3, #20]
				((pFilterConfig->FilterIdHigh & 0x0000FFFF) << 16) |
 80009d6:	430a      	orrs	r2, r1
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR1 =(
 80009d8:	3348      	adds	r3, #72	; 0x48
 80009da:	f840 2033 	str.w	r2, [r0, r3, lsl #3]

		/* 32-bit mask or Second 32-bit identifier */
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR2 =(
				((pFilterConfig->FilterMaskIdHigh & 0x0000FFFF) << 16) |
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	689b      	ldr	r3, [r3, #8]
 80009e2:	0419      	lsls	r1, r3, #16
				(pFilterConfig->FilterMaskIdLow & 0x0000FFFF));
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	68db      	ldr	r3, [r3, #12]
 80009e8:	b29a      	uxth	r2, r3
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR2 =(
 80009ea:	4830      	ldr	r0, [pc, #192]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	695b      	ldr	r3, [r3, #20]
				((pFilterConfig->FilterMaskIdHigh & 0x0000FFFF) << 16) |
 80009f0:	430a      	orrs	r2, r1
		CAN->FilterBankRegister[pFilterConfig->FilterBank].FR2 =(
 80009f2:	3348      	adds	r3, #72	; 0x48
 80009f4:	00db      	lsls	r3, r3, #3
 80009f6:	4403      	add	r3, r0
 80009f8:	605a      	str	r2, [r3, #4]
	}

	/* Filter Mode */
	if (pFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	699b      	ldr	r3, [r3, #24]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d10d      	bne.n	8000a1e <CAN_voidConfigFilter+0x10e>
	{
		/* Id/Mask mode for the filter*/
		CLR_BIT(CAN->FM1R, local_u32FilterBitPos);
 8000a02:	4b2a      	ldr	r3, [pc, #168]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a04:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000a08:	2101      	movs	r1, #1
 8000a0a:	68fa      	ldr	r2, [r7, #12]
 8000a0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a10:	43d2      	mvns	r2, r2
 8000a12:	4611      	mov	r1, r2
 8000a14:	4a25      	ldr	r2, [pc, #148]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a16:	400b      	ands	r3, r1
 8000a18:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 8000a1c:	e00b      	b.n	8000a36 <CAN_voidConfigFilter+0x126>
	}
	else
	{
		/* Identifier list mode for the filter*/
		SET_BIT(CAN->FM1R, local_u32FilterBitPos);
 8000a1e:	4b23      	ldr	r3, [pc, #140]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a20:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8000a24:	2101      	movs	r1, #1
 8000a26:	68fa      	ldr	r2, [r7, #12]
 8000a28:	fa01 f202 	lsl.w	r2, r1, r2
 8000a2c:	4611      	mov	r1, r2
 8000a2e:	4a1f      	ldr	r2, [pc, #124]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a30:	430b      	orrs	r3, r1
 8000a32:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
	}

	/* Filter FIFO assignment */
	if (pFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	691b      	ldr	r3, [r3, #16]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d10d      	bne.n	8000a5a <CAN_voidConfigFilter+0x14a>
	{
		/* FIFO 0 assignation for the filter */
		CLR_BIT(CAN->FFA1R, local_u32FilterBitPos);
 8000a3e:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a40:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8000a44:	2101      	movs	r1, #1
 8000a46:	68fa      	ldr	r2, [r7, #12]
 8000a48:	fa01 f202 	lsl.w	r2, r1, r2
 8000a4c:	43d2      	mvns	r2, r2
 8000a4e:	4611      	mov	r1, r2
 8000a50:	4a16      	ldr	r2, [pc, #88]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a52:	400b      	ands	r3, r1
 8000a54:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 8000a58:	e00b      	b.n	8000a72 <CAN_voidConfigFilter+0x162>
	}
	else
	{
		/* FIFO 1 assignation for the filter */
		SET_BIT(CAN->FFA1R, local_u32FilterBitPos);
 8000a5a:	4b14      	ldr	r3, [pc, #80]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a5c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8000a60:	2101      	movs	r1, #1
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	fa01 f202 	lsl.w	r2, r1, r2
 8000a68:	4611      	mov	r1, r2
 8000a6a:	4a10      	ldr	r2, [pc, #64]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a6c:	430b      	orrs	r3, r1
 8000a6e:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
	}

	/* Filter activation */
	if (pFilterConfig->FilterActivation == ENABLE)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6a1b      	ldr	r3, [r3, #32]
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d10b      	bne.n	8000a92 <CAN_voidConfigFilter+0x182>
	{
		SET_BIT(CAN->FA1R, local_u32FilterBitPos);
 8000a7a:	4b0c      	ldr	r3, [pc, #48]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a7c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8000a80:	2101      	movs	r1, #1
 8000a82:	68fa      	ldr	r2, [r7, #12]
 8000a84:	fa01 f202 	lsl.w	r2, r1, r2
 8000a88:	4611      	mov	r1, r2
 8000a8a:	4a08      	ldr	r2, [pc, #32]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a8c:	430b      	orrs	r3, r1
 8000a8e:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
	}

	/* Leave the initialisation mode for the filter */
	CLR_BIT(CAN->FMR, 0);
 8000a92:	4b06      	ldr	r3, [pc, #24]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a94:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000a98:	4a04      	ldr	r2, [pc, #16]	; (8000aac <CAN_voidConfigFilter+0x19c>)
 8000a9a:	f023 0301 	bic.w	r3, r3, #1
 8000a9e:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 8000aa2:	bf00      	nop
 8000aa4:	3714      	adds	r7, #20
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	40006400 	.word	0x40006400

08000ab0 <GPIO_voidSetPinDirection>:
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	460a      	mov	r2, r1
 8000aba:	71fb      	strb	r3, [r7, #7]
 8000abc:	4613      	mov	r3, r2
 8000abe:	71bb      	strb	r3, [r7, #6]
 8000ac0:	79fb      	ldrb	r3, [r7, #7]
 8000ac2:	091b      	lsrs	r3, r3, #4
 8000ac4:	73fb      	strb	r3, [r7, #15]
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	f003 030f 	and.w	r3, r3, #15
 8000acc:	73bb      	strb	r3, [r7, #14]
 8000ace:	7bfb      	ldrb	r3, [r7, #15]
 8000ad0:	2b02      	cmp	r3, #2
 8000ad2:	d078      	beq.n	8000bc6 <GPIO_voidSetPinDirection+0x116>
 8000ad4:	2b02      	cmp	r3, #2
 8000ad6:	f300 80ae 	bgt.w	8000c36 <GPIO_voidSetPinDirection+0x186>
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d002      	beq.n	8000ae4 <GPIO_voidSetPinDirection+0x34>
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d039      	beq.n	8000b56 <GPIO_voidSetPinDirection+0xa6>
 8000ae2:	e0a8      	b.n	8000c36 <GPIO_voidSetPinDirection+0x186>
 8000ae4:	7bbb      	ldrb	r3, [r7, #14]
 8000ae6:	2b07      	cmp	r3, #7
 8000ae8:	d817      	bhi.n	8000b1a <GPIO_voidSetPinDirection+0x6a>
 8000aea:	4b59      	ldr	r3, [pc, #356]	; (8000c50 <GPIO_voidSetPinDirection+0x1a0>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	7bba      	ldrb	r2, [r7, #14]
 8000af0:	0092      	lsls	r2, r2, #2
 8000af2:	210f      	movs	r1, #15
 8000af4:	fa01 f202 	lsl.w	r2, r1, r2
 8000af8:	43d2      	mvns	r2, r2
 8000afa:	4611      	mov	r1, r2
 8000afc:	4a54      	ldr	r2, [pc, #336]	; (8000c50 <GPIO_voidSetPinDirection+0x1a0>)
 8000afe:	400b      	ands	r3, r1
 8000b00:	6013      	str	r3, [r2, #0]
 8000b02:	4b53      	ldr	r3, [pc, #332]	; (8000c50 <GPIO_voidSetPinDirection+0x1a0>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	79b9      	ldrb	r1, [r7, #6]
 8000b08:	7bba      	ldrb	r2, [r7, #14]
 8000b0a:	0092      	lsls	r2, r2, #2
 8000b0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b10:	4611      	mov	r1, r2
 8000b12:	4a4f      	ldr	r2, [pc, #316]	; (8000c50 <GPIO_voidSetPinDirection+0x1a0>)
 8000b14:	430b      	orrs	r3, r1
 8000b16:	6013      	str	r3, [r2, #0]
 8000b18:	e08f      	b.n	8000c3a <GPIO_voidSetPinDirection+0x18a>
 8000b1a:	7bbb      	ldrb	r3, [r7, #14]
 8000b1c:	2b0f      	cmp	r3, #15
 8000b1e:	f200 808c 	bhi.w	8000c3a <GPIO_voidSetPinDirection+0x18a>
 8000b22:	4b4b      	ldr	r3, [pc, #300]	; (8000c50 <GPIO_voidSetPinDirection+0x1a0>)
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	7bba      	ldrb	r2, [r7, #14]
 8000b28:	3a08      	subs	r2, #8
 8000b2a:	0092      	lsls	r2, r2, #2
 8000b2c:	210f      	movs	r1, #15
 8000b2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000b32:	43d2      	mvns	r2, r2
 8000b34:	4611      	mov	r1, r2
 8000b36:	4a46      	ldr	r2, [pc, #280]	; (8000c50 <GPIO_voidSetPinDirection+0x1a0>)
 8000b38:	400b      	ands	r3, r1
 8000b3a:	6053      	str	r3, [r2, #4]
 8000b3c:	4b44      	ldr	r3, [pc, #272]	; (8000c50 <GPIO_voidSetPinDirection+0x1a0>)
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	79b9      	ldrb	r1, [r7, #6]
 8000b42:	7bba      	ldrb	r2, [r7, #14]
 8000b44:	3a08      	subs	r2, #8
 8000b46:	0092      	lsls	r2, r2, #2
 8000b48:	fa01 f202 	lsl.w	r2, r1, r2
 8000b4c:	4611      	mov	r1, r2
 8000b4e:	4a40      	ldr	r2, [pc, #256]	; (8000c50 <GPIO_voidSetPinDirection+0x1a0>)
 8000b50:	430b      	orrs	r3, r1
 8000b52:	6053      	str	r3, [r2, #4]
 8000b54:	e071      	b.n	8000c3a <GPIO_voidSetPinDirection+0x18a>
 8000b56:	7bbb      	ldrb	r3, [r7, #14]
 8000b58:	2b07      	cmp	r3, #7
 8000b5a:	d817      	bhi.n	8000b8c <GPIO_voidSetPinDirection+0xdc>
 8000b5c:	4b3d      	ldr	r3, [pc, #244]	; (8000c54 <GPIO_voidSetPinDirection+0x1a4>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	7bba      	ldrb	r2, [r7, #14]
 8000b62:	0092      	lsls	r2, r2, #2
 8000b64:	210f      	movs	r1, #15
 8000b66:	fa01 f202 	lsl.w	r2, r1, r2
 8000b6a:	43d2      	mvns	r2, r2
 8000b6c:	4611      	mov	r1, r2
 8000b6e:	4a39      	ldr	r2, [pc, #228]	; (8000c54 <GPIO_voidSetPinDirection+0x1a4>)
 8000b70:	400b      	ands	r3, r1
 8000b72:	6013      	str	r3, [r2, #0]
 8000b74:	4b37      	ldr	r3, [pc, #220]	; (8000c54 <GPIO_voidSetPinDirection+0x1a4>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	79b9      	ldrb	r1, [r7, #6]
 8000b7a:	7bba      	ldrb	r2, [r7, #14]
 8000b7c:	0092      	lsls	r2, r2, #2
 8000b7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000b82:	4611      	mov	r1, r2
 8000b84:	4a33      	ldr	r2, [pc, #204]	; (8000c54 <GPIO_voidSetPinDirection+0x1a4>)
 8000b86:	430b      	orrs	r3, r1
 8000b88:	6013      	str	r3, [r2, #0]
 8000b8a:	e058      	b.n	8000c3e <GPIO_voidSetPinDirection+0x18e>
 8000b8c:	7bbb      	ldrb	r3, [r7, #14]
 8000b8e:	2b0f      	cmp	r3, #15
 8000b90:	d855      	bhi.n	8000c3e <GPIO_voidSetPinDirection+0x18e>
 8000b92:	4b30      	ldr	r3, [pc, #192]	; (8000c54 <GPIO_voidSetPinDirection+0x1a4>)
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	7bba      	ldrb	r2, [r7, #14]
 8000b98:	3a08      	subs	r2, #8
 8000b9a:	0092      	lsls	r2, r2, #2
 8000b9c:	210f      	movs	r1, #15
 8000b9e:	fa01 f202 	lsl.w	r2, r1, r2
 8000ba2:	43d2      	mvns	r2, r2
 8000ba4:	4611      	mov	r1, r2
 8000ba6:	4a2b      	ldr	r2, [pc, #172]	; (8000c54 <GPIO_voidSetPinDirection+0x1a4>)
 8000ba8:	400b      	ands	r3, r1
 8000baa:	6053      	str	r3, [r2, #4]
 8000bac:	4b29      	ldr	r3, [pc, #164]	; (8000c54 <GPIO_voidSetPinDirection+0x1a4>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	79b9      	ldrb	r1, [r7, #6]
 8000bb2:	7bba      	ldrb	r2, [r7, #14]
 8000bb4:	3a08      	subs	r2, #8
 8000bb6:	0092      	lsls	r2, r2, #2
 8000bb8:	fa01 f202 	lsl.w	r2, r1, r2
 8000bbc:	4611      	mov	r1, r2
 8000bbe:	4a25      	ldr	r2, [pc, #148]	; (8000c54 <GPIO_voidSetPinDirection+0x1a4>)
 8000bc0:	430b      	orrs	r3, r1
 8000bc2:	6053      	str	r3, [r2, #4]
 8000bc4:	e03b      	b.n	8000c3e <GPIO_voidSetPinDirection+0x18e>
 8000bc6:	7bbb      	ldrb	r3, [r7, #14]
 8000bc8:	2b07      	cmp	r3, #7
 8000bca:	d817      	bhi.n	8000bfc <GPIO_voidSetPinDirection+0x14c>
 8000bcc:	4b22      	ldr	r3, [pc, #136]	; (8000c58 <GPIO_voidSetPinDirection+0x1a8>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	7bba      	ldrb	r2, [r7, #14]
 8000bd2:	0092      	lsls	r2, r2, #2
 8000bd4:	210f      	movs	r1, #15
 8000bd6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bda:	43d2      	mvns	r2, r2
 8000bdc:	4611      	mov	r1, r2
 8000bde:	4a1e      	ldr	r2, [pc, #120]	; (8000c58 <GPIO_voidSetPinDirection+0x1a8>)
 8000be0:	400b      	ands	r3, r1
 8000be2:	6013      	str	r3, [r2, #0]
 8000be4:	4b1c      	ldr	r3, [pc, #112]	; (8000c58 <GPIO_voidSetPinDirection+0x1a8>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	79b9      	ldrb	r1, [r7, #6]
 8000bea:	7bba      	ldrb	r2, [r7, #14]
 8000bec:	0092      	lsls	r2, r2, #2
 8000bee:	fa01 f202 	lsl.w	r2, r1, r2
 8000bf2:	4611      	mov	r1, r2
 8000bf4:	4a18      	ldr	r2, [pc, #96]	; (8000c58 <GPIO_voidSetPinDirection+0x1a8>)
 8000bf6:	430b      	orrs	r3, r1
 8000bf8:	6013      	str	r3, [r2, #0]
 8000bfa:	e022      	b.n	8000c42 <GPIO_voidSetPinDirection+0x192>
 8000bfc:	7bbb      	ldrb	r3, [r7, #14]
 8000bfe:	2b0f      	cmp	r3, #15
 8000c00:	d81f      	bhi.n	8000c42 <GPIO_voidSetPinDirection+0x192>
 8000c02:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <GPIO_voidSetPinDirection+0x1a8>)
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	7bba      	ldrb	r2, [r7, #14]
 8000c08:	3a08      	subs	r2, #8
 8000c0a:	0092      	lsls	r2, r2, #2
 8000c0c:	210f      	movs	r1, #15
 8000c0e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c12:	43d2      	mvns	r2, r2
 8000c14:	4611      	mov	r1, r2
 8000c16:	4a10      	ldr	r2, [pc, #64]	; (8000c58 <GPIO_voidSetPinDirection+0x1a8>)
 8000c18:	400b      	ands	r3, r1
 8000c1a:	6053      	str	r3, [r2, #4]
 8000c1c:	4b0e      	ldr	r3, [pc, #56]	; (8000c58 <GPIO_voidSetPinDirection+0x1a8>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	79b9      	ldrb	r1, [r7, #6]
 8000c22:	7bba      	ldrb	r2, [r7, #14]
 8000c24:	3a08      	subs	r2, #8
 8000c26:	0092      	lsls	r2, r2, #2
 8000c28:	fa01 f202 	lsl.w	r2, r1, r2
 8000c2c:	4611      	mov	r1, r2
 8000c2e:	4a0a      	ldr	r2, [pc, #40]	; (8000c58 <GPIO_voidSetPinDirection+0x1a8>)
 8000c30:	430b      	orrs	r3, r1
 8000c32:	6053      	str	r3, [r2, #4]
 8000c34:	e005      	b.n	8000c42 <GPIO_voidSetPinDirection+0x192>
 8000c36:	bf00      	nop
 8000c38:	e004      	b.n	8000c44 <GPIO_voidSetPinDirection+0x194>
 8000c3a:	bf00      	nop
 8000c3c:	e002      	b.n	8000c44 <GPIO_voidSetPinDirection+0x194>
 8000c3e:	bf00      	nop
 8000c40:	e000      	b.n	8000c44 <GPIO_voidSetPinDirection+0x194>
 8000c42:	bf00      	nop
 8000c44:	bf00      	nop
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bc80      	pop	{r7}
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	40010800 	.word	0x40010800
 8000c54:	40010c00 	.word	0x40010c00
 8000c58:	40011000 	.word	0x40011000

08000c5c <GPIO_voidSetPinValue>:
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	460a      	mov	r2, r1
 8000c66:	71fb      	strb	r3, [r7, #7]
 8000c68:	4613      	mov	r3, r2
 8000c6a:	71bb      	strb	r3, [r7, #6]
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	091b      	lsrs	r3, r3, #4
 8000c70:	73fb      	strb	r3, [r7, #15]
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	f003 030f 	and.w	r3, r3, #15
 8000c78:	73bb      	strb	r3, [r7, #14]
 8000c7a:	7bbb      	ldrb	r3, [r7, #14]
 8000c7c:	2b0f      	cmp	r3, #15
 8000c7e:	d840      	bhi.n	8000d02 <GPIO_voidSetPinValue+0xa6>
 8000c80:	79bb      	ldrb	r3, [r7, #6]
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d11b      	bne.n	8000cbe <GPIO_voidSetPinValue+0x62>
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
 8000c88:	2b02      	cmp	r3, #2
 8000c8a:	d012      	beq.n	8000cb2 <GPIO_voidSetPinValue+0x56>
 8000c8c:	2b02      	cmp	r3, #2
 8000c8e:	dc35      	bgt.n	8000cfc <GPIO_voidSetPinValue+0xa0>
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d002      	beq.n	8000c9a <GPIO_voidSetPinValue+0x3e>
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d006      	beq.n	8000ca6 <GPIO_voidSetPinValue+0x4a>
 8000c98:	e030      	b.n	8000cfc <GPIO_voidSetPinValue+0xa0>
 8000c9a:	7bbb      	ldrb	r3, [r7, #14]
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	409a      	lsls	r2, r3
 8000ca0:	4b1a      	ldr	r3, [pc, #104]	; (8000d0c <GPIO_voidSetPinValue+0xb0>)
 8000ca2:	611a      	str	r2, [r3, #16]
 8000ca4:	e02d      	b.n	8000d02 <GPIO_voidSetPinValue+0xa6>
 8000ca6:	7bbb      	ldrb	r3, [r7, #14]
 8000ca8:	2201      	movs	r2, #1
 8000caa:	409a      	lsls	r2, r3
 8000cac:	4b18      	ldr	r3, [pc, #96]	; (8000d10 <GPIO_voidSetPinValue+0xb4>)
 8000cae:	611a      	str	r2, [r3, #16]
 8000cb0:	e027      	b.n	8000d02 <GPIO_voidSetPinValue+0xa6>
 8000cb2:	7bbb      	ldrb	r3, [r7, #14]
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	409a      	lsls	r2, r3
 8000cb8:	4b16      	ldr	r3, [pc, #88]	; (8000d14 <GPIO_voidSetPinValue+0xb8>)
 8000cba:	611a      	str	r2, [r3, #16]
 8000cbc:	e021      	b.n	8000d02 <GPIO_voidSetPinValue+0xa6>
 8000cbe:	79bb      	ldrb	r3, [r7, #6]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d11e      	bne.n	8000d02 <GPIO_voidSetPinValue+0xa6>
 8000cc4:	7bfb      	ldrb	r3, [r7, #15]
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	d012      	beq.n	8000cf0 <GPIO_voidSetPinValue+0x94>
 8000cca:	2b02      	cmp	r3, #2
 8000ccc:	dc18      	bgt.n	8000d00 <GPIO_voidSetPinValue+0xa4>
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d002      	beq.n	8000cd8 <GPIO_voidSetPinValue+0x7c>
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d006      	beq.n	8000ce4 <GPIO_voidSetPinValue+0x88>
 8000cd6:	e013      	b.n	8000d00 <GPIO_voidSetPinValue+0xa4>
 8000cd8:	7bbb      	ldrb	r3, [r7, #14]
 8000cda:	2201      	movs	r2, #1
 8000cdc:	409a      	lsls	r2, r3
 8000cde:	4b0b      	ldr	r3, [pc, #44]	; (8000d0c <GPIO_voidSetPinValue+0xb0>)
 8000ce0:	615a      	str	r2, [r3, #20]
 8000ce2:	e00e      	b.n	8000d02 <GPIO_voidSetPinValue+0xa6>
 8000ce4:	7bbb      	ldrb	r3, [r7, #14]
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	409a      	lsls	r2, r3
 8000cea:	4b09      	ldr	r3, [pc, #36]	; (8000d10 <GPIO_voidSetPinValue+0xb4>)
 8000cec:	615a      	str	r2, [r3, #20]
 8000cee:	e008      	b.n	8000d02 <GPIO_voidSetPinValue+0xa6>
 8000cf0:	7bbb      	ldrb	r3, [r7, #14]
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	409a      	lsls	r2, r3
 8000cf6:	4b07      	ldr	r3, [pc, #28]	; (8000d14 <GPIO_voidSetPinValue+0xb8>)
 8000cf8:	615a      	str	r2, [r3, #20]
 8000cfa:	e002      	b.n	8000d02 <GPIO_voidSetPinValue+0xa6>
 8000cfc:	bf00      	nop
 8000cfe:	e000      	b.n	8000d02 <GPIO_voidSetPinValue+0xa6>
 8000d00:	bf00      	nop
 8000d02:	bf00      	nop
 8000d04:	3714      	adds	r7, #20
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr
 8000d0c:	40010800 	.word	0x40010800
 8000d10:	40010c00 	.word	0x40010c00
 8000d14:	40011000 	.word	0x40011000

08000d18 <GPIO_voidSetPinPull>:
 8000d18:	b480      	push	{r7}
 8000d1a:	b085      	sub	sp, #20
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	4603      	mov	r3, r0
 8000d20:	460a      	mov	r2, r1
 8000d22:	71fb      	strb	r3, [r7, #7]
 8000d24:	4613      	mov	r3, r2
 8000d26:	71bb      	strb	r3, [r7, #6]
 8000d28:	79fb      	ldrb	r3, [r7, #7]
 8000d2a:	091b      	lsrs	r3, r3, #4
 8000d2c:	73fb      	strb	r3, [r7, #15]
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	f003 030f 	and.w	r3, r3, #15
 8000d34:	73bb      	strb	r3, [r7, #14]
 8000d36:	7bfb      	ldrb	r3, [r7, #15]
 8000d38:	2b02      	cmp	r3, #2
 8000d3a:	d040      	beq.n	8000dbe <GPIO_voidSetPinPull+0xa6>
 8000d3c:	2b02      	cmp	r3, #2
 8000d3e:	dc5b      	bgt.n	8000df8 <GPIO_voidSetPinPull+0xe0>
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d002      	beq.n	8000d4a <GPIO_voidSetPinPull+0x32>
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d01d      	beq.n	8000d84 <GPIO_voidSetPinPull+0x6c>
 8000d48:	e056      	b.n	8000df8 <GPIO_voidSetPinPull+0xe0>
 8000d4a:	79bb      	ldrb	r3, [r7, #6]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d10a      	bne.n	8000d66 <GPIO_voidSetPinPull+0x4e>
 8000d50:	4b2f      	ldr	r3, [pc, #188]	; (8000e10 <GPIO_voidSetPinPull+0xf8>)
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	7bba      	ldrb	r2, [r7, #14]
 8000d56:	2101      	movs	r1, #1
 8000d58:	fa01 f202 	lsl.w	r2, r1, r2
 8000d5c:	4611      	mov	r1, r2
 8000d5e:	4a2c      	ldr	r2, [pc, #176]	; (8000e10 <GPIO_voidSetPinPull+0xf8>)
 8000d60:	430b      	orrs	r3, r1
 8000d62:	60d3      	str	r3, [r2, #12]
 8000d64:	e04a      	b.n	8000dfc <GPIO_voidSetPinPull+0xe4>
 8000d66:	79bb      	ldrb	r3, [r7, #6]
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d147      	bne.n	8000dfc <GPIO_voidSetPinPull+0xe4>
 8000d6c:	4b28      	ldr	r3, [pc, #160]	; (8000e10 <GPIO_voidSetPinPull+0xf8>)
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	7bba      	ldrb	r2, [r7, #14]
 8000d72:	2101      	movs	r1, #1
 8000d74:	fa01 f202 	lsl.w	r2, r1, r2
 8000d78:	43d2      	mvns	r2, r2
 8000d7a:	4611      	mov	r1, r2
 8000d7c:	4a24      	ldr	r2, [pc, #144]	; (8000e10 <GPIO_voidSetPinPull+0xf8>)
 8000d7e:	400b      	ands	r3, r1
 8000d80:	60d3      	str	r3, [r2, #12]
 8000d82:	e03b      	b.n	8000dfc <GPIO_voidSetPinPull+0xe4>
 8000d84:	79bb      	ldrb	r3, [r7, #6]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d10a      	bne.n	8000da0 <GPIO_voidSetPinPull+0x88>
 8000d8a:	4b22      	ldr	r3, [pc, #136]	; (8000e14 <GPIO_voidSetPinPull+0xfc>)
 8000d8c:	68db      	ldr	r3, [r3, #12]
 8000d8e:	7bba      	ldrb	r2, [r7, #14]
 8000d90:	2101      	movs	r1, #1
 8000d92:	fa01 f202 	lsl.w	r2, r1, r2
 8000d96:	4611      	mov	r1, r2
 8000d98:	4a1e      	ldr	r2, [pc, #120]	; (8000e14 <GPIO_voidSetPinPull+0xfc>)
 8000d9a:	430b      	orrs	r3, r1
 8000d9c:	60d3      	str	r3, [r2, #12]
 8000d9e:	e02f      	b.n	8000e00 <GPIO_voidSetPinPull+0xe8>
 8000da0:	79bb      	ldrb	r3, [r7, #6]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d12c      	bne.n	8000e00 <GPIO_voidSetPinPull+0xe8>
 8000da6:	4b1b      	ldr	r3, [pc, #108]	; (8000e14 <GPIO_voidSetPinPull+0xfc>)
 8000da8:	68db      	ldr	r3, [r3, #12]
 8000daa:	7bba      	ldrb	r2, [r7, #14]
 8000dac:	2101      	movs	r1, #1
 8000dae:	fa01 f202 	lsl.w	r2, r1, r2
 8000db2:	43d2      	mvns	r2, r2
 8000db4:	4611      	mov	r1, r2
 8000db6:	4a17      	ldr	r2, [pc, #92]	; (8000e14 <GPIO_voidSetPinPull+0xfc>)
 8000db8:	400b      	ands	r3, r1
 8000dba:	60d3      	str	r3, [r2, #12]
 8000dbc:	e020      	b.n	8000e00 <GPIO_voidSetPinPull+0xe8>
 8000dbe:	79bb      	ldrb	r3, [r7, #6]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d10a      	bne.n	8000dda <GPIO_voidSetPinPull+0xc2>
 8000dc4:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <GPIO_voidSetPinPull+0x100>)
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	7bba      	ldrb	r2, [r7, #14]
 8000dca:	2101      	movs	r1, #1
 8000dcc:	fa01 f202 	lsl.w	r2, r1, r2
 8000dd0:	4611      	mov	r1, r2
 8000dd2:	4a11      	ldr	r2, [pc, #68]	; (8000e18 <GPIO_voidSetPinPull+0x100>)
 8000dd4:	430b      	orrs	r3, r1
 8000dd6:	60d3      	str	r3, [r2, #12]
 8000dd8:	e014      	b.n	8000e04 <GPIO_voidSetPinPull+0xec>
 8000dda:	79bb      	ldrb	r3, [r7, #6]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d111      	bne.n	8000e04 <GPIO_voidSetPinPull+0xec>
 8000de0:	4b0d      	ldr	r3, [pc, #52]	; (8000e18 <GPIO_voidSetPinPull+0x100>)
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	7bba      	ldrb	r2, [r7, #14]
 8000de6:	2101      	movs	r1, #1
 8000de8:	fa01 f202 	lsl.w	r2, r1, r2
 8000dec:	43d2      	mvns	r2, r2
 8000dee:	4611      	mov	r1, r2
 8000df0:	4a09      	ldr	r2, [pc, #36]	; (8000e18 <GPIO_voidSetPinPull+0x100>)
 8000df2:	400b      	ands	r3, r1
 8000df4:	60d3      	str	r3, [r2, #12]
 8000df6:	e005      	b.n	8000e04 <GPIO_voidSetPinPull+0xec>
 8000df8:	bf00      	nop
 8000dfa:	e004      	b.n	8000e06 <GPIO_voidSetPinPull+0xee>
 8000dfc:	bf00      	nop
 8000dfe:	e002      	b.n	8000e06 <GPIO_voidSetPinPull+0xee>
 8000e00:	bf00      	nop
 8000e02:	e000      	b.n	8000e06 <GPIO_voidSetPinPull+0xee>
 8000e04:	bf00      	nop
 8000e06:	bf00      	nop
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr
 8000e10:	40010800 	.word	0x40010800
 8000e14:	40010c00 	.word	0x40010c00
 8000e18:	40011000 	.word	0x40011000

08000e1c <NVIC_voidEnableInterrupt>:
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	2b1f      	cmp	r3, #31
 8000e2a:	d80a      	bhi.n	8000e42 <NVIC_voidEnableInterrupt+0x26>
 8000e2c:	4b0f      	ldr	r3, [pc, #60]	; (8000e6c <NVIC_voidEnableInterrupt+0x50>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	79fa      	ldrb	r2, [r7, #7]
 8000e32:	2101      	movs	r1, #1
 8000e34:	fa01 f202 	lsl.w	r2, r1, r2
 8000e38:	4611      	mov	r1, r2
 8000e3a:	4a0c      	ldr	r2, [pc, #48]	; (8000e6c <NVIC_voidEnableInterrupt+0x50>)
 8000e3c:	430b      	orrs	r3, r1
 8000e3e:	6013      	str	r3, [r2, #0]
 8000e40:	e00f      	b.n	8000e62 <NVIC_voidEnableInterrupt+0x46>
 8000e42:	79fb      	ldrb	r3, [r7, #7]
 8000e44:	2b3b      	cmp	r3, #59	; 0x3b
 8000e46:	d80c      	bhi.n	8000e62 <NVIC_voidEnableInterrupt+0x46>
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	3b20      	subs	r3, #32
 8000e4c:	71fb      	strb	r3, [r7, #7]
 8000e4e:	4b07      	ldr	r3, [pc, #28]	; (8000e6c <NVIC_voidEnableInterrupt+0x50>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	79fa      	ldrb	r2, [r7, #7]
 8000e54:	2101      	movs	r1, #1
 8000e56:	fa01 f202 	lsl.w	r2, r1, r2
 8000e5a:	4611      	mov	r1, r2
 8000e5c:	4a03      	ldr	r2, [pc, #12]	; (8000e6c <NVIC_voidEnableInterrupt+0x50>)
 8000e5e:	430b      	orrs	r3, r1
 8000e60:	6053      	str	r3, [r2, #4]
 8000e62:	bf00      	nop
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bc80      	pop	{r7}
 8000e6a:	4770      	bx	lr
 8000e6c:	e000e100 	.word	0xe000e100

08000e70 <RCC_voidInitSysClock>:
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	4b0a      	ldr	r3, [pc, #40]	; (8000ea0 <RCC_voidInitSysClock+0x30>)
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	4a09      	ldr	r2, [pc, #36]	; (8000ea0 <RCC_voidInitSysClock+0x30>)
 8000e7a:	f023 0301 	bic.w	r3, r3, #1
 8000e7e:	6053      	str	r3, [r2, #4]
 8000e80:	4b07      	ldr	r3, [pc, #28]	; (8000ea0 <RCC_voidInitSysClock+0x30>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	4a06      	ldr	r2, [pc, #24]	; (8000ea0 <RCC_voidInitSysClock+0x30>)
 8000e86:	f023 0302 	bic.w	r3, r3, #2
 8000e8a:	6053      	str	r3, [r2, #4]
 8000e8c:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <RCC_voidInitSysClock+0x30>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a03      	ldr	r2, [pc, #12]	; (8000ea0 <RCC_voidInitSysClock+0x30>)
 8000e92:	f043 0301 	orr.w	r3, r3, #1
 8000e96:	6013      	str	r3, [r2, #0]
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <RCC_voidEnableClock>:
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	460a      	mov	r2, r1
 8000eae:	71fb      	strb	r3, [r7, #7]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	71bb      	strb	r3, [r7, #6]
 8000eb4:	79bb      	ldrb	r3, [r7, #6]
 8000eb6:	2b1f      	cmp	r3, #31
 8000eb8:	d82a      	bhi.n	8000f10 <RCC_voidEnableClock+0x6c>
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d01c      	beq.n	8000efa <RCC_voidEnableClock+0x56>
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	dc25      	bgt.n	8000f10 <RCC_voidEnableClock+0x6c>
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d002      	beq.n	8000ece <RCC_voidEnableClock+0x2a>
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d00b      	beq.n	8000ee4 <RCC_voidEnableClock+0x40>
 8000ecc:	e020      	b.n	8000f10 <RCC_voidEnableClock+0x6c>
 8000ece:	4b13      	ldr	r3, [pc, #76]	; (8000f1c <RCC_voidEnableClock+0x78>)
 8000ed0:	695b      	ldr	r3, [r3, #20]
 8000ed2:	79ba      	ldrb	r2, [r7, #6]
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eda:	4611      	mov	r1, r2
 8000edc:	4a0f      	ldr	r2, [pc, #60]	; (8000f1c <RCC_voidEnableClock+0x78>)
 8000ede:	430b      	orrs	r3, r1
 8000ee0:	6153      	str	r3, [r2, #20]
 8000ee2:	e015      	b.n	8000f10 <RCC_voidEnableClock+0x6c>
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	; (8000f1c <RCC_voidEnableClock+0x78>)
 8000ee6:	69db      	ldr	r3, [r3, #28]
 8000ee8:	79ba      	ldrb	r2, [r7, #6]
 8000eea:	2101      	movs	r1, #1
 8000eec:	fa01 f202 	lsl.w	r2, r1, r2
 8000ef0:	4611      	mov	r1, r2
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	; (8000f1c <RCC_voidEnableClock+0x78>)
 8000ef4:	430b      	orrs	r3, r1
 8000ef6:	61d3      	str	r3, [r2, #28]
 8000ef8:	e00a      	b.n	8000f10 <RCC_voidEnableClock+0x6c>
 8000efa:	4b08      	ldr	r3, [pc, #32]	; (8000f1c <RCC_voidEnableClock+0x78>)
 8000efc:	699b      	ldr	r3, [r3, #24]
 8000efe:	79ba      	ldrb	r2, [r7, #6]
 8000f00:	2101      	movs	r1, #1
 8000f02:	fa01 f202 	lsl.w	r2, r1, r2
 8000f06:	4611      	mov	r1, r2
 8000f08:	4a04      	ldr	r2, [pc, #16]	; (8000f1c <RCC_voidEnableClock+0x78>)
 8000f0a:	430b      	orrs	r3, r1
 8000f0c:	6193      	str	r3, [r2, #24]
 8000f0e:	bf00      	nop
 8000f10:	bf00      	nop
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	40021000 	.word	0x40021000

08000f20 <MSPI_voidInit>:

/* Global Callback variables */
void (*CallBack_Func)();

void MSPI_voidInit( u8 Copy_u8SPINumbers)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	71fb      	strb	r3, [r7, #7]
	/* CPOL =1 / CPHA = 1 / Prescaller = Clk/2 / SPI Enable / MSB First */
	//SPI1->SPI_CR1 = 0x0347;
#if (CLOCK_PHASE == CPHA_HIGH)
	SET_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 , CPHA);
#elif (CLOCK_PHASE == CPHA_LOW)
	CLR_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 , CPHA);
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	4a31      	ldr	r2, [pc, #196]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	492f      	ldr	r1, [pc, #188]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000f38:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f3c:	f022 0201 	bic.w	r2, r2, #1
 8000f40:	601a      	str	r2, [r3, #0]
#endif

#if (CLOCK_POLARITY == IDLE_HIGH)
	SET_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 , CPOL);
#elif (CLOCK_POLARITY == IDLE_LOW)
	CLR_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 , CPOL);
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	4a2b      	ldr	r2, [pc, #172]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	79fb      	ldrb	r3, [r7, #7]
 8000f4e:	4929      	ldr	r1, [pc, #164]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000f50:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f54:	f022 0202 	bic.w	r2, r2, #2
 8000f58:	601a      	str	r2, [r3, #0]
#endif


#if (MASTER_SLAVE_SELECT == MASTER)
	SET_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 , MSTR);
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	4a25      	ldr	r2, [pc, #148]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000f5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	4923      	ldr	r1, [pc, #140]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000f68:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f6c:	f042 0204 	orr.w	r2, r2, #4
 8000f70:	601a      	str	r2, [r3, #0]

#elif (BAUD_ERATE	== FPCLK_DIV_64)
	SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 |= (1<<BR2)|(0<<BR1)|(1<<BR0);

#elif (BAUD_ERATE	== FPCLK_DIV_128)
	SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 |= (0<<BR2)|(1<<BR1)|(0<<BR0);
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	4a1f      	ldr	r2, [pc, #124]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	491d      	ldr	r1, [pc, #116]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000f80:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f84:	f042 0210 	orr.w	r2, r2, #16
 8000f88:	601a      	str	r2, [r3, #0]
	SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 |= (1<<BR2)|(1<<BR1)|(1<<BR0);

#endif

#if (DATA_ORDER	== MSB_FIRST)
	CLR_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 , LSBFIRST);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	4a19      	ldr	r2, [pc, #100]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	4917      	ldr	r1, [pc, #92]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000f98:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000fa0:	601a      	str	r2, [r3, #0]
#endif

#if (SW_SLAVE_MANAGE == SW_MANAGE_ENABLE)
	SET_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 , SSM);
#elif (SW_SLAVE_MANAGE == SW_MANAGE_DISABLE)
	CLR_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 , SSM);
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	4a13      	ldr	r2, [pc, #76]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	4911      	ldr	r1, [pc, #68]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000fb0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000fb4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000fb8:	601a      	str	r2, [r3, #0]
#endif

#if (DATA_FORMAT == _8BIT)
	CLR_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 , DFF);
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	4a0d      	ldr	r2, [pc, #52]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000fbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	490b      	ldr	r1, [pc, #44]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000fc8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000fcc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000fd0:	601a      	str	r2, [r3, #0]
	SET_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 , SSM);
#endif

//	SET_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_CR2 , 7);
	/* enable SPI , SSI*/
	SPI_NUM[Copy_u8SPINumbers]->SPI_CR1 |= (1<<SPE) ;
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	4a07      	ldr	r2, [pc, #28]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000fd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	4905      	ldr	r1, [pc, #20]	; (8000ff4 <MSPI_voidInit+0xd4>)
 8000fe0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000fe4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000fe8:	601a      	str	r2, [r3, #0]
//	STK_voidInit();

}
 8000fea:	bf00      	nop
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr
 8000ff4:	20000000 	.word	0x20000000

08000ff8 <MSPI_voidSendRecieveSynch>:

void MSPI_voidSendRecieveSynch(u8 Copy_u8SPINumbers ,u8 Copy_u8DataToTransmit ,u8 *Copy_u8DataToReceive)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	603a      	str	r2, [r7, #0]
 8001002:	71fb      	strb	r3, [r7, #7]
 8001004:	460b      	mov	r3, r1
 8001006:	71bb      	strb	r3, [r7, #6]
	/*1- Clear for slave select pin*/
	if(Copy_u8SPINumbers == 0)
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d104      	bne.n	8001018 <MSPI_voidSendRecieveSynch+0x20>
		GPIO_voidSetPinValue(MSPI_SLAVE1_PIN, LOW);
 800100e:	2100      	movs	r1, #0
 8001010:	2000      	movs	r0, #0
 8001012:	f7ff fe23 	bl	8000c5c <GPIO_voidSetPinValue>
 8001016:	e003      	b.n	8001020 <MSPI_voidSendRecieveSynch+0x28>
	else
		GPIO_voidSetPinValue(MSPI_SLAVE2_PIN, LOW);
 8001018:	2100      	movs	r1, #0
 800101a:	2001      	movs	r0, #1
 800101c:	f7ff fe1e 	bl	8000c5c <GPIO_voidSetPinValue>
//	STK_voidSetBusyWait(200);
	/*2- Put data transmit to SPI data register*/
	SPI_NUM[Copy_u8SPINumbers] -> SPI_DR =Copy_u8DataToTransmit;
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	4a1a      	ldr	r2, [pc, #104]	; (800108c <MSPI_voidSendRecieveSynch+0x94>)
 8001024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001028:	79ba      	ldrb	r2, [r7, #6]
 800102a:	60da      	str	r2, [r3, #12]

//	timeoutFlag = 0;
//	STK_voidSetIntervalSingle(timeoutTimeMicroSec, timeoutFunc);
	/*3- wait Busy flag finish*/
	while(GET_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_SR , BSY) == 1 && GET_BIT(SPI_NUM[Copy_u8SPINumbers]->SPI_SR , RXNE) == 1 );
 800102c:	bf00      	nop
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	4a16      	ldr	r2, [pc, #88]	; (800108c <MSPI_voidSendRecieveSynch+0x94>)
 8001032:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	09db      	lsrs	r3, r3, #7
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	2b01      	cmp	r3, #1
 8001040:	d108      	bne.n	8001054 <MSPI_voidSendRecieveSynch+0x5c>
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	4a11      	ldr	r2, [pc, #68]	; (800108c <MSPI_voidSendRecieveSynch+0x94>)
 8001046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	f003 0301 	and.w	r3, r3, #1
 8001050:	2b01      	cmp	r3, #1
 8001052:	d0ec      	beq.n	800102e <MSPI_voidSendRecieveSynch+0x36>
//	STK_voidStopInterval();
	/*4- return received data*/
	if(	Copy_u8DataToReceive != NULL )
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d007      	beq.n	800106a <MSPI_voidSendRecieveSynch+0x72>
	{
		*Copy_u8DataToReceive = SPI_NUM[Copy_u8SPINumbers] -> SPI_DR;
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	4a0b      	ldr	r2, [pc, #44]	; (800108c <MSPI_voidSendRecieveSynch+0x94>)
 800105e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	b2da      	uxtb	r2, r3
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	701a      	strb	r2, [r3, #0]
	}

	/*5-set for slave select pin*/	
	if(Copy_u8SPINumbers == 0)
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d104      	bne.n	800107a <MSPI_voidSendRecieveSynch+0x82>
		GPIO_voidSetPinValue(MSPI_SLAVE1_PIN, HIGH);
 8001070:	2101      	movs	r1, #1
 8001072:	2000      	movs	r0, #0
 8001074:	f7ff fdf2 	bl	8000c5c <GPIO_voidSetPinValue>
	else
		GPIO_voidSetPinValue(MSPI_SLAVE2_PIN, HIGH);

}
 8001078:	e003      	b.n	8001082 <MSPI_voidSendRecieveSynch+0x8a>
		GPIO_voidSetPinValue(MSPI_SLAVE2_PIN, HIGH);
 800107a:	2101      	movs	r1, #1
 800107c:	2001      	movs	r0, #1
 800107e:	f7ff fded 	bl	8000c5c <GPIO_voidSetPinValue>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000000 	.word	0x20000000

08001090 <SPI1_IRQHandler>:
			GPIO_voidSetPinValue(MSPI_SLAVE2_PIN, HIGH);

}

void SPI1_IRQHandler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
	CallBack_Func();
 8001094:	4b02      	ldr	r3, [pc, #8]	; (80010a0 <SPI1_IRQHandler+0x10>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4798      	blx	r3
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000078 	.word	0x20000078

080010a4 <STK_voidInit>:
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	4b03      	ldr	r3, [pc, #12]	; (80010b8 <STK_voidInit+0x14>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	bf00      	nop
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bc80      	pop	{r7}
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	e000e010 	.word	0xe000e010

080010bc <STK_voidSetBusyWait>:
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	4a10      	ldr	r2, [pc, #64]	; (8001108 <STK_voidSetBusyWait+0x4c>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6053      	str	r3, [r2, #4]
 80010ca:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <STK_voidSetBusyWait+0x4c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a0e      	ldr	r2, [pc, #56]	; (8001108 <STK_voidSetBusyWait+0x4c>)
 80010d0:	f043 0301 	orr.w	r3, r3, #1
 80010d4:	6013      	str	r3, [r2, #0]
 80010d6:	bf00      	nop
 80010d8:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <STK_voidSetBusyWait+0x4c>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d0f9      	beq.n	80010d8 <STK_voidSetBusyWait+0x1c>
 80010e4:	4b08      	ldr	r3, [pc, #32]	; (8001108 <STK_voidSetBusyWait+0x4c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a07      	ldr	r2, [pc, #28]	; (8001108 <STK_voidSetBusyWait+0x4c>)
 80010ea:	f023 0301 	bic.w	r3, r3, #1
 80010ee:	6013      	str	r3, [r2, #0]
 80010f0:	4b05      	ldr	r3, [pc, #20]	; (8001108 <STK_voidSetBusyWait+0x4c>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	4b04      	ldr	r3, [pc, #16]	; (8001108 <STK_voidSetBusyWait+0x4c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	bc80      	pop	{r7}
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	e000e010 	.word	0xe000e010

0800110c <STK_voidStopInterval>:
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
 8001110:	4b0a      	ldr	r3, [pc, #40]	; (800113c <STK_voidStopInterval+0x30>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a09      	ldr	r2, [pc, #36]	; (800113c <STK_voidStopInterval+0x30>)
 8001116:	f023 0302 	bic.w	r3, r3, #2
 800111a:	6013      	str	r3, [r2, #0]
 800111c:	4b07      	ldr	r3, [pc, #28]	; (800113c <STK_voidStopInterval+0x30>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a06      	ldr	r2, [pc, #24]	; (800113c <STK_voidStopInterval+0x30>)
 8001122:	f023 0301 	bic.w	r3, r3, #1
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	4b04      	ldr	r3, [pc, #16]	; (800113c <STK_voidStopInterval+0x30>)
 800112a:	2200      	movs	r2, #0
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	4b03      	ldr	r3, [pc, #12]	; (800113c <STK_voidStopInterval+0x30>)
 8001130:	2200      	movs	r2, #0
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	bc80      	pop	{r7}
 800113a:	4770      	bx	lr
 800113c:	e000e010 	.word	0xe000e010

08001140 <SysTick_Handler>:
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	4b0a      	ldr	r3, [pc, #40]	; (8001170 <SysTick_Handler+0x30>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d101      	bne.n	8001152 <SysTick_Handler+0x12>
 800114e:	f7ff ffdd 	bl	800110c <STK_voidStopInterval>
 8001152:	4b08      	ldr	r3, [pc, #32]	; (8001174 <SysTick_Handler+0x34>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4798      	blx	r3
 8001158:	4b07      	ldr	r3, [pc, #28]	; (8001178 <SysTick_Handler+0x38>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	0c1b      	lsrs	r3, r3, #16
 800115e:	b2db      	uxtb	r3, r3
 8001160:	f003 0301 	and.w	r3, r3, #1
 8001164:	71fb      	strb	r3, [r7, #7]
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000080 	.word	0x20000080
 8001174:	2000007c 	.word	0x2000007c
 8001178:	e000e010 	.word	0xe000e010

0800117c <USART_voidInit>:

void (*USART1_RXCallBack)(void);
void (*USART2_RXCallBack)(void);

void USART_voidInit(UART_Channel UART_Num )
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]

	//9600 BAUDE RATE
	USARTNumbers[UART_Num]->USART_BRR =  BAUDE_RATE;
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	4a1a      	ldr	r2, [pc, #104]	; (80011f4 <USART_voidInit+0x78>)
 800118a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800118e:	f240 3241 	movw	r2, #833	; 0x341
 8001192:	609a      	str	r2, [r3, #8]

#if (WORD_LENGTH == _8BIT_DATA)
	CLR_BIT(USARTNumbers[UART_Num]->USART_CR1 , M);
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	4a17      	ldr	r2, [pc, #92]	; (80011f4 <USART_voidInit+0x78>)
 8001198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800119c:	68da      	ldr	r2, [r3, #12]
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	4914      	ldr	r1, [pc, #80]	; (80011f4 <USART_voidInit+0x78>)
 80011a2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80011a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80011aa:	60da      	str	r2, [r3, #12]
	SET_BIT(USARTNumbers[UART_Num]->USART_CR1 , M);
#endif


#if (STOP_BIT == _1STOP_BIT)
	USARTNumbers[UART_Num]->USART_CR2 |= (0<<STOP1)|(0<<STOP0);
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	4a11      	ldr	r2, [pc, #68]	; (80011f4 <USART_voidInit+0x78>)
 80011b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	490f      	ldr	r1, [pc, #60]	; (80011f4 <USART_voidInit+0x78>)
 80011b8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80011bc:	6912      	ldr	r2, [r2, #16]
 80011be:	611a      	str	r2, [r3, #16]
		enable TX
		enable RX
		enable UART
	 */
	//USARTNumbers[UART_Num]->USART_BRR = 0x341;
	USARTNumbers[UART_Num]->USART_CR1 |=(1<<UE)|(1<<TE)|(1<<RE);
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	4a0c      	ldr	r2, [pc, #48]	; (80011f4 <USART_voidInit+0x78>)
 80011c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	79fa      	ldrb	r2, [r7, #7]
 80011cc:	4909      	ldr	r1, [pc, #36]	; (80011f4 <USART_voidInit+0x78>)
 80011ce:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80011d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011d6:	f043 030c 	orr.w	r3, r3, #12
 80011da:	60d3      	str	r3, [r2, #12]

	/*cleare status register*/
	USARTNumbers[UART_Num]->USART_SR= CLR_REGISTER;
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	4a05      	ldr	r2, [pc, #20]	; (80011f4 <USART_voidInit+0x78>)
 80011e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]

	//SET_BIT(USARTNumbers[USART_ONE]->USART_CR1 ,RXNEIE);
}
 80011e8:	bf00      	nop
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	2000000c 	.word	0x2000000c

080011f8 <USART_RX_InterruptEnable>:


void USART_RX_InterruptEnable(UART_Channel UART_Num )
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
	SET_BIT(USARTNumbers[UART_Num]->USART_CR1 ,RXNEIE);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	4a07      	ldr	r2, [pc, #28]	; (8001224 <USART_RX_InterruptEnable+0x2c>)
 8001206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800120a:	68da      	ldr	r2, [r3, #12]
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	4905      	ldr	r1, [pc, #20]	; (8001224 <USART_RX_InterruptEnable+0x2c>)
 8001210:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001214:	f042 0220 	orr.w	r2, r2, #32
 8001218:	60da      	str	r2, [r3, #12]
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr
 8001224:	2000000c 	.word	0x2000000c

08001228 <USART_voidTransmitCharSynch>:
		while( GET_BIT(USARTNumbers[UART_Num]->USART_SR ,TC) ==0 );
		LOC_u8Counter++;
	}
}
void USART_voidTransmitCharSynch(UART_Channel UART_Num  ,u8 Copy_u8DataArr)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	460a      	mov	r2, r1
 8001232:	71fb      	strb	r3, [r7, #7]
 8001234:	4613      	mov	r3, r2
 8001236:	71bb      	strb	r3, [r7, #6]
	USARTNumbers[UART_Num]->USART_DR = Copy_u8DataArr;
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	4a0a      	ldr	r2, [pc, #40]	; (8001264 <USART_voidTransmitCharSynch+0x3c>)
 800123c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001240:	79ba      	ldrb	r2, [r7, #6]
 8001242:	605a      	str	r2, [r3, #4]
	/*wait till transmition  complete */
	while( GET_BIT(USARTNumbers[UART_Num]->USART_SR ,TC) ==0 );
 8001244:	bf00      	nop
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	4a06      	ldr	r2, [pc, #24]	; (8001264 <USART_voidTransmitCharSynch+0x3c>)
 800124a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001254:	2b00      	cmp	r3, #0
 8001256:	d0f6      	beq.n	8001246 <USART_voidTransmitCharSynch+0x1e>
}
 8001258:	bf00      	nop
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr
 8001264:	2000000c 	.word	0x2000000c

08001268 <USART1_void_SetCallBack>:
	return (LOC_u8DataRecieve);

}

void USART1_void_SetCallBack(void(*Ptr)(void))
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
	USART1_RXCallBack = Ptr;
 8001270:	4a03      	ldr	r2, [pc, #12]	; (8001280 <USART1_void_SetCallBack+0x18>)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6013      	str	r3, [r2, #0]
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr
 8001280:	20000084 	.word	0x20000084

08001284 <USART1_IRQHandler>:

/*Interrupt Service Routines*/
void USART1_IRQHandler(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0

	if(GET_BIT(USARTNumbers[USART_ONE]->USART_SR,RXNE))
 8001288:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <USART1_IRQHandler+0x1c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0320 	and.w	r3, r3, #32
 8001292:	2b00      	cmp	r3, #0
 8001294:	d002      	beq.n	800129c <USART1_IRQHandler+0x18>
	{
		USART1_RXCallBack();
 8001296:	4b03      	ldr	r3, [pc, #12]	; (80012a4 <USART1_IRQHandler+0x20>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4798      	blx	r3
	}



}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	2000000c 	.word	0x2000000c
 80012a4:	20000084 	.word	0x20000084

080012a8 <USART2_void_SetCallBack>:
void USART2_void_SetCallBack(void(*Ptr)(void))
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	USART2_RXCallBack = Ptr;
 80012b0:	4a03      	ldr	r2, [pc, #12]	; (80012c0 <USART2_void_SetCallBack+0x18>)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6013      	str	r3, [r2, #0]
}
 80012b6:	bf00      	nop
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr
 80012c0:	20000088 	.word	0x20000088

080012c4 <USART2_IRQHandler>:

/*Interrupt Service Routines*/
void USART2_IRQHandler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0

	if(GET_BIT(USARTNumbers[USART_TWO]->USART_SR,RXNE))
 80012c8:	4b05      	ldr	r3, [pc, #20]	; (80012e0 <USART2_IRQHandler+0x1c>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 0320 	and.w	r3, r3, #32
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d002      	beq.n	80012dc <USART2_IRQHandler+0x18>
	{
		USART2_RXCallBack();
 80012d6:	4b03      	ldr	r3, [pc, #12]	; (80012e4 <USART2_IRQHandler+0x20>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4798      	blx	r3
	}



}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	2000000c 	.word	0x2000000c
 80012e4:	20000088 	.word	0x20000088

080012e8 <USART_ReceiveNoBlock>:
	return status;
}


u8 USART_ReceiveNoBlock(UART_Channel UART_Num)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	71fb      	strb	r3, [r7, #7]

	return (USARTNumbers[UART_Num]->USART_DR);
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	4a04      	ldr	r2, [pc, #16]	; (8001308 <USART_ReceiveNoBlock+0x20>)
 80012f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	b2db      	uxtb	r3, r3

}
 80012fe:	4618      	mov	r0, r3
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr
 8001308:	2000000c 	.word	0x2000000c

0800130c <CAN_TX>:
volatile u8 counter = 0;
volatile u8 UART_NUM	= USART_ONE;
volatile u8 SPI_NUM	= 0;

void CAN_TX()
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef tx_header;
	tx_header.StdId = 0x65d;
 8001312:	f240 635d 	movw	r3, #1629	; 0x65d
 8001316:	603b      	str	r3, [r7, #0]
	tx_header.IDE = CAN_ID_STD;
 8001318:	2300      	movs	r3, #0
 800131a:	60bb      	str	r3, [r7, #8]
	tx_header.RTR = CAN_RTR_DATA;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]
	tx_header.DLC = 2;
 8001320:	2302      	movs	r3, #2
 8001322:	613b      	str	r3, [r7, #16]
	//	tx_header.TransmitGlobalTime=DISABLE;

	CAN_voidAddTxMsg(&tx_header,Data_TX);
 8001324:	463b      	mov	r3, r7
 8001326:	4904      	ldr	r1, [pc, #16]	; (8001338 <CAN_TX+0x2c>)
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff f963 	bl	80005f4 <CAN_voidAddTxMsg>
}
 800132e:	bf00      	nop
 8001330:	3718      	adds	r7, #24
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	2000008c 	.word	0x2000008c

0800133c <CAN_RX>:

void CAN_RX(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b088      	sub	sp, #32
 8001340:	af00      	add	r7, sp, #0

	CAN_RxHeaderTypeDef Rx_header;
	while(CAN_voidRXPending(CAN_RX_FIFO0) == 0);
 8001342:	bf00      	nop
 8001344:	2000      	movs	r0, #0
 8001346:	f7ff fac7 	bl	80008d8 <CAN_voidRXPending>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0f9      	beq.n	8001344 <CAN_RX+0x8>
	CAN_voidGetRxMsg(CAN_RX_FIFO0,&Rx_header,Data_RX);
 8001350:	1d3b      	adds	r3, r7, #4
 8001352:	4a23      	ldr	r2, [pc, #140]	; (80013e0 <CAN_RX+0xa4>)
 8001354:	4619      	mov	r1, r3
 8001356:	2000      	movs	r0, #0
 8001358:	f7ff fa14 	bl	8000784 <CAN_voidGetRxMsg>
	//	GPIO_voidSetPinValue(PINA1, HIGH);
	LCD_Clear();
 800135c:	f7ff f88e 	bl	800047c <LCD_Clear>
	LCD_SetCursor(0, 0);
 8001360:	2100      	movs	r1, #0
 8001362:	2000      	movs	r0, #0
 8001364:	f7ff f86a 	bl	800043c <LCD_SetCursor>
	//	CAN_Data(Data);
	if(Data_RX[ID] > 3){
 8001368:	4b1d      	ldr	r3, [pc, #116]	; (80013e0 <CAN_RX+0xa4>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	2b03      	cmp	r3, #3
 800136e:	d902      	bls.n	8001376 <CAN_RX+0x3a>
		Data_RX[R_W] = 1;
 8001370:	4b1b      	ldr	r3, [pc, #108]	; (80013e0 <CAN_RX+0xa4>)
 8001372:	2201      	movs	r2, #1
 8001374:	705a      	strb	r2, [r3, #1]
	}
	LCD_WriteString(Device_CMD[Data_RX[R_W]]);
 8001376:	4b1a      	ldr	r3, [pc, #104]	; (80013e0 <CAN_RX+0xa4>)
 8001378:	785b      	ldrb	r3, [r3, #1]
 800137a:	461a      	mov	r2, r3
 800137c:	4613      	mov	r3, r2
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	4413      	add	r3, r2
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	4a17      	ldr	r2, [pc, #92]	; (80013e4 <CAN_RX+0xa8>)
 8001386:	4413      	add	r3, r2
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff f83b 	bl	8000404 <LCD_WriteString>
	LCD_WriteChar(' ');
 800138e:	2020      	movs	r0, #32
 8001390:	f7ff f82b 	bl	80003ea <LCD_WriteChar>
	LCD_WriteString(Device_IDs[Data_RX[ID]]);
 8001394:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <CAN_RX+0xa4>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	461a      	mov	r2, r3
 800139a:	4613      	mov	r3, r2
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	4413      	add	r3, r2
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	4a11      	ldr	r2, [pc, #68]	; (80013e8 <CAN_RX+0xac>)
 80013a4:	4413      	add	r3, r2
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f82c 	bl	8000404 <LCD_WriteString>
	LCD_WriteChar(' ');
 80013ac:	2020      	movs	r0, #32
 80013ae:	f7ff f81c 	bl	80003ea <LCD_WriteChar>
	if(Data_RX[R_W] == 0 && Data_RX[ID] < 2)
 80013b2:	4b0b      	ldr	r3, [pc, #44]	; (80013e0 <CAN_RX+0xa4>)
 80013b4:	785b      	ldrb	r3, [r3, #1]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d10e      	bne.n	80013d8 <CAN_RX+0x9c>
 80013ba:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <CAN_RX+0xa4>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d80a      	bhi.n	80013d8 <CAN_RX+0x9c>
		LCD_WriteString(Device_Value[Data_RX[DATA_BYTE]]);
 80013c2:	4b07      	ldr	r3, [pc, #28]	; (80013e0 <CAN_RX+0xa4>)
 80013c4:	789b      	ldrb	r3, [r3, #2]
 80013c6:	461a      	mov	r2, r3
 80013c8:	4613      	mov	r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	4413      	add	r3, r2
 80013ce:	4a07      	ldr	r2, [pc, #28]	; (80013ec <CAN_RX+0xb0>)
 80013d0:	4413      	add	r3, r2
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff f816 	bl	8000404 <LCD_WriteString>
}
 80013d8:	bf00      	nop
 80013da:	3720      	adds	r7, #32
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20000090 	.word	0x20000090
 80013e4:	20000044 	.word	0x20000044
 80013e8:	20000020 	.word	0x20000020
 80013ec:	20000050 	.word	0x20000050

080013f0 <Std_id_High>:

u16 Std_id_High(u16 local_u16Std_Id)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	80fb      	strh	r3, [r7, #6]
	return (local_u16Std_Id << 5);
 80013fa:	88fb      	ldrh	r3, [r7, #6]
 80013fc:	015b      	lsls	r3, r3, #5
 80013fe:	b29b      	uxth	r3, r3
}
 8001400:	4618      	mov	r0, r3
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	bc80      	pop	{r7}
 8001408:	4770      	bx	lr

0800140a <CAN_FilterConfig>:

void CAN_FilterConfig(void)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b08a      	sub	sp, #40	; 0x28
 800140e:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef CAN_FilterInit;
	CAN_FilterInit.FilterActivation = ENABLE;
 8001410:	2301      	movs	r3, #1
 8001412:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_FilterInit.FilterBank = 0;
 8001414:	2300      	movs	r3, #0
 8001416:	61bb      	str	r3, [r7, #24]
	CAN_FilterInit.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001418:	2300      	movs	r3, #0
 800141a:	617b      	str	r3, [r7, #20]
	CAN_FilterInit.FilterIdHigh = Std_id_High(0x65d);
 800141c:	f240 605d 	movw	r0, #1629	; 0x65d
 8001420:	f7ff ffe6 	bl	80013f0 <Std_id_High>
 8001424:	4603      	mov	r3, r0
 8001426:	607b      	str	r3, [r7, #4]
	CAN_FilterInit.FilterIdLow = 0x0000;
 8001428:	2300      	movs	r3, #0
 800142a:	60bb      	str	r3, [r7, #8]
	CAN_FilterInit.FilterMaskIdHigh = 0x0000;
 800142c:	2300      	movs	r3, #0
 800142e:	60fb      	str	r3, [r7, #12]
	CAN_FilterInit.FilterMaskIdLow = 0x0000;
 8001430:	2300      	movs	r3, #0
 8001432:	613b      	str	r3, [r7, #16]
	CAN_FilterInit.FilterMode = CAN_FILTERMODE_IDMASK;
 8001434:	2300      	movs	r3, #0
 8001436:	61fb      	str	r3, [r7, #28]
	CAN_FilterInit.FilterScale = CAN_FILTERSCALE_32BIT;
 8001438:	2301      	movs	r3, #1
 800143a:	623b      	str	r3, [r7, #32]

	CAN_voidConfigFilter(&CAN_FilterInit);
 800143c:	1d3b      	adds	r3, r7, #4
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fa66 	bl	8000910 <CAN_voidConfigFilter>
}
 8001444:	bf00      	nop
 8001446:	3728      	adds	r7, #40	; 0x28
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}

0800144c <UART_TX>:

void UART_TX(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
	counter = 0;
 8001450:	4b5b      	ldr	r3, [pc, #364]	; (80015c0 <UART_TX+0x174>)
 8001452:	2200      	movs	r2, #0
 8001454:	701a      	strb	r2, [r3, #0]

	while(counter < 5)
 8001456:	e0a2      	b.n	800159e <UART_TX+0x152>
	{
		STK_voidSetBusyWait(50);
 8001458:	2032      	movs	r0, #50	; 0x32
 800145a:	f7ff fe2f 	bl	80010bc <STK_voidSetBusyWait>

		if(counter == 0)
 800145e:	4b58      	ldr	r3, [pc, #352]	; (80015c0 <UART_TX+0x174>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2b00      	cmp	r3, #0
 8001466:	d11c      	bne.n	80014a2 <UART_TX+0x56>
		{
			LCD_SetCursor(1, counter);
 8001468:	4b55      	ldr	r3, [pc, #340]	; (80015c0 <UART_TX+0x174>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	b2db      	uxtb	r3, r3
 800146e:	4619      	mov	r1, r3
 8001470:	2001      	movs	r0, #1
 8001472:	f7fe ffe3 	bl	800043c <LCD_SetCursor>
			LCD_WriteNumber(Data_RX[ID]);
 8001476:	4b53      	ldr	r3, [pc, #332]	; (80015c4 <UART_TX+0x178>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff f808 	bl	8000490 <LCD_WriteNumber>
			USART_voidTransmitCharSynch(UART_NUM, Data_RX[ID]);
 8001480:	4b51      	ldr	r3, [pc, #324]	; (80015c8 <UART_TX+0x17c>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	b2db      	uxtb	r3, r3
 8001486:	4a4f      	ldr	r2, [pc, #316]	; (80015c4 <UART_TX+0x178>)
 8001488:	7812      	ldrb	r2, [r2, #0]
 800148a:	4611      	mov	r1, r2
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fecb 	bl	8001228 <USART_voidTransmitCharSynch>
			//			USART_voidTransmitCharSynch(USART_ONE, 'H');
			counter++;
 8001492:	4b4b      	ldr	r3, [pc, #300]	; (80015c0 <UART_TX+0x174>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	b2db      	uxtb	r3, r3
 8001498:	3301      	adds	r3, #1
 800149a:	b2da      	uxtb	r2, r3
 800149c:	4b48      	ldr	r3, [pc, #288]	; (80015c0 <UART_TX+0x174>)
 800149e:	701a      	strb	r2, [r3, #0]
 80014a0:	e07d      	b.n	800159e <UART_TX+0x152>
		}
		else if(counter == 1){
 80014a2:	4b47      	ldr	r3, [pc, #284]	; (80015c0 <UART_TX+0x174>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d11e      	bne.n	80014ea <UART_TX+0x9e>
			LCD_SetCursor(1, counter + 1);
 80014ac:	4b44      	ldr	r3, [pc, #272]	; (80015c0 <UART_TX+0x174>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	3301      	adds	r3, #1
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	4619      	mov	r1, r3
 80014b8:	2001      	movs	r0, #1
 80014ba:	f7fe ffbf 	bl	800043c <LCD_SetCursor>
			LCD_WriteNumber(Data_RX[R_W]);
 80014be:	4b41      	ldr	r3, [pc, #260]	; (80015c4 <UART_TX+0x178>)
 80014c0:	785b      	ldrb	r3, [r3, #1]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7fe ffe4 	bl	8000490 <LCD_WriteNumber>
			USART_voidTransmitCharSynch(UART_NUM, Data_RX[R_W]);
 80014c8:	4b3f      	ldr	r3, [pc, #252]	; (80015c8 <UART_TX+0x17c>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	4a3d      	ldr	r2, [pc, #244]	; (80015c4 <UART_TX+0x178>)
 80014d0:	7852      	ldrb	r2, [r2, #1]
 80014d2:	4611      	mov	r1, r2
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff fea7 	bl	8001228 <USART_voidTransmitCharSynch>
			//			USART_voidTransmitCharSynch(USART_ONE, 'A');
			counter++;
 80014da:	4b39      	ldr	r3, [pc, #228]	; (80015c0 <UART_TX+0x174>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	3301      	adds	r3, #1
 80014e2:	b2da      	uxtb	r2, r3
 80014e4:	4b36      	ldr	r3, [pc, #216]	; (80015c0 <UART_TX+0x174>)
 80014e6:	701a      	strb	r2, [r3, #0]
 80014e8:	e059      	b.n	800159e <UART_TX+0x152>
		}
		else
		{
			if(Data_RX[R_W] == 0){
 80014ea:	4b36      	ldr	r3, [pc, #216]	; (80015c4 <UART_TX+0x178>)
 80014ec:	785b      	ldrb	r3, [r3, #1]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d11b      	bne.n	800152a <UART_TX+0xde>
				USART_voidTransmitCharSynch(UART_NUM, Data_RX[DATA_BYTE]);
 80014f2:	4b35      	ldr	r3, [pc, #212]	; (80015c8 <UART_TX+0x17c>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	4a32      	ldr	r2, [pc, #200]	; (80015c4 <UART_TX+0x178>)
 80014fa:	7892      	ldrb	r2, [r2, #2]
 80014fc:	4611      	mov	r1, r2
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff fe92 	bl	8001228 <USART_voidTransmitCharSynch>
				Data_TX[R_W] = Data_RX[DATA_BYTE];
 8001504:	4b2f      	ldr	r3, [pc, #188]	; (80015c4 <UART_TX+0x178>)
 8001506:	789a      	ldrb	r2, [r3, #2]
 8001508:	4b30      	ldr	r3, [pc, #192]	; (80015cc <UART_TX+0x180>)
 800150a:	705a      	strb	r2, [r3, #1]
				LCD_SetCursor(1, counter + 2);
 800150c:	4b2c      	ldr	r3, [pc, #176]	; (80015c0 <UART_TX+0x174>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	b2db      	uxtb	r3, r3
 8001512:	3302      	adds	r3, #2
 8001514:	b2db      	uxtb	r3, r3
 8001516:	4619      	mov	r1, r3
 8001518:	2001      	movs	r0, #1
 800151a:	f7fe ff8f 	bl	800043c <LCD_SetCursor>
				LCD_WriteNumber(Data_TX[R_W]);
 800151e:	4b2b      	ldr	r3, [pc, #172]	; (80015cc <UART_TX+0x180>)
 8001520:	785b      	ldrb	r3, [r3, #1]
 8001522:	4618      	mov	r0, r3
 8001524:	f7fe ffb4 	bl	8000490 <LCD_WriteNumber>
				break;
 8001528:	e03f      	b.n	80015aa <UART_TX+0x15e>
			}
			else if(readSPI == 1){
 800152a:	4b29      	ldr	r3, [pc, #164]	; (80015d0 <UART_TX+0x184>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b01      	cmp	r3, #1
 8001532:	d134      	bne.n	800159e <UART_TX+0x152>
				readSPI = 0;
 8001534:	4b26      	ldr	r3, [pc, #152]	; (80015d0 <UART_TX+0x184>)
 8001536:	2200      	movs	r2, #0
 8001538:	701a      	strb	r2, [r3, #0]
				//				GPIO_voidSetPinValue(PINA1, HIGH);
				MSPI_voidSendRecieveSynch(SPI_NUM, 0, &state);
 800153a:	4b26      	ldr	r3, [pc, #152]	; (80015d4 <UART_TX+0x188>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	b2db      	uxtb	r3, r3
 8001540:	4a25      	ldr	r2, [pc, #148]	; (80015d8 <UART_TX+0x18c>)
 8001542:	2100      	movs	r1, #0
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff fd57 	bl	8000ff8 <MSPI_voidSendRecieveSynch>
				Data_TX[R_W] = state;
 800154a:	4b23      	ldr	r3, [pc, #140]	; (80015d8 <UART_TX+0x18c>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	b2da      	uxtb	r2, r3
 8001550:	4b1e      	ldr	r3, [pc, #120]	; (80015cc <UART_TX+0x180>)
 8001552:	705a      	strb	r2, [r3, #1]
				LCD_SetCursor(1, counter + 2);
 8001554:	4b1a      	ldr	r3, [pc, #104]	; (80015c0 <UART_TX+0x174>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	b2db      	uxtb	r3, r3
 800155a:	3302      	adds	r3, #2
 800155c:	b2db      	uxtb	r3, r3
 800155e:	4619      	mov	r1, r3
 8001560:	2001      	movs	r0, #1
 8001562:	f7fe ff6b 	bl	800043c <LCD_SetCursor>
				LCD_WriteNumber(counter);
 8001566:	4b16      	ldr	r3, [pc, #88]	; (80015c0 <UART_TX+0x174>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	b2db      	uxtb	r3, r3
 800156c:	4618      	mov	r0, r3
 800156e:	f7fe ff8f 	bl	8000490 <LCD_WriteNumber>
				counter++;
 8001572:	4b13      	ldr	r3, [pc, #76]	; (80015c0 <UART_TX+0x174>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	b2db      	uxtb	r3, r3
 8001578:	3301      	adds	r3, #1
 800157a:	b2da      	uxtb	r2, r3
 800157c:	4b10      	ldr	r3, [pc, #64]	; (80015c0 <UART_TX+0x174>)
 800157e:	701a      	strb	r2, [r3, #0]
				if(counter < 5)
 8001580:	4b0f      	ldr	r3, [pc, #60]	; (80015c0 <UART_TX+0x174>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b04      	cmp	r3, #4
 8001588:	d809      	bhi.n	800159e <UART_TX+0x152>
					USART_voidTransmitCharSynch(UART_NUM, state);
 800158a:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <UART_TX+0x17c>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	b2db      	uxtb	r3, r3
 8001590:	4a11      	ldr	r2, [pc, #68]	; (80015d8 <UART_TX+0x18c>)
 8001592:	7812      	ldrb	r2, [r2, #0]
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	4611      	mov	r1, r2
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff fe45 	bl	8001228 <USART_voidTransmitCharSynch>
	while(counter < 5)
 800159e:	4b08      	ldr	r3, [pc, #32]	; (80015c0 <UART_TX+0x174>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	2b04      	cmp	r3, #4
 80015a6:	f67f af57 	bls.w	8001458 <UART_TX+0xc>
			}
		}
	}

	readSPI = 0;
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <UART_TX+0x184>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	701a      	strb	r2, [r3, #0]
	Data_TX[ID] = Data_RX[ID];
 80015b0:	4b04      	ldr	r3, [pc, #16]	; (80015c4 <UART_TX+0x178>)
 80015b2:	781a      	ldrb	r2, [r3, #0]
 80015b4:	4b05      	ldr	r3, [pc, #20]	; (80015cc <UART_TX+0x180>)
 80015b6:	701a      	strb	r2, [r3, #0]
	CAN_TX();
 80015b8:	f7ff fea8 	bl	800130c <CAN_TX>
}
 80015bc:	bf00      	nop
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000095 	.word	0x20000095
 80015c4:	20000090 	.word	0x20000090
 80015c8:	20000096 	.word	0x20000096
 80015cc:	2000008c 	.word	0x2000008c
 80015d0:	20000094 	.word	0x20000094
 80015d4:	20000097 	.word	0x20000097
 80015d8:	20000093 	.word	0x20000093

080015dc <USART_RXCallback>:

void USART_RXCallback()
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
	u8 temp;
	readSPI = 1;
 80015e2:	4b07      	ldr	r3, [pc, #28]	; (8001600 <USART_RXCallback+0x24>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	701a      	strb	r2, [r3, #0]
	temp = USART_ReceiveNoBlock(UART_NUM);
 80015e8:	4b06      	ldr	r3, [pc, #24]	; (8001604 <USART_RXCallback+0x28>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff fe7a 	bl	80012e8 <USART_ReceiveNoBlock>
 80015f4:	4603      	mov	r3, r0
 80015f6:	71fb      	strb	r3, [r7, #7]
}
 80015f8:	bf00      	nop
 80015fa:	3708      	adds	r7, #8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000094 	.word	0x20000094
 8001604:	20000096 	.word	0x20000096

08001608 <main>:
int main()
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0

	/* RCC Init */
	RCC_voidInitSysClock();
 800160c:	f7ff fc30 	bl	8000e70 <RCC_voidInitSysClock>
	RCC_voidEnableClock(RCC_APB2, 2);		// GPIO_A
 8001610:	2102      	movs	r1, #2
 8001612:	2002      	movs	r0, #2
 8001614:	f7ff fc46 	bl	8000ea4 <RCC_voidEnableClock>
	RCC_voidEnableClock(RCC_APB2, 3);		// GPIO_B
 8001618:	2103      	movs	r1, #3
 800161a:	2002      	movs	r0, #2
 800161c:	f7ff fc42 	bl	8000ea4 <RCC_voidEnableClock>
	RCC_voidEnableClock(RCC_APB2, 12);		// SPI1
 8001620:	210c      	movs	r1, #12
 8001622:	2002      	movs	r0, #2
 8001624:	f7ff fc3e 	bl	8000ea4 <RCC_voidEnableClock>
	RCC_voidEnableClock(RCC_APB1, 14);		// SPI2
 8001628:	210e      	movs	r1, #14
 800162a:	2001      	movs	r0, #1
 800162c:	f7ff fc3a 	bl	8000ea4 <RCC_voidEnableClock>

	GPIO_voidSetPinDirection(PINA1, OUTPUT_SPEED_10MHZ_PP);
 8001630:	2101      	movs	r1, #1
 8001632:	2001      	movs	r0, #1
 8001634:	f7ff fa3c 	bl	8000ab0 <GPIO_voidSetPinDirection>
	//	/* SPI MASTER PIN Init */
	GPIO_voidSetPinDirection(PINA0, OUTPUT_SPEED_10MHZ_PP);//Slave 1 Control
 8001638:	2101      	movs	r1, #1
 800163a:	2000      	movs	r0, #0
 800163c:	f7ff fa38 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinDirection(PINA4, INPUT_PULL_UP_DOWN);
 8001640:	2108      	movs	r1, #8
 8001642:	2004      	movs	r0, #4
 8001644:	f7ff fa34 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinDirection(PINA5, OUTPUT_SPEED_10MHZ_AFPP);
 8001648:	2109      	movs	r1, #9
 800164a:	2005      	movs	r0, #5
 800164c:	f7ff fa30 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinDirection(PINA6, INPUT_FLOATING);
 8001650:	2104      	movs	r1, #4
 8001652:	2006      	movs	r0, #6
 8001654:	f7ff fa2c 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinDirection(PINA7, OUTPUT_SPEED_10MHZ_AFPP);
 8001658:	2109      	movs	r1, #9
 800165a:	2007      	movs	r0, #7
 800165c:	f7ff fa28 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinPull(PINA4, PULL_UP);
 8001660:	2100      	movs	r1, #0
 8001662:	2004      	movs	r0, #4
 8001664:	f7ff fb58 	bl	8000d18 <GPIO_voidSetPinPull>

	GPIO_voidSetPinDirection(PINA1, OUTPUT_SPEED_10MHZ_PP);//Slave 2 Control
 8001668:	2101      	movs	r1, #1
 800166a:	2001      	movs	r0, #1
 800166c:	f7ff fa20 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinDirection(PINB12, INPUT_PULL_UP_DOWN);
 8001670:	2108      	movs	r1, #8
 8001672:	201c      	movs	r0, #28
 8001674:	f7ff fa1c 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinDirection(PINB13, OUTPUT_SPEED_10MHZ_AFPP);
 8001678:	2109      	movs	r1, #9
 800167a:	201d      	movs	r0, #29
 800167c:	f7ff fa18 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinDirection(PINB14, INPUT_FLOATING);
 8001680:	2104      	movs	r1, #4
 8001682:	201e      	movs	r0, #30
 8001684:	f7ff fa14 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinDirection(PINB15, OUTPUT_SPEED_10MHZ_AFPP);
 8001688:	2109      	movs	r1, #9
 800168a:	201f      	movs	r0, #31
 800168c:	f7ff fa10 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinPull(PINB12, PULL_UP);
 8001690:	2100      	movs	r1, #0
 8001692:	201c      	movs	r0, #28
 8001694:	f7ff fb40 	bl	8000d18 <GPIO_voidSetPinPull>
	//Initialize SPI
	MSPI_voidInit(0);
 8001698:	2000      	movs	r0, #0
 800169a:	f7ff fc41 	bl	8000f20 <MSPI_voidInit>
	MSPI_voidInit(1);
 800169e:	2001      	movs	r0, #1
 80016a0:	f7ff fc3e 	bl	8000f20 <MSPI_voidInit>

	RCC_voidEnableClock(RCC_UART1_EN);			// Enable USART Clock
 80016a4:	210e      	movs	r1, #14
 80016a6:	2002      	movs	r0, #2
 80016a8:	f7ff fbfc 	bl	8000ea4 <RCC_voidEnableClock>
	/* Setting GPIO_Pins Mode/Direction */
	GPIO_voidSetPinDirection(UART1_RX_PIN);					// RX -> Input PUSH-PULL
 80016ac:	2108      	movs	r1, #8
 80016ae:	200a      	movs	r0, #10
 80016b0:	f7ff f9fe 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinPull(PINA10, PULL_DOWN);
 80016b4:	2101      	movs	r1, #1
 80016b6:	200a      	movs	r0, #10
 80016b8:	f7ff fb2e 	bl	8000d18 <GPIO_voidSetPinPull>
	GPIO_voidSetPinDirection(UART1_TX_PIN);					// TX -> Output AF PP
 80016bc:	210a      	movs	r1, #10
 80016be:	2009      	movs	r0, #9
 80016c0:	f7ff f9f6 	bl	8000ab0 <GPIO_voidSetPinDirection>

	RCC_voidEnableClock(RCC_UART2_EN);			// Enable USART Clock
 80016c4:	2111      	movs	r1, #17
 80016c6:	2001      	movs	r0, #1
 80016c8:	f7ff fbec 	bl	8000ea4 <RCC_voidEnableClock>
	/* Setting GPIO_Pins Mode/Direction */
	GPIO_voidSetPinDirection(UART2_RX_PIN);					// RX -> Input PUSH-PULL
 80016cc:	2108      	movs	r1, #8
 80016ce:	2003      	movs	r0, #3
 80016d0:	f7ff f9ee 	bl	8000ab0 <GPIO_voidSetPinDirection>
	GPIO_voidSetPinPull(PINA3, PULL_DOWN);
 80016d4:	2101      	movs	r1, #1
 80016d6:	2003      	movs	r0, #3
 80016d8:	f7ff fb1e 	bl	8000d18 <GPIO_voidSetPinPull>
	GPIO_voidSetPinDirection(UART2_TX_PIN);					// TX -> Output AF PP
 80016dc:	210a      	movs	r1, #10
 80016de:	2002      	movs	r0, #2
 80016e0:	f7ff f9e6 	bl	8000ab0 <GPIO_voidSetPinDirection>

	/* Enable Interrupt */
	NVIC_voidEnableInterrupt(USART1_IRQn);				// Enable USART1 Interrupt
 80016e4:	2025      	movs	r0, #37	; 0x25
 80016e6:	f7ff fb99 	bl	8000e1c <NVIC_voidEnableInterrupt>
	NVIC_voidEnableInterrupt(USART2_IRQn);				// Enable USART2 Interrupt
 80016ea:	2026      	movs	r0, #38	; 0x26
 80016ec:	f7ff fb96 	bl	8000e1c <NVIC_voidEnableInterrupt>

	USART1_void_SetCallBack(USART_RXCallback);
 80016f0:	4819      	ldr	r0, [pc, #100]	; (8001758 <main+0x150>)
 80016f2:	f7ff fdb9 	bl	8001268 <USART1_void_SetCallBack>
	USART_RX_InterruptEnable(USART_ONE);
 80016f6:	2000      	movs	r0, #0
 80016f8:	f7ff fd7e 	bl	80011f8 <USART_RX_InterruptEnable>
	USART_voidInit(USART_ONE);
 80016fc:	2000      	movs	r0, #0
 80016fe:	f7ff fd3d 	bl	800117c <USART_voidInit>

	USART2_void_SetCallBack(USART_RXCallback);
 8001702:	4815      	ldr	r0, [pc, #84]	; (8001758 <main+0x150>)
 8001704:	f7ff fdd0 	bl	80012a8 <USART2_void_SetCallBack>
	USART_RX_InterruptEnable(USART_TWO);
 8001708:	2001      	movs	r0, #1
 800170a:	f7ff fd75 	bl	80011f8 <USART_RX_InterruptEnable>
	USART_voidInit(USART_TWO);
 800170e:	2001      	movs	r0, #1
 8001710:	f7ff fd34 	bl	800117c <USART_voidInit>
	STK_voidInit();
 8001714:	f7ff fcc6 	bl	80010a4 <STK_voidInit>
	/* LCD Init */
	LCD_PinsInit();
 8001718:	f7fe fe4b 	bl	80003b2 <LCD_PinsInit>
	LCD_Init();
 800171c:	f7fe fe30 	bl	8000380 <LCD_Init>

	/* CAN init */
	CAN_voidInit();
 8001720:	f7fe ff06 	bl	8000530 <CAN_voidInit>

	/* CAN Filter set */
	CAN_FilterConfig();
 8001724:	f7ff fe71 	bl	800140a <CAN_FilterConfig>

	/* CAN Start */
	CAN_voidStart();
 8001728:	f7ff f816 	bl	8000758 <CAN_voidStart>
//	LCD_WriteChar('H');
	while(1)
	{
		CAN_RX();
 800172c:	f7ff fe06 	bl	800133c <CAN_RX>
		if(Data_RX[ID] < 4){
 8001730:	4b0a      	ldr	r3, [pc, #40]	; (800175c <main+0x154>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	2b03      	cmp	r3, #3
 8001736:	d806      	bhi.n	8001746 <main+0x13e>
			UART_NUM = USART_ONE;
 8001738:	4b09      	ldr	r3, [pc, #36]	; (8001760 <main+0x158>)
 800173a:	2200      	movs	r2, #0
 800173c:	701a      	strb	r2, [r3, #0]
			SPI_NUM = 0;
 800173e:	4b09      	ldr	r3, [pc, #36]	; (8001764 <main+0x15c>)
 8001740:	2200      	movs	r2, #0
 8001742:	701a      	strb	r2, [r3, #0]
 8001744:	e005      	b.n	8001752 <main+0x14a>
		}
		else{
			UART_NUM = USART_TWO;
 8001746:	4b06      	ldr	r3, [pc, #24]	; (8001760 <main+0x158>)
 8001748:	2201      	movs	r2, #1
 800174a:	701a      	strb	r2, [r3, #0]
			SPI_NUM = 1;
 800174c:	4b05      	ldr	r3, [pc, #20]	; (8001764 <main+0x15c>)
 800174e:	2201      	movs	r2, #1
 8001750:	701a      	strb	r2, [r3, #0]
		}
		UART_TX();
 8001752:	f7ff fe7b 	bl	800144c <UART_TX>
		CAN_RX();
 8001756:	e7e9      	b.n	800172c <main+0x124>
 8001758:	080015dd 	.word	0x080015dd
 800175c:	20000090 	.word	0x20000090
 8001760:	20000096 	.word	0x20000096
 8001764:	20000097 	.word	0x20000097

08001768 <Reset_Handler>:
 8001768:	480d      	ldr	r0, [pc, #52]	; (80017a0 <LoopForever+0x2>)
 800176a:	4685      	mov	sp, r0
 800176c:	f3af 8000 	nop.w
 8001770:	480c      	ldr	r0, [pc, #48]	; (80017a4 <LoopForever+0x6>)
 8001772:	490d      	ldr	r1, [pc, #52]	; (80017a8 <LoopForever+0xa>)
 8001774:	4a0d      	ldr	r2, [pc, #52]	; (80017ac <LoopForever+0xe>)
 8001776:	2300      	movs	r3, #0
 8001778:	e002      	b.n	8001780 <LoopCopyDataInit>

0800177a <CopyDataInit>:
 800177a:	58d4      	ldr	r4, [r2, r3]
 800177c:	50c4      	str	r4, [r0, r3]
 800177e:	3304      	adds	r3, #4

08001780 <LoopCopyDataInit>:
 8001780:	18c4      	adds	r4, r0, r3
 8001782:	428c      	cmp	r4, r1
 8001784:	d3f9      	bcc.n	800177a <CopyDataInit>
 8001786:	4a0a      	ldr	r2, [pc, #40]	; (80017b0 <LoopForever+0x12>)
 8001788:	4c0a      	ldr	r4, [pc, #40]	; (80017b4 <LoopForever+0x16>)
 800178a:	2300      	movs	r3, #0
 800178c:	e001      	b.n	8001792 <LoopFillZerobss>

0800178e <FillZerobss>:
 800178e:	6013      	str	r3, [r2, #0]
 8001790:	3204      	adds	r2, #4

08001792 <LoopFillZerobss>:
 8001792:	42a2      	cmp	r2, r4
 8001794:	d3fb      	bcc.n	800178e <FillZerobss>
 8001796:	f000 f811 	bl	80017bc <__libc_init_array>
 800179a:	f7ff ff35 	bl	8001608 <main>

0800179e <LoopForever>:
 800179e:	e7fe      	b.n	800179e <LoopForever>
 80017a0:	20005000 	.word	0x20005000
 80017a4:	20000000 	.word	0x20000000
 80017a8:	2000005c 	.word	0x2000005c
 80017ac:	08001824 	.word	0x08001824
 80017b0:	2000005c 	.word	0x2000005c
 80017b4:	20000098 	.word	0x20000098

080017b8 <ADC1_2_IRQHandler>:
 80017b8:	e7fe      	b.n	80017b8 <ADC1_2_IRQHandler>
	...

080017bc <__libc_init_array>:
 80017bc:	b570      	push	{r4, r5, r6, lr}
 80017be:	2600      	movs	r6, #0
 80017c0:	4d0c      	ldr	r5, [pc, #48]	; (80017f4 <__libc_init_array+0x38>)
 80017c2:	4c0d      	ldr	r4, [pc, #52]	; (80017f8 <__libc_init_array+0x3c>)
 80017c4:	1b64      	subs	r4, r4, r5
 80017c6:	10a4      	asrs	r4, r4, #2
 80017c8:	42a6      	cmp	r6, r4
 80017ca:	d109      	bne.n	80017e0 <__libc_init_array+0x24>
 80017cc:	f000 f81a 	bl	8001804 <_init>
 80017d0:	2600      	movs	r6, #0
 80017d2:	4d0a      	ldr	r5, [pc, #40]	; (80017fc <__libc_init_array+0x40>)
 80017d4:	4c0a      	ldr	r4, [pc, #40]	; (8001800 <__libc_init_array+0x44>)
 80017d6:	1b64      	subs	r4, r4, r5
 80017d8:	10a4      	asrs	r4, r4, #2
 80017da:	42a6      	cmp	r6, r4
 80017dc:	d105      	bne.n	80017ea <__libc_init_array+0x2e>
 80017de:	bd70      	pop	{r4, r5, r6, pc}
 80017e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80017e4:	4798      	blx	r3
 80017e6:	3601      	adds	r6, #1
 80017e8:	e7ee      	b.n	80017c8 <__libc_init_array+0xc>
 80017ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80017ee:	4798      	blx	r3
 80017f0:	3601      	adds	r6, #1
 80017f2:	e7f2      	b.n	80017da <__libc_init_array+0x1e>
 80017f4:	0800181c 	.word	0x0800181c
 80017f8:	0800181c 	.word	0x0800181c
 80017fc:	0800181c 	.word	0x0800181c
 8001800:	08001820 	.word	0x08001820

08001804 <_init>:
 8001804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001806:	bf00      	nop
 8001808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800180a:	bc08      	pop	{r3}
 800180c:	469e      	mov	lr, r3
 800180e:	4770      	bx	lr

08001810 <_fini>:
 8001810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001812:	bf00      	nop
 8001814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001816:	bc08      	pop	{r3}
 8001818:	469e      	mov	lr, r3
 800181a:	4770      	bx	lr
