#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Mar 22 21:39:25 2022
# Process ID: 41702
# Current directory: /home/edoardo/Code/project_reti_logiche/project_reti_logiche.runs/synth_1
# Command line: vivado -log project_reti_logiche.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl
# Log file: /home/edoardo/Code/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.vds
# Journal file: /home/edoardo/Code/project_reti_logiche/project_reti_logiche.runs/synth_1/vivado.jou
# Running On: edoardo-macmi, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 2, Host memory: 8233 MB
#-----------------------------------------------------------
source project_reti_logiche.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2797.555 ; gain = 5.961 ; free physical = 1190 ; free virtual = 10313
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41738
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2797.637 ; gain = 0.000 ; free physical = 127 ; free virtual = 8995
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:19]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd:31' bound to instance 'DP' of component 'datapath' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:68]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd:52]
INFO: [Synth 8-3491] module 'state_machine' declared at '/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/state_machine.vhd:34' bound to instance 'SM' of component 'state_machine' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd:97]
INFO: [Synth 8-638] synthesizing module 'state_machine' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/state_machine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (1#1) [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/state_machine.vhd:42]
INFO: [Synth 8-3491] module 'shift_register_8b' declared at '/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/shift_register_8b.vhd:5' bound to instance 'SR' of component 'shift_register_8b' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd:104]
INFO: [Synth 8-638] synthesizing module 'shift_register_8b' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/shift_register_8b.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'shift_register_8b' (2#1) [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/shift_register_8b.vhd:13]
INFO: [Synth 8-3491] module 'serializer_register_8b' declared at '/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/serializer_register_8b.vhd:34' bound to instance 'MSR' of component 'serializer_register_8b' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'serializer_register_8b' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/serializer_register_8b.vhd:42]
WARNING: [Synth 8-614] signal 'i_load' is read in the process but is not in the sensitivity list [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/serializer_register_8b.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'serializer_register_8b' (3#1) [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/serializer_register_8b.vhd:42]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd:119]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd:123]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd:128]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd:133]
WARNING: [Synth 8-614] signal 'outbuff_load' is read in the process but is not in the sensitivity list [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'datapath' (4#1) [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:99]
WARNING: [Synth 8-614] signal 'seq_end' is read in the process but is not in the sensitivity list [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (5#1) [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:19]
WARNING: [Synth 8-3917] design project_reti_logiche has port o_en driven by constant 1
WARNING: [Synth 8-7129] Port cbyte_load in module datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.637 ; gain = 0.000 ; free physical = 239 ; free virtual = 8903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2797.637 ; gain = 0.000 ; free physical = 1109 ; free virtual = 9774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 1109 ; free virtual = 9773
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'state_machine'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'project_reti_logiche'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s2 |                               01 |                               10
                      s3 |                               10 |                               11
                      s1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_init |                  000000000000001 |                             1100
                      s0 |                  000000000000010 |                             0000
                      s1 |                  000000000000100 |                             0001
                      s2 |                  000000000001000 |                             0010
                    s_s1 |                  000000000010000 |                             1010
                  s_done |                  000000000100000 |                             1101
                  iSTATE |                  000000001000000 |                             1111
                      s3 |                  000000010000000 |                             0011
                    s_s2 |                  000000100000000 |                             1011
                      s4 |                  000001000000000 |                             0100
                      s5 |                  000010000000000 |                             0101
                      s6 |                  000100000000000 |                             0110
                      s8 |                  001000000000000 |                             1000
                      s9 |                  010000000000000 |                             1001
                      s7 |                  100000000000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'project_reti_logiche'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 1108 ; free virtual = 9775
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  14 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 2     
	  15 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[15] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[14] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[13] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[12] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[11] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_en driven by constant 1
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_curr_state_reg[6]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 811 ; free virtual = 9485
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 810 ; free virtual = 9486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 808 ; free virtual = 9484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 838 ; free virtual = 9514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 838 ; free virtual = 9514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 838 ; free virtual = 9514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 838 ; free virtual = 9514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 838 ; free virtual = 9514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 838 ; free virtual = 9514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT2   |    10|
|4     |LUT3   |    10|
|5     |LUT4   |    15|
|6     |LUT5   |    16|
|7     |LUT6   |    18|
|8     |FDCE   |    13|
|9     |FDPE   |     1|
|10    |FDRE   |    39|
|11    |IBUF   |    11|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------------+------+
|      |Instance |Module                 |Cells |
+------+---------+-----------------------+------+
|1     |top      |                       |   162|
|2     |  DP     |datapath               |   104|
|3     |    MSR  |serializer_register_8b |    12|
|4     |    SM   |state_machine          |    16|
+------+---------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 838 ; free virtual = 9514
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2805.559 ; gain = 7.922 ; free physical = 853 ; free virtual = 9528
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2805.566 ; gain = 7.922 ; free physical = 853 ; free virtual = 9528
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.566 ; gain = 0.000 ; free physical = 929 ; free virtual = 9605
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.570 ; gain = 0.000 ; free physical = 834 ; free virtual = 9510
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8c2c3922
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2829.570 ; gain = 32.016 ; free physical = 1013 ; free virtual = 9689
INFO: [Common 17-1381] The checkpoint '/home/edoardo/Code/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 21:40:09 2022...
