;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, <-830
	ADD #270, <1
	CMP @-127, 100
	CMP @-127, 100
	SUB -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	CMP @-127, 100
	SUB @121, 106
	SUB <-30, 9
	ADD #270, <0
	SUB @-127, 100
	JMP -7, <-20
	SUB @-127, 100
	SUB -207, <-120
	CMP @125, -108
	JMZ -1, @-20
	JMP @72, #201
	JMP @72, #201
	SUB 121, 10
	ADD #10, <-110
	ADD #10, <-110
	SUB @-127, 100
	SUB @-127, 100
	CMP -207, <-120
	MOV -5, <-20
	CMP @121, 106
	CMP -207, <-120
	JMP -7, @-20
	JMP @72, #200
	MOV 12, @10
	SUB @-127, 100
	SUB @-127, 100
	SUB @122, 106
	CMP #72, @201
	CMP -207, <-120
	ADD 210, 60
	MOV -7, <-20
	SUB @127, 106
	SUB @-127, 100
	SUB @-127, 100
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <332
	JMP -207, @-120
	SPL 0, <332
