<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/spi2.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">spi2.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="spi2_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="spi2_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a0fea083013c34a23445d8f8a43859625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a0fea083013c34a23445d8f8a43859625">REG_SPI2_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024400U)</td></tr>
<tr class="memdesc:a0fea083013c34a23445d8f8a43859625"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Control Register  <a href="#a0fea083013c34a23445d8f8a43859625">More...</a><br /></td></tr>
<tr class="separator:a0fea083013c34a23445d8f8a43859625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8175874fe6e587123ba0dae065dbede0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a8175874fe6e587123ba0dae065dbede0">REG_SPI2_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024404U)</td></tr>
<tr class="memdesc:a8175874fe6e587123ba0dae065dbede0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Mode Register  <a href="#a8175874fe6e587123ba0dae065dbede0">More...</a><br /></td></tr>
<tr class="separator:a8175874fe6e587123ba0dae065dbede0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa014aea69d899c31a80582994b08154e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#aa014aea69d899c31a80582994b08154e">REG_SPI2_RDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024408U)</td></tr>
<tr class="memdesc:aa014aea69d899c31a80582994b08154e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Receive Data Register  <a href="#aa014aea69d899c31a80582994b08154e">More...</a><br /></td></tr>
<tr class="separator:aa014aea69d899c31a80582994b08154e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d232927613c5b61f3f171c0575d0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a39d232927613c5b61f3f171c0575d0e5">REG_SPI2_TDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002440CU)</td></tr>
<tr class="memdesc:a39d232927613c5b61f3f171c0575d0e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Transmit Data Register  <a href="#a39d232927613c5b61f3f171c0575d0e5">More...</a><br /></td></tr>
<tr class="separator:a39d232927613c5b61f3f171c0575d0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b451d2558952b0b96ee3fda34d34429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a4b451d2558952b0b96ee3fda34d34429">REG_SPI2_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024410U)</td></tr>
<tr class="memdesc:a4b451d2558952b0b96ee3fda34d34429"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Status Register  <a href="#a4b451d2558952b0b96ee3fda34d34429">More...</a><br /></td></tr>
<tr class="separator:a4b451d2558952b0b96ee3fda34d34429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823200208e8001d8db0ffac88e6f2134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a823200208e8001d8db0ffac88e6f2134">REG_SPI2_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024414U)</td></tr>
<tr class="memdesc:a823200208e8001d8db0ffac88e6f2134"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Interrupt Enable Register  <a href="#a823200208e8001d8db0ffac88e6f2134">More...</a><br /></td></tr>
<tr class="separator:a823200208e8001d8db0ffac88e6f2134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231636ac73bfa0f7440e1957662069c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a231636ac73bfa0f7440e1957662069c3">REG_SPI2_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024418U)</td></tr>
<tr class="memdesc:a231636ac73bfa0f7440e1957662069c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Interrupt Disable Register  <a href="#a231636ac73bfa0f7440e1957662069c3">More...</a><br /></td></tr>
<tr class="separator:a231636ac73bfa0f7440e1957662069c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b56a5b8e62dccc1f305bc35dc2e5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#aa0b56a5b8e62dccc1f305bc35dc2e5dd">REG_SPI2_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002441CU)</td></tr>
<tr class="memdesc:aa0b56a5b8e62dccc1f305bc35dc2e5dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Interrupt Mask Register  <a href="#aa0b56a5b8e62dccc1f305bc35dc2e5dd">More...</a><br /></td></tr>
<tr class="separator:aa0b56a5b8e62dccc1f305bc35dc2e5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ea1f6c0a42d3500916be7570de13d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a12ea1f6c0a42d3500916be7570de13d7">REG_SPI2_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024430U)</td></tr>
<tr class="memdesc:a12ea1f6c0a42d3500916be7570de13d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Chip Select Register  <a href="#a12ea1f6c0a42d3500916be7570de13d7">More...</a><br /></td></tr>
<tr class="separator:a12ea1f6c0a42d3500916be7570de13d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f374524d8399500a71662a4200bf10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a1f374524d8399500a71662a4200bf10a">REG_SPI2_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024448U)</td></tr>
<tr class="memdesc:a1f374524d8399500a71662a4200bf10a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Comparison Register  <a href="#a1f374524d8399500a71662a4200bf10a">More...</a><br /></td></tr>
<tr class="separator:a1f374524d8399500a71662a4200bf10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd836054e0ac2737eb4bac6770173a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#afd836054e0ac2737eb4bac6770173a4a">REG_SPI2_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400244E4U)</td></tr>
<tr class="memdesc:afd836054e0ac2737eb4bac6770173a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Write Protection Mode Register  <a href="#afd836054e0ac2737eb4bac6770173a4a">More...</a><br /></td></tr>
<tr class="separator:afd836054e0ac2737eb4bac6770173a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd91731855ac28000e91e6e243264bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#addd91731855ac28000e91e6e243264bb">REG_SPI2_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400244E8U)</td></tr>
<tr class="memdesc:addd91731855ac28000e91e6e243264bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) SPI Write Protection Status Register  <a href="#addd91731855ac28000e91e6e243264bb">More...</a><br /></td></tr>
<tr class="separator:addd91731855ac28000e91e6e243264bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a686f7001f8232cb0ae9f4a7c79e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a32a686f7001f8232cb0ae9f4a7c79e31">REG_SPI2_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024500U)</td></tr>
<tr class="memdesc:a32a686f7001f8232cb0ae9f4a7c79e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) Receive Pointer Register  <a href="#a32a686f7001f8232cb0ae9f4a7c79e31">More...</a><br /></td></tr>
<tr class="separator:a32a686f7001f8232cb0ae9f4a7c79e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab2869a4b7fade8b8dd3078a9487aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a1ab2869a4b7fade8b8dd3078a9487aab">REG_SPI2_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024504U)</td></tr>
<tr class="memdesc:a1ab2869a4b7fade8b8dd3078a9487aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) Receive Counter Register  <a href="#a1ab2869a4b7fade8b8dd3078a9487aab">More...</a><br /></td></tr>
<tr class="separator:a1ab2869a4b7fade8b8dd3078a9487aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1823cbdc9f309a6635579058c5adfbf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a1823cbdc9f309a6635579058c5adfbf5">REG_SPI2_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024508U)</td></tr>
<tr class="memdesc:a1823cbdc9f309a6635579058c5adfbf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) Transmit Pointer Register  <a href="#a1823cbdc9f309a6635579058c5adfbf5">More...</a><br /></td></tr>
<tr class="separator:a1823cbdc9f309a6635579058c5adfbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765b9f9c719690e0c5ff046f6a768a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a765b9f9c719690e0c5ff046f6a768a61">REG_SPI2_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002450CU)</td></tr>
<tr class="memdesc:a765b9f9c719690e0c5ff046f6a768a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) Transmit Counter Register  <a href="#a765b9f9c719690e0c5ff046f6a768a61">More...</a><br /></td></tr>
<tr class="separator:a765b9f9c719690e0c5ff046f6a768a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f08b707df7852ea194504f4cab21a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#ac3f08b707df7852ea194504f4cab21a4">REG_SPI2_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024510U)</td></tr>
<tr class="memdesc:ac3f08b707df7852ea194504f4cab21a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) Receive Next Pointer Register  <a href="#ac3f08b707df7852ea194504f4cab21a4">More...</a><br /></td></tr>
<tr class="separator:ac3f08b707df7852ea194504f4cab21a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911c718e539e4527ed2c5ba2d2729bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a911c718e539e4527ed2c5ba2d2729bbc">REG_SPI2_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024514U)</td></tr>
<tr class="memdesc:a911c718e539e4527ed2c5ba2d2729bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) Receive Next Counter Register  <a href="#a911c718e539e4527ed2c5ba2d2729bbc">More...</a><br /></td></tr>
<tr class="separator:a911c718e539e4527ed2c5ba2d2729bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cee84b219830e02be2b97bae0fe1f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a5cee84b219830e02be2b97bae0fe1f6a">REG_SPI2_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024518U)</td></tr>
<tr class="memdesc:a5cee84b219830e02be2b97bae0fe1f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) Transmit Next Pointer Register  <a href="#a5cee84b219830e02be2b97bae0fe1f6a">More...</a><br /></td></tr>
<tr class="separator:a5cee84b219830e02be2b97bae0fe1f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf4c81230633811d770a9afbff4a3ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#abf4c81230633811d770a9afbff4a3ac9">REG_SPI2_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002451CU)</td></tr>
<tr class="memdesc:abf4c81230633811d770a9afbff4a3ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) Transmit Next Counter Register  <a href="#abf4c81230633811d770a9afbff4a3ac9">More...</a><br /></td></tr>
<tr class="separator:abf4c81230633811d770a9afbff4a3ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6bb011e193f2629721051c49ccc61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#abc6bb011e193f2629721051c49ccc61f">REG_SPI2_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024520U)</td></tr>
<tr class="memdesc:abc6bb011e193f2629721051c49ccc61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) Transfer Control Register  <a href="#abc6bb011e193f2629721051c49ccc61f">More...</a><br /></td></tr>
<tr class="separator:abc6bb011e193f2629721051c49ccc61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3948b42218c16ee5b7ce5992fbbdcf6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi2_8h.xhtml#a3948b42218c16ee5b7ce5992fbbdcf6e">REG_SPI2_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024524U)</td></tr>
<tr class="memdesc:a3948b42218c16ee5b7ce5992fbbdcf6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI2) Transfer Status Register  <a href="#a3948b42218c16ee5b7ce5992fbbdcf6e">More...</a><br /></td></tr>
<tr class="separator:a3948b42218c16ee5b7ce5992fbbdcf6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1f374524d8399500a71662a4200bf10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f374524d8399500a71662a4200bf10a">&sect;&nbsp;</a></span>REG_SPI2_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024448U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Comparison Register </p>

</div>
</div>
<a id="a0fea083013c34a23445d8f8a43859625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fea083013c34a23445d8f8a43859625">&sect;&nbsp;</a></span>REG_SPI2_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Control Register </p>

</div>
</div>
<a id="a12ea1f6c0a42d3500916be7570de13d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12ea1f6c0a42d3500916be7570de13d7">&sect;&nbsp;</a></span>REG_SPI2_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Chip Select Register </p>

</div>
</div>
<a id="a231636ac73bfa0f7440e1957662069c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a231636ac73bfa0f7440e1957662069c3">&sect;&nbsp;</a></span>REG_SPI2_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Interrupt Disable Register </p>

</div>
</div>
<a id="a823200208e8001d8db0ffac88e6f2134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823200208e8001d8db0ffac88e6f2134">&sect;&nbsp;</a></span>REG_SPI2_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Interrupt Enable Register </p>

</div>
</div>
<a id="aa0b56a5b8e62dccc1f305bc35dc2e5dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b56a5b8e62dccc1f305bc35dc2e5dd">&sect;&nbsp;</a></span>REG_SPI2_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002441CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Interrupt Mask Register </p>

</div>
</div>
<a id="a8175874fe6e587123ba0dae065dbede0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8175874fe6e587123ba0dae065dbede0">&sect;&nbsp;</a></span>REG_SPI2_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Mode Register </p>

</div>
</div>
<a id="abc6bb011e193f2629721051c49ccc61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc6bb011e193f2629721051c49ccc61f">&sect;&nbsp;</a></span>REG_SPI2_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024520U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) Transfer Control Register </p>

</div>
</div>
<a id="a3948b42218c16ee5b7ce5992fbbdcf6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3948b42218c16ee5b7ce5992fbbdcf6e">&sect;&nbsp;</a></span>REG_SPI2_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024524U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) Transfer Status Register </p>

</div>
</div>
<a id="a1ab2869a4b7fade8b8dd3078a9487aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab2869a4b7fade8b8dd3078a9487aab">&sect;&nbsp;</a></span>REG_SPI2_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024504U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) Receive Counter Register </p>

</div>
</div>
<a id="aa014aea69d899c31a80582994b08154e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa014aea69d899c31a80582994b08154e">&sect;&nbsp;</a></span>REG_SPI2_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_RDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Receive Data Register </p>

</div>
</div>
<a id="a911c718e539e4527ed2c5ba2d2729bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a911c718e539e4527ed2c5ba2d2729bbc">&sect;&nbsp;</a></span>REG_SPI2_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024514U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) Receive Next Counter Register </p>

</div>
</div>
<a id="ac3f08b707df7852ea194504f4cab21a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3f08b707df7852ea194504f4cab21a4">&sect;&nbsp;</a></span>REG_SPI2_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024510U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) Receive Next Pointer Register </p>

</div>
</div>
<a id="a32a686f7001f8232cb0ae9f4a7c79e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a686f7001f8232cb0ae9f4a7c79e31">&sect;&nbsp;</a></span>REG_SPI2_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) Receive Pointer Register </p>

</div>
</div>
<a id="a4b451d2558952b0b96ee3fda34d34429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b451d2558952b0b96ee3fda34d34429">&sect;&nbsp;</a></span>REG_SPI2_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Status Register </p>

</div>
</div>
<a id="a765b9f9c719690e0c5ff046f6a768a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765b9f9c719690e0c5ff046f6a768a61">&sect;&nbsp;</a></span>REG_SPI2_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002450CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) Transmit Counter Register </p>

</div>
</div>
<a id="a39d232927613c5b61f3f171c0575d0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39d232927613c5b61f3f171c0575d0e5">&sect;&nbsp;</a></span>REG_SPI2_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_TDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002440CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Transmit Data Register </p>

</div>
</div>
<a id="abf4c81230633811d770a9afbff4a3ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf4c81230633811d770a9afbff4a3ac9">&sect;&nbsp;</a></span>REG_SPI2_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002451CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) Transmit Next Counter Register </p>

</div>
</div>
<a id="a5cee84b219830e02be2b97bae0fe1f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cee84b219830e02be2b97bae0fe1f6a">&sect;&nbsp;</a></span>REG_SPI2_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024518U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a1823cbdc9f309a6635579058c5adfbf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1823cbdc9f309a6635579058c5adfbf5">&sect;&nbsp;</a></span>REG_SPI2_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024508U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) Transmit Pointer Register </p>

</div>
</div>
<a id="afd836054e0ac2737eb4bac6770173a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd836054e0ac2737eb4bac6770173a4a">&sect;&nbsp;</a></span>REG_SPI2_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400244E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Write Protection Mode Register </p>

</div>
</div>
<a id="addd91731855ac28000e91e6e243264bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addd91731855ac28000e91e6e243264bb">&sect;&nbsp;</a></span>REG_SPI2_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI2_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400244E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI2) SPI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
