// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "01/31/2023 21:53:33"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Tarefa4_v.sdo");
// synopsys translate_on

wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~0 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~1 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~2 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~3 ;
wire \operatorBlock|sum|Add0~5_combout ;
wire \operatorBlock|sum|Add0~30_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~57_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~60_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~63_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~66_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~68_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~70_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~72_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~75_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~79_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~81_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~82_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~83_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~85_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~87_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~88_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~90_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~92_combout ;
wire \operatorBlock|dis|Add0~0_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~38_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~40_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~42_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~44_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~48_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~49_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~52_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~54_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~95_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~56_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~98_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~103_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~57_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~60_combout ;
wire \comandBlock|state~15_combout ;
wire \comandBlock|state.0011~regout ;
wire \comandBlock|state~17_combout ;
wire \comandBlock|state.0100~regout ;
wire \comandBlock|state~12_combout ;
wire \comandBlock|state.0101~regout ;
wire \comandBlock|state~14_combout ;
wire \comandBlock|state.0110~regout ;
wire \comandBlock|state~16_combout ;
wire \comandBlock|state.0001~regout ;
wire \comandBlock|WideOr0~0_combout ;
wire \comandBlock|H~regout ;
wire \~GND~combout ;
wire \comandBlock|state~13_combout ;
wire \comandBlock|state.0010~regout ;
wire \comandBlock|M1~0_combout ;
wire \comandBlock|M1[1]~feeder_combout ;
wire \comandBlock|LH~regout ;
wire \operatorBlock|M1|Mux12~0_combout ;
wire \comandBlock|WideOr2~combout ;
wire \operatorBlock|M2|Mux11~0_combout ;
wire \comandBlock|LX~0_combout ;
wire \comandBlock|LX~regout ;
wire \operatorBlock|M2|Mux13~0_combout ;
wire \operatorBlock|sum|Add0~1 ;
wire \operatorBlock|sum|Add0~4 ;
wire \operatorBlock|sum|Add0~6 ;
wire \operatorBlock|sum|Add0~8 ;
wire \operatorBlock|sum|Add0~9_combout ;
wire \operatorBlock|M2|Mux10~0_combout ;
wire \operatorBlock|sum|Add0~10 ;
wire \operatorBlock|sum|Add0~11_combout ;
wire \operatorBlock|M2|Mux9~0_combout ;
wire \operatorBlock|sum|Add0~12 ;
wire \operatorBlock|sum|Add0~14 ;
wire \operatorBlock|sum|Add0~15_combout ;
wire \operatorBlock|M2|Mux7~0_combout ;
wire \operatorBlock|sum|Add0~16 ;
wire \operatorBlock|sum|Add0~17_combout ;
wire \operatorBlock|sum|Add0~18 ;
wire \operatorBlock|sum|Add0~19_combout ;
wire \operatorBlock|sum|Add0~20 ;
wire \operatorBlock|sum|Add0~31 ;
wire \operatorBlock|sum|Add0~33_combout ;
wire \comandBlock|LS~2_combout ;
wire \comandBlock|LS~regout ;
wire \operatorBlock|M2|Mux3~0_combout ;
wire \operatorBlock|sum|Add0~34 ;
wire \operatorBlock|sum|Add0~36_combout ;
wire \operatorBlock|M2|Mux2~0_combout ;
wire \operatorBlock|sum|Add0~37 ;
wire \operatorBlock|sum|Add0~40 ;
wire \operatorBlock|sum|Add0~42_combout ;
wire \operatorBlock|M2|Mux0~0_combout ;
wire \operatorBlock|sum|Add0~43 ;
wire \operatorBlock|sum|Add0~45_combout ;
wire \operatorBlock|regX[0]~feeder_combout ;
wire \operatorBlock|M2|Mux15~0_combout ;
wire \operatorBlock|M2|Mux14~0_combout ;
wire \operatorBlock|M2|Mux12~0_combout ;
wire \operatorBlock|M2|Mux8~0_combout ;
wire \operatorBlock|M2|Mux6~0_combout ;
wire \operatorBlock|M2|Mux5~0_combout ;
wire \operatorBlock|M2|Mux4~0_combout ;
wire \operatorBlock|M2|Mux1~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~0 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~1 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~2 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~3 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \operatorBlock|sum|Add0~47_combout ;
wire \operatorBlock|M1|Mux0~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \operatorBlock|sum|Add0~44_combout ;
wire \operatorBlock|M1|Mux1~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \operatorBlock|sum|Add0~39_combout ;
wire \operatorBlock|sum|Add0~41_combout ;
wire \operatorBlock|M1|Mux2~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \operatorBlock|sum|Add0~38_combout ;
wire \operatorBlock|M1|Mux3~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \operatorBlock|sum|Add0~35_combout ;
wire \operatorBlock|M1|Mux4~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \operatorBlock|sum|Add0~32_combout ;
wire \operatorBlock|M1|Mux5~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \operatorBlock|sum|Add0~21_combout ;
wire \operatorBlock|M1|Mux6~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \operatorBlock|sum|Add0~22_combout ;
wire \operatorBlock|M1|Mux7~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \operatorBlock|sum|Add0~23_combout ;
wire \operatorBlock|M1|Mux8~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \operatorBlock|sum|Add0~13_combout ;
wire \operatorBlock|sum|Add0~24_combout ;
wire \operatorBlock|regS[6]~feeder_combout ;
wire \operatorBlock|M1|Mux9~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \operatorBlock|sum|Add0~25_combout ;
wire \operatorBlock|M1|Mux10~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \operatorBlock|sum|Add0~26_combout ;
wire \operatorBlock|M1|Mux11~0_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \operatorBlock|sum|Add0~28_combout ;
wire \operatorBlock|M1|Mux13~0_combout ;
wire \operatorBlock|M1|Mux13~1_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \operatorBlock|sum|Add0~3_combout ;
wire \operatorBlock|sum|Add0~29_combout ;
wire \comandBlock|M0~0_combout ;
wire \comandBlock|WideOr1~combout ;
wire \operatorBlock|M0|Mux14~1_combout ;
wire \operatorBlock|M1|Mux14~0_combout ;
wire \operatorBlock|M1|Mux14~1_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~dataout ;
wire \operatorBlock|sum|Add0~0_combout ;
wire \operatorBlock|sum|Add0~2_combout ;
wire \operatorBlock|M0|Mux14~0_combout ;
wire \operatorBlock|M1|Mux15~0_combout ;
wire \operatorBlock|M1|Mux15~1_combout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_mult1~dataout ;
wire \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \operatorBlock|sum|Add0~7_combout ;
wire \operatorBlock|sum|Add0~27_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~61_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~62_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~56_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~59_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~94_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~67_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~69_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~71_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~73_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~74_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~76_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~77_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~78_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~80_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~96_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~84_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~86_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~97_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~89_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~91_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~93_combout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \operatorBlock|dis|Add1~1 ;
wire \operatorBlock|dis|Add1~3 ;
wire \operatorBlock|dis|Add1~4_combout ;
wire \operatorBlock|dis|Add1~2_combout ;
wire \operatorBlock|dis|Add1~0_combout ;
wire \operatorBlock|dis|WideOr6~0_combout ;
wire \operatorBlock|dis|WideOr5~0_combout ;
wire \operatorBlock|dis|WideOr4~0_combout ;
wire \operatorBlock|dis|WideOr3~0_combout ;
wire \operatorBlock|dis|WideOr2~0_combout ;
wire \operatorBlock|dis|WideOr1~0_combout ;
wire \operatorBlock|dis|WideOr0~0_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~41_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~43_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~45_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~39_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~46_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~47_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~59_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~50_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~51_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~61_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~53_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~55_combout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \operatorBlock|dis|Add3~1 ;
wire \operatorBlock|dis|Add3~2_combout ;
wire \operatorBlock|dis|Add3~0_combout ;
wire \operatorBlock|dis|Add2~0_combout ;
wire \operatorBlock|dis|Add3~3 ;
wire \operatorBlock|dis|Add3~4_combout ;
wire \operatorBlock|dis|WideOr13~0_combout ;
wire \operatorBlock|dis|WideOr12~0_combout ;
wire \operatorBlock|dis|WideOr11~0_combout ;
wire \operatorBlock|dis|WideOr10~0_combout ;
wire \operatorBlock|dis|WideOr9~0_combout ;
wire \operatorBlock|dis|WideOr8~0_combout ;
wire \operatorBlock|dis|WideOr7~0_combout ;
wire \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ;
wire \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ;
wire \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ;
wire \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ;
wire \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ;
wire \operatorBlock|dis|Add5~1 ;
wire \operatorBlock|dis|Add5~2_combout ;
wire \operatorBlock|dis|Add5~0_combout ;
wire \operatorBlock|dis|Add5~3 ;
wire \operatorBlock|dis|Add5~4_combout ;
wire \operatorBlock|dis|WideOr20~0_combout ;
wire \operatorBlock|dis|WideOr19~0_combout ;
wire \operatorBlock|dis|WideOr18~0_combout ;
wire \operatorBlock|dis|WideOr17~0_combout ;
wire \operatorBlock|dis|WideOr16~0_combout ;
wire \operatorBlock|dis|WideOr15~0_combout ;
wire \operatorBlock|dis|WideOr14~0_combout ;
wire [9:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [15:0] \operatorBlock|regH ;
wire [1:0] \comandBlock|M1 ;
wire [15:0] \operatorBlock|regS ;
wire [1:0] \comandBlock|M2 ;
wire [15:0] \operatorBlock|regX ;
wire [1:0] \comandBlock|M0 ;

wire [35:0] \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~0  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~1  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~2  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~3  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~dataout  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT1  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT2  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT3  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT4  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT5  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT6  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT7  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT8  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT9  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT10  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT11  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT12  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT13  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT14  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT15  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT16  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT17  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT18  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT19  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT20  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT21  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT22  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT23  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT24  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT25  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT26  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT27  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT28  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT29  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT30  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT31  = \operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~0  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~1  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~2  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~3  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~dataout  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT1  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT2  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT3  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT4  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT5  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT6  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT7  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT8  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT9  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT10  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT11  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT12  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT13  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT14  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT15  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT16  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT17  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT18  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT19  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT20  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT21  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT22  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT23  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT24  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT25  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT26  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT27  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT28  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT29  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT30  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT31  = \operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: LCCOMB_X27_Y11_N26
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\operatorBlock|regS [9] & (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\operatorBlock|regS [9] & 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\operatorBlock|regS [9] & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\operatorBlock|regS [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99_combout )))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 
//  & ((((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99_combout )))))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & 
// (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~72_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~73_combout )))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
//  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~72_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~73_combout )))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~72_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~73_combout  
// & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~72_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~73_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~81_combout ) # 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~80_combout )))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~81_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~80_combout 
// ))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~81_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~80_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~77_combout )))) # 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~77_combout 
// )))))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~77_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~77_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~83_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102_combout )))) # 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~83_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102_combout 
// )))))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~83_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~83_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  = \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1  = CARRY(!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & 
// (((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~48_combout ) # (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~59_combout )))) # 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  & (!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~48_combout  & (!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~59_combout )))
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  = CARRY((!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~48_combout  & (!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~59_combout 
//  & !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 )))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~48_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .lut_mask = 16'hE101;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & 
// (((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58_combout ) # (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~47_combout )))) # 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & ((((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58_combout ) # (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~47_combout 
// )))))
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5  = CARRY((!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3  & 
// ((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58_combout ) # (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~47_combout ))))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~3 ),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneii_lcell_comb \operatorBlock|sum|Add0~5 (
// Equation(s):
// \operatorBlock|sum|Add0~5_combout  = ((\operatorBlock|M1|Mux13~1_combout  $ (\operatorBlock|M2|Mux13~0_combout  $ (!\operatorBlock|sum|Add0~4 )))) # (GND)
// \operatorBlock|sum|Add0~6  = CARRY((\operatorBlock|M1|Mux13~1_combout  & ((\operatorBlock|M2|Mux13~0_combout ) # (!\operatorBlock|sum|Add0~4 ))) # (!\operatorBlock|M1|Mux13~1_combout  & (\operatorBlock|M2|Mux13~0_combout  & !\operatorBlock|sum|Add0~4 )))

	.dataa(\operatorBlock|M1|Mux13~1_combout ),
	.datab(\operatorBlock|M2|Mux13~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~4 ),
	.combout(\operatorBlock|sum|Add0~5_combout ),
	.cout(\operatorBlock|sum|Add0~6 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~5 .lut_mask = 16'h698E;
defparam \operatorBlock|sum|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneii_lcell_comb \operatorBlock|sum|Add0~30 (
// Equation(s):
// \operatorBlock|sum|Add0~30_combout  = ((\operatorBlock|M2|Mux5~0_combout  $ (\operatorBlock|M1|Mux5~0_combout  $ (!\operatorBlock|sum|Add0~20 )))) # (GND)
// \operatorBlock|sum|Add0~31  = CARRY((\operatorBlock|M2|Mux5~0_combout  & ((\operatorBlock|M1|Mux5~0_combout ) # (!\operatorBlock|sum|Add0~20 ))) # (!\operatorBlock|M2|Mux5~0_combout  & (\operatorBlock|M1|Mux5~0_combout  & !\operatorBlock|sum|Add0~20 )))

	.dataa(\operatorBlock|M2|Mux5~0_combout ),
	.datab(\operatorBlock|M1|Mux5~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~20 ),
	.combout(\operatorBlock|sum|Add0~30_combout ),
	.cout(\operatorBlock|sum|Add0~31 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~30 .lut_mask = 16'h698E;
defparam \operatorBlock|sum|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~57 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~57_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~57 .lut_mask = 16'h00CC;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~58 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~58_combout  = (\operatorBlock|regS [8] & \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\operatorBlock|regS [8]),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~58 .lut_mask = 16'hCC00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~60 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~60_combout  = (\operatorBlock|regS [7] & \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\operatorBlock|regS [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~60_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~60 .lut_mask = 16'hAA00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~63 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~63_combout  = (\operatorBlock|regS [6] & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|regS [6]),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~63 .lut_mask = 16'h00F0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'h0C0C;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~66 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~66_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \operatorBlock|regS [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\operatorBlock|regS [6]),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~66_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~66 .lut_mask = 16'hF000;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~68 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~68_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \operatorBlock|regS [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\operatorBlock|regS [5]),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~68_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~68 .lut_mask = 16'hF000;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~70 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~70_combout  = (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~70 .lut_mask = 16'h0F00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~72 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~72_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \operatorBlock|regS [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\operatorBlock|regS [5]),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~72_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~72 .lut_mask = 16'hF000;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~75 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~75_combout  = (\operatorBlock|regS [4] & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|regS [4]),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~75_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~75 .lut_mask = 16'h0C0C;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~79 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~79_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~79 .lut_mask = 16'h00CC;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~81 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~81_combout  = (\operatorBlock|regS [3] & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\operatorBlock|regS [3]),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~81_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~81 .lut_mask = 16'h0A0A;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~82 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~82_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~82_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~82 .lut_mask = 16'h0A0A;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~83 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~83_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~83_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~83 .lut_mask = 16'h00CC;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~85 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~85_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~85_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~85 .lut_mask = 16'h00F0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~87 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~87_combout  = (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \operatorBlock|regS [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\operatorBlock|regS [2]),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~87_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~87 .lut_mask = 16'h0F00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~88 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~88_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~88_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~88 .lut_mask = 16'h00CC;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~90 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~90_combout  = (\operatorBlock|regS [2] & \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|regS [2]),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~90 .lut_mask = 16'hCC00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~92 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~92_combout  = (\operatorBlock|regS [1] & \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|regS [1]),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~92_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~92 .lut_mask = 16'hF000;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N20
cycloneii_lcell_comb \operatorBlock|dis|Add0~0 (
// Equation(s):
// \operatorBlock|dis|Add0~0_combout  = \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  $ (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Add0~0 .lut_mask = 16'h0FF0;
defparam \operatorBlock|dis|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~38 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~38_combout  = (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~38_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~38 .lut_mask = 16'h3030;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~40 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~40_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~40_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~40 .lut_mask = 16'h00AA;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~42 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~42_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~42_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~42 .lut_mask = 16'h00F0;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~44 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~44_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~44_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~44 .lut_mask = 16'h0C0C;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~48 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~48_combout  = (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~48_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~48 .lut_mask = 16'h3300;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~49 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~49_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~49_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~49 .lut_mask = 16'h00CC;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~52 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~52_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout  & 
// !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~52_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~52 .lut_mask = 16'h00F0;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~54 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~54_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~54_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~54 .lut_mask = 16'h00CC;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N29
cycloneii_lcell_ff \operatorBlock|regH[6] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [6]));

// Location: LCFF_X29_Y10_N31
cycloneii_lcell_ff \operatorBlock|regH[4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [4]));

// Location: LCCOMB_X25_Y11_N28
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~95 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~95_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100_combout ) # ((!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~95_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~95 .lut_mask = 16'h8C88;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~56 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~56_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58_combout ) # ((!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ))))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~56_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~56 .lut_mask = 16'hB0A0;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~98 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~98_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\operatorBlock|regS [8]))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\operatorBlock|regS [8]),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~98_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~98 .lut_mask = 16'hC0A0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\operatorBlock|regS [6])) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\operatorBlock|regS [6]),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100 .lut_mask = 16'h8A80;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~103 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~103_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\operatorBlock|regS [3]))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\operatorBlock|regS [3]),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~103_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~103 .lut_mask = 16'hCA00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~57 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~57_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )) # 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout )))))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~57_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~57 .lut_mask = 16'h7020;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & ((!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))) # 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ))))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58 .lut_mask = 16'h08A8;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~60 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~60_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~60_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~60 .lut_mask = 16'h00F0;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N16
cycloneii_lcell_comb \comandBlock|state~15 (
// Equation(s):
// \comandBlock|state~15_combout  = (\comandBlock|state.0010~regout  & !\KEY~combout [2])

	.dataa(\comandBlock|state.0010~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\comandBlock|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|state~15 .lut_mask = 16'h00AA;
defparam \comandBlock|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N17
cycloneii_lcell_ff \comandBlock|state.0011 (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|state~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|state.0011~regout ));

// Location: LCCOMB_X49_Y10_N28
cycloneii_lcell_comb \comandBlock|state~17 (
// Equation(s):
// \comandBlock|state~17_combout  = (\comandBlock|state.0011~regout  & !\KEY~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comandBlock|state.0011~regout ),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\comandBlock|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|state~17 .lut_mask = 16'h00F0;
defparam \comandBlock|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N29
cycloneii_lcell_ff \comandBlock|state.0100 (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|state~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|state.0100~regout ));

// Location: LCCOMB_X49_Y10_N2
cycloneii_lcell_comb \comandBlock|state~12 (
// Equation(s):
// \comandBlock|state~12_combout  = (\comandBlock|state.0100~regout  & !\KEY~combout [2])

	.dataa(vcc),
	.datab(\comandBlock|state.0100~regout ),
	.datac(vcc),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\comandBlock|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|state~12 .lut_mask = 16'h00CC;
defparam \comandBlock|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N3
cycloneii_lcell_ff \comandBlock|state.0101 (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|state.0101~regout ));

// Location: LCCOMB_X49_Y10_N22
cycloneii_lcell_comb \comandBlock|state~14 (
// Equation(s):
// \comandBlock|state~14_combout  = (\comandBlock|state.0101~regout  & !\KEY~combout [2])

	.dataa(vcc),
	.datab(\comandBlock|state.0101~regout ),
	.datac(vcc),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\comandBlock|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|state~14 .lut_mask = 16'h00CC;
defparam \comandBlock|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N23
cycloneii_lcell_ff \comandBlock|state.0110 (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|state~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|state.0110~regout ));

// Location: LCCOMB_X49_Y10_N26
cycloneii_lcell_comb \comandBlock|state~16 (
// Equation(s):
// \comandBlock|state~16_combout  = (!\comandBlock|state.0110~regout  & !\KEY~combout [2])

	.dataa(vcc),
	.datab(\comandBlock|state.0110~regout ),
	.datac(vcc),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\comandBlock|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|state~16 .lut_mask = 16'h0033;
defparam \comandBlock|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N27
cycloneii_lcell_ff \comandBlock|state.0001 (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|state~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|state.0001~regout ));

// Location: LCCOMB_X30_Y10_N24
cycloneii_lcell_comb \comandBlock|WideOr0~0 (
// Equation(s):
// \comandBlock|WideOr0~0_combout  = (!\comandBlock|state.0110~regout  & (\comandBlock|state.0001~regout  & !\comandBlock|state.0101~regout ))

	.dataa(\comandBlock|state.0110~regout ),
	.datab(vcc),
	.datac(\comandBlock|state.0001~regout ),
	.datad(\comandBlock|state.0101~regout ),
	.cin(gnd),
	.combout(\comandBlock|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|WideOr0~0 .lut_mask = 16'h0050;
defparam \comandBlock|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N25
cycloneii_lcell_ff \comandBlock|H (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|WideOr0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|H~regout ));

// Location: LCCOMB_X27_Y10_N4
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N12
cycloneii_lcell_comb \comandBlock|state~13 (
// Equation(s):
// \comandBlock|state~13_combout  = (!\comandBlock|state.0001~regout  & !\KEY~combout [2])

	.dataa(vcc),
	.datab(\comandBlock|state.0001~regout ),
	.datac(vcc),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\comandBlock|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|state~13 .lut_mask = 16'h0033;
defparam \comandBlock|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N13
cycloneii_lcell_ff \comandBlock|state.0010 (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|state~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|state.0010~regout ));

// Location: LCCOMB_X30_Y10_N6
cycloneii_lcell_comb \comandBlock|M1~0 (
// Equation(s):
// \comandBlock|M1~0_combout  = (\comandBlock|state.0010~regout ) # (\comandBlock|state.0101~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\comandBlock|state.0010~regout ),
	.datad(\comandBlock|state.0101~regout ),
	.cin(gnd),
	.combout(\comandBlock|M1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|M1~0 .lut_mask = 16'hFFF0;
defparam \comandBlock|M1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N7
cycloneii_lcell_ff \comandBlock|M1[0] (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|M1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|M1 [0]));

// Location: LCCOMB_X30_Y10_N4
cycloneii_lcell_comb \comandBlock|M1[1]~feeder (
// Equation(s):
// \comandBlock|M1[1]~feeder_combout  = \comandBlock|state.0101~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comandBlock|state.0101~regout ),
	.cin(gnd),
	.combout(\comandBlock|M1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|M1[1]~feeder .lut_mask = 16'hFF00;
defparam \comandBlock|M1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N5
cycloneii_lcell_ff \comandBlock|M1[1] (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|M1[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|M1 [1]));

// Location: LCFF_X30_Y10_N9
cycloneii_lcell_ff \comandBlock|LH (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\comandBlock|state.0011~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~combout [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|LH~regout ));

// Location: LCFF_X31_Y10_N15
cycloneii_lcell_ff \operatorBlock|regH[3] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [3]));

// Location: LCCOMB_X31_Y10_N16
cycloneii_lcell_comb \operatorBlock|M1|Mux12~0 (
// Equation(s):
// \operatorBlock|M1|Mux12~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & ((\operatorBlock|regH [3]))) # (!\comandBlock|M1 [0] & (\operatorBlock|regS [3]))))

	.dataa(\operatorBlock|regS [3]),
	.datab(\comandBlock|M1 [1]),
	.datac(\comandBlock|M1 [0]),
	.datad(\operatorBlock|regH [3]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux12~0 .lut_mask = 16'hC808;
defparam \operatorBlock|M1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneii_lcell_comb \comandBlock|WideOr2 (
// Equation(s):
// \comandBlock|WideOr2~combout  = (!\comandBlock|state.0010~regout  & (\comandBlock|state.0001~regout  & !\comandBlock|state.0100~regout ))

	.dataa(vcc),
	.datab(\comandBlock|state.0010~regout ),
	.datac(\comandBlock|state.0001~regout ),
	.datad(\comandBlock|state.0100~regout ),
	.cin(gnd),
	.combout(\comandBlock|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|WideOr2 .lut_mask = 16'h0030;
defparam \comandBlock|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N3
cycloneii_lcell_ff \comandBlock|M2[1] (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|WideOr2~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|M2 [1]));

// Location: LCCOMB_X29_Y10_N8
cycloneii_lcell_comb \operatorBlock|M2|Mux11~0 (
// Equation(s):
// \operatorBlock|M2|Mux11~0_combout  = (\operatorBlock|regS [4] & \comandBlock|M2 [1])

	.dataa(vcc),
	.datab(\operatorBlock|regS [4]),
	.datac(vcc),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux11~0 .lut_mask = 16'hCC00;
defparam \operatorBlock|M2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N0
cycloneii_lcell_comb \comandBlock|LX~0 (
// Equation(s):
// \comandBlock|LX~0_combout  = !\comandBlock|state.0001~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comandBlock|state.0001~regout ),
	.cin(gnd),
	.combout(\comandBlock|LX~0_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|LX~0 .lut_mask = 16'h00FF;
defparam \comandBlock|LX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N1
cycloneii_lcell_ff \comandBlock|LX (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|LX~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|LX~regout ));

// Location: LCFF_X30_Y10_N29
cycloneii_lcell_ff \operatorBlock|regX[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LX~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regX [2]));

// Location: LCCOMB_X29_Y10_N6
cycloneii_lcell_comb \operatorBlock|M2|Mux13~0 (
// Equation(s):
// \operatorBlock|M2|Mux13~0_combout  = (\comandBlock|M2 [1] & (\operatorBlock|regS [2])) # (!\comandBlock|M2 [1] & ((\operatorBlock|regX [2])))

	.dataa(\comandBlock|M2 [1]),
	.datab(\operatorBlock|regS [2]),
	.datac(vcc),
	.datad(\operatorBlock|regX [2]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux13~0 .lut_mask = 16'hDD88;
defparam \operatorBlock|M2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneii_lcell_comb \operatorBlock|sum|Add0~0 (
// Equation(s):
// \operatorBlock|sum|Add0~0_combout  = (\operatorBlock|M2|Mux15~0_combout  & (\operatorBlock|M1|Mux15~1_combout  $ (VCC))) # (!\operatorBlock|M2|Mux15~0_combout  & (\operatorBlock|M1|Mux15~1_combout  & VCC))
// \operatorBlock|sum|Add0~1  = CARRY((\operatorBlock|M2|Mux15~0_combout  & \operatorBlock|M1|Mux15~1_combout ))

	.dataa(\operatorBlock|M2|Mux15~0_combout ),
	.datab(\operatorBlock|M1|Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~0_combout ),
	.cout(\operatorBlock|sum|Add0~1 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~0 .lut_mask = 16'h6688;
defparam \operatorBlock|sum|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneii_lcell_comb \operatorBlock|sum|Add0~3 (
// Equation(s):
// \operatorBlock|sum|Add0~3_combout  = (\operatorBlock|M2|Mux14~0_combout  & ((\operatorBlock|M1|Mux14~1_combout  & (\operatorBlock|sum|Add0~1  & VCC)) # (!\operatorBlock|M1|Mux14~1_combout  & (!\operatorBlock|sum|Add0~1 )))) # 
// (!\operatorBlock|M2|Mux14~0_combout  & ((\operatorBlock|M1|Mux14~1_combout  & (!\operatorBlock|sum|Add0~1 )) # (!\operatorBlock|M1|Mux14~1_combout  & ((\operatorBlock|sum|Add0~1 ) # (GND)))))
// \operatorBlock|sum|Add0~4  = CARRY((\operatorBlock|M2|Mux14~0_combout  & (!\operatorBlock|M1|Mux14~1_combout  & !\operatorBlock|sum|Add0~1 )) # (!\operatorBlock|M2|Mux14~0_combout  & ((!\operatorBlock|sum|Add0~1 ) # (!\operatorBlock|M1|Mux14~1_combout 
// ))))

	.dataa(\operatorBlock|M2|Mux14~0_combout ),
	.datab(\operatorBlock|M1|Mux14~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~1 ),
	.combout(\operatorBlock|sum|Add0~3_combout ),
	.cout(\operatorBlock|sum|Add0~4 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~3 .lut_mask = 16'h9617;
defparam \operatorBlock|sum|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneii_lcell_comb \operatorBlock|sum|Add0~7 (
// Equation(s):
// \operatorBlock|sum|Add0~7_combout  = (\operatorBlock|M2|Mux12~0_combout  & ((\operatorBlock|M1|Mux12~0_combout  & (\operatorBlock|sum|Add0~6  & VCC)) # (!\operatorBlock|M1|Mux12~0_combout  & (!\operatorBlock|sum|Add0~6 )))) # 
// (!\operatorBlock|M2|Mux12~0_combout  & ((\operatorBlock|M1|Mux12~0_combout  & (!\operatorBlock|sum|Add0~6 )) # (!\operatorBlock|M1|Mux12~0_combout  & ((\operatorBlock|sum|Add0~6 ) # (GND)))))
// \operatorBlock|sum|Add0~8  = CARRY((\operatorBlock|M2|Mux12~0_combout  & (!\operatorBlock|M1|Mux12~0_combout  & !\operatorBlock|sum|Add0~6 )) # (!\operatorBlock|M2|Mux12~0_combout  & ((!\operatorBlock|sum|Add0~6 ) # (!\operatorBlock|M1|Mux12~0_combout 
// ))))

	.dataa(\operatorBlock|M2|Mux12~0_combout ),
	.datab(\operatorBlock|M1|Mux12~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~6 ),
	.combout(\operatorBlock|sum|Add0~7_combout ),
	.cout(\operatorBlock|sum|Add0~8 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~7 .lut_mask = 16'h9617;
defparam \operatorBlock|sum|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneii_lcell_comb \operatorBlock|sum|Add0~9 (
// Equation(s):
// \operatorBlock|sum|Add0~9_combout  = ((\operatorBlock|M1|Mux11~0_combout  $ (\operatorBlock|M2|Mux11~0_combout  $ (!\operatorBlock|sum|Add0~8 )))) # (GND)
// \operatorBlock|sum|Add0~10  = CARRY((\operatorBlock|M1|Mux11~0_combout  & ((\operatorBlock|M2|Mux11~0_combout ) # (!\operatorBlock|sum|Add0~8 ))) # (!\operatorBlock|M1|Mux11~0_combout  & (\operatorBlock|M2|Mux11~0_combout  & !\operatorBlock|sum|Add0~8 )))

	.dataa(\operatorBlock|M1|Mux11~0_combout ),
	.datab(\operatorBlock|M2|Mux11~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~8 ),
	.combout(\operatorBlock|sum|Add0~9_combout ),
	.cout(\operatorBlock|sum|Add0~10 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~9 .lut_mask = 16'h698E;
defparam \operatorBlock|sum|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneii_lcell_comb \operatorBlock|M2|Mux10~0 (
// Equation(s):
// \operatorBlock|M2|Mux10~0_combout  = (\operatorBlock|regS [5] & \comandBlock|M2 [1])

	.dataa(\operatorBlock|regS [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux10~0 .lut_mask = 16'hAA00;
defparam \operatorBlock|M2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneii_lcell_comb \operatorBlock|sum|Add0~11 (
// Equation(s):
// \operatorBlock|sum|Add0~11_combout  = (\operatorBlock|M1|Mux10~0_combout  & ((\operatorBlock|M2|Mux10~0_combout  & (\operatorBlock|sum|Add0~10  & VCC)) # (!\operatorBlock|M2|Mux10~0_combout  & (!\operatorBlock|sum|Add0~10 )))) # 
// (!\operatorBlock|M1|Mux10~0_combout  & ((\operatorBlock|M2|Mux10~0_combout  & (!\operatorBlock|sum|Add0~10 )) # (!\operatorBlock|M2|Mux10~0_combout  & ((\operatorBlock|sum|Add0~10 ) # (GND)))))
// \operatorBlock|sum|Add0~12  = CARRY((\operatorBlock|M1|Mux10~0_combout  & (!\operatorBlock|M2|Mux10~0_combout  & !\operatorBlock|sum|Add0~10 )) # (!\operatorBlock|M1|Mux10~0_combout  & ((!\operatorBlock|sum|Add0~10 ) # (!\operatorBlock|M2|Mux10~0_combout 
// ))))

	.dataa(\operatorBlock|M1|Mux10~0_combout ),
	.datab(\operatorBlock|M2|Mux10~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~10 ),
	.combout(\operatorBlock|sum|Add0~11_combout ),
	.cout(\operatorBlock|sum|Add0~12 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~11 .lut_mask = 16'h9617;
defparam \operatorBlock|sum|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneii_lcell_comb \operatorBlock|M2|Mux9~0 (
// Equation(s):
// \operatorBlock|M2|Mux9~0_combout  = (\operatorBlock|regS [6] & \comandBlock|M2 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|regS [6]),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux9~0 .lut_mask = 16'hF000;
defparam \operatorBlock|M2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneii_lcell_comb \operatorBlock|sum|Add0~13 (
// Equation(s):
// \operatorBlock|sum|Add0~13_combout  = ((\operatorBlock|M1|Mux9~0_combout  $ (\operatorBlock|M2|Mux9~0_combout  $ (!\operatorBlock|sum|Add0~12 )))) # (GND)
// \operatorBlock|sum|Add0~14  = CARRY((\operatorBlock|M1|Mux9~0_combout  & ((\operatorBlock|M2|Mux9~0_combout ) # (!\operatorBlock|sum|Add0~12 ))) # (!\operatorBlock|M1|Mux9~0_combout  & (\operatorBlock|M2|Mux9~0_combout  & !\operatorBlock|sum|Add0~12 )))

	.dataa(\operatorBlock|M1|Mux9~0_combout ),
	.datab(\operatorBlock|M2|Mux9~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~12 ),
	.combout(\operatorBlock|sum|Add0~13_combout ),
	.cout(\operatorBlock|sum|Add0~14 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~13 .lut_mask = 16'h698E;
defparam \operatorBlock|sum|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneii_lcell_comb \operatorBlock|sum|Add0~15 (
// Equation(s):
// \operatorBlock|sum|Add0~15_combout  = (\operatorBlock|M2|Mux8~0_combout  & ((\operatorBlock|M1|Mux8~0_combout  & (\operatorBlock|sum|Add0~14  & VCC)) # (!\operatorBlock|M1|Mux8~0_combout  & (!\operatorBlock|sum|Add0~14 )))) # 
// (!\operatorBlock|M2|Mux8~0_combout  & ((\operatorBlock|M1|Mux8~0_combout  & (!\operatorBlock|sum|Add0~14 )) # (!\operatorBlock|M1|Mux8~0_combout  & ((\operatorBlock|sum|Add0~14 ) # (GND)))))
// \operatorBlock|sum|Add0~16  = CARRY((\operatorBlock|M2|Mux8~0_combout  & (!\operatorBlock|M1|Mux8~0_combout  & !\operatorBlock|sum|Add0~14 )) # (!\operatorBlock|M2|Mux8~0_combout  & ((!\operatorBlock|sum|Add0~14 ) # (!\operatorBlock|M1|Mux8~0_combout ))))

	.dataa(\operatorBlock|M2|Mux8~0_combout ),
	.datab(\operatorBlock|M1|Mux8~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~14 ),
	.combout(\operatorBlock|sum|Add0~15_combout ),
	.cout(\operatorBlock|sum|Add0~16 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~15 .lut_mask = 16'h9617;
defparam \operatorBlock|sum|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneii_lcell_comb \operatorBlock|M2|Mux7~0 (
// Equation(s):
// \operatorBlock|M2|Mux7~0_combout  = (\operatorBlock|regS [8] & \comandBlock|M2 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|regS [8]),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux7~0 .lut_mask = 16'hF000;
defparam \operatorBlock|M2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneii_lcell_comb \operatorBlock|sum|Add0~17 (
// Equation(s):
// \operatorBlock|sum|Add0~17_combout  = ((\operatorBlock|M1|Mux7~0_combout  $ (\operatorBlock|M2|Mux7~0_combout  $ (!\operatorBlock|sum|Add0~16 )))) # (GND)
// \operatorBlock|sum|Add0~18  = CARRY((\operatorBlock|M1|Mux7~0_combout  & ((\operatorBlock|M2|Mux7~0_combout ) # (!\operatorBlock|sum|Add0~16 ))) # (!\operatorBlock|M1|Mux7~0_combout  & (\operatorBlock|M2|Mux7~0_combout  & !\operatorBlock|sum|Add0~16 )))

	.dataa(\operatorBlock|M1|Mux7~0_combout ),
	.datab(\operatorBlock|M2|Mux7~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~16 ),
	.combout(\operatorBlock|sum|Add0~17_combout ),
	.cout(\operatorBlock|sum|Add0~18 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~17 .lut_mask = 16'h698E;
defparam \operatorBlock|sum|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneii_lcell_comb \operatorBlock|sum|Add0~19 (
// Equation(s):
// \operatorBlock|sum|Add0~19_combout  = (\operatorBlock|M2|Mux6~0_combout  & ((\operatorBlock|M1|Mux6~0_combout  & (\operatorBlock|sum|Add0~18  & VCC)) # (!\operatorBlock|M1|Mux6~0_combout  & (!\operatorBlock|sum|Add0~18 )))) # 
// (!\operatorBlock|M2|Mux6~0_combout  & ((\operatorBlock|M1|Mux6~0_combout  & (!\operatorBlock|sum|Add0~18 )) # (!\operatorBlock|M1|Mux6~0_combout  & ((\operatorBlock|sum|Add0~18 ) # (GND)))))
// \operatorBlock|sum|Add0~20  = CARRY((\operatorBlock|M2|Mux6~0_combout  & (!\operatorBlock|M1|Mux6~0_combout  & !\operatorBlock|sum|Add0~18 )) # (!\operatorBlock|M2|Mux6~0_combout  & ((!\operatorBlock|sum|Add0~18 ) # (!\operatorBlock|M1|Mux6~0_combout ))))

	.dataa(\operatorBlock|M2|Mux6~0_combout ),
	.datab(\operatorBlock|M1|Mux6~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~18 ),
	.combout(\operatorBlock|sum|Add0~19_combout ),
	.cout(\operatorBlock|sum|Add0~20 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~19 .lut_mask = 16'h9617;
defparam \operatorBlock|sum|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneii_lcell_comb \operatorBlock|sum|Add0~33 (
// Equation(s):
// \operatorBlock|sum|Add0~33_combout  = (\operatorBlock|M2|Mux4~0_combout  & ((\operatorBlock|M1|Mux4~0_combout  & (\operatorBlock|sum|Add0~31  & VCC)) # (!\operatorBlock|M1|Mux4~0_combout  & (!\operatorBlock|sum|Add0~31 )))) # 
// (!\operatorBlock|M2|Mux4~0_combout  & ((\operatorBlock|M1|Mux4~0_combout  & (!\operatorBlock|sum|Add0~31 )) # (!\operatorBlock|M1|Mux4~0_combout  & ((\operatorBlock|sum|Add0~31 ) # (GND)))))
// \operatorBlock|sum|Add0~34  = CARRY((\operatorBlock|M2|Mux4~0_combout  & (!\operatorBlock|M1|Mux4~0_combout  & !\operatorBlock|sum|Add0~31 )) # (!\operatorBlock|M2|Mux4~0_combout  & ((!\operatorBlock|sum|Add0~31 ) # (!\operatorBlock|M1|Mux4~0_combout ))))

	.dataa(\operatorBlock|M2|Mux4~0_combout ),
	.datab(\operatorBlock|M1|Mux4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~31 ),
	.combout(\operatorBlock|sum|Add0~33_combout ),
	.cout(\operatorBlock|sum|Add0~34 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~33 .lut_mask = 16'h9617;
defparam \operatorBlock|sum|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneii_lcell_comb \comandBlock|LS~2 (
// Equation(s):
// \comandBlock|LS~2_combout  = (!\comandBlock|state.0011~regout  & \comandBlock|state.0001~regout )

	.dataa(\comandBlock|state.0011~regout ),
	.datab(vcc),
	.datac(\comandBlock|state.0001~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comandBlock|LS~2_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|LS~2 .lut_mask = 16'h5050;
defparam \comandBlock|LS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N23
cycloneii_lcell_ff \comandBlock|LS (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|LS~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|LS~regout ));

// Location: LCFF_X27_Y10_N7
cycloneii_lcell_ff \operatorBlock|regS[12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [12]));

// Location: LCCOMB_X27_Y10_N6
cycloneii_lcell_comb \operatorBlock|M2|Mux3~0 (
// Equation(s):
// \operatorBlock|M2|Mux3~0_combout  = (\operatorBlock|regS [12] & \comandBlock|M2 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|regS [12]),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux3~0 .lut_mask = 16'hF000;
defparam \operatorBlock|M2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneii_lcell_comb \operatorBlock|sum|Add0~36 (
// Equation(s):
// \operatorBlock|sum|Add0~36_combout  = ((\operatorBlock|M1|Mux3~0_combout  $ (\operatorBlock|M2|Mux3~0_combout  $ (!\operatorBlock|sum|Add0~34 )))) # (GND)
// \operatorBlock|sum|Add0~37  = CARRY((\operatorBlock|M1|Mux3~0_combout  & ((\operatorBlock|M2|Mux3~0_combout ) # (!\operatorBlock|sum|Add0~34 ))) # (!\operatorBlock|M1|Mux3~0_combout  & (\operatorBlock|M2|Mux3~0_combout  & !\operatorBlock|sum|Add0~34 )))

	.dataa(\operatorBlock|M1|Mux3~0_combout ),
	.datab(\operatorBlock|M2|Mux3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~34 ),
	.combout(\operatorBlock|sum|Add0~36_combout ),
	.cout(\operatorBlock|sum|Add0~37 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~36 .lut_mask = 16'h698E;
defparam \operatorBlock|sum|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N22
cycloneii_lcell_comb \operatorBlock|M2|Mux2~0 (
// Equation(s):
// \operatorBlock|M2|Mux2~0_combout  = (\operatorBlock|regS [13] & \comandBlock|M2 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|regS [13]),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux2~0 .lut_mask = 16'hF000;
defparam \operatorBlock|M2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneii_lcell_comb \operatorBlock|sum|Add0~39 (
// Equation(s):
// \operatorBlock|sum|Add0~39_combout  = (\operatorBlock|M1|Mux2~0_combout  & ((\operatorBlock|M2|Mux2~0_combout  & (\operatorBlock|sum|Add0~37  & VCC)) # (!\operatorBlock|M2|Mux2~0_combout  & (!\operatorBlock|sum|Add0~37 )))) # 
// (!\operatorBlock|M1|Mux2~0_combout  & ((\operatorBlock|M2|Mux2~0_combout  & (!\operatorBlock|sum|Add0~37 )) # (!\operatorBlock|M2|Mux2~0_combout  & ((\operatorBlock|sum|Add0~37 ) # (GND)))))
// \operatorBlock|sum|Add0~40  = CARRY((\operatorBlock|M1|Mux2~0_combout  & (!\operatorBlock|M2|Mux2~0_combout  & !\operatorBlock|sum|Add0~37 )) # (!\operatorBlock|M1|Mux2~0_combout  & ((!\operatorBlock|sum|Add0~37 ) # (!\operatorBlock|M2|Mux2~0_combout ))))

	.dataa(\operatorBlock|M1|Mux2~0_combout ),
	.datab(\operatorBlock|M2|Mux2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~37 ),
	.combout(\operatorBlock|sum|Add0~39_combout ),
	.cout(\operatorBlock|sum|Add0~40 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~39 .lut_mask = 16'h9617;
defparam \operatorBlock|sum|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneii_lcell_comb \operatorBlock|sum|Add0~42 (
// Equation(s):
// \operatorBlock|sum|Add0~42_combout  = ((\operatorBlock|M2|Mux1~0_combout  $ (\operatorBlock|M1|Mux1~0_combout  $ (!\operatorBlock|sum|Add0~40 )))) # (GND)
// \operatorBlock|sum|Add0~43  = CARRY((\operatorBlock|M2|Mux1~0_combout  & ((\operatorBlock|M1|Mux1~0_combout ) # (!\operatorBlock|sum|Add0~40 ))) # (!\operatorBlock|M2|Mux1~0_combout  & (\operatorBlock|M1|Mux1~0_combout  & !\operatorBlock|sum|Add0~40 )))

	.dataa(\operatorBlock|M2|Mux1~0_combout ),
	.datab(\operatorBlock|M1|Mux1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|sum|Add0~40 ),
	.combout(\operatorBlock|sum|Add0~42_combout ),
	.cout(\operatorBlock|sum|Add0~43 ));
// synopsys translate_off
defparam \operatorBlock|sum|Add0~42 .lut_mask = 16'h698E;
defparam \operatorBlock|sum|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y10_N13
cycloneii_lcell_ff \operatorBlock|regS[15] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [15]));

// Location: LCCOMB_X27_Y10_N24
cycloneii_lcell_comb \operatorBlock|M2|Mux0~0 (
// Equation(s):
// \operatorBlock|M2|Mux0~0_combout  = (\comandBlock|M2 [1] & \operatorBlock|regS [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comandBlock|M2 [1]),
	.datad(\operatorBlock|regS [15]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux0~0 .lut_mask = 16'hF000;
defparam \operatorBlock|M2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneii_lcell_comb \operatorBlock|sum|Add0~45 (
// Equation(s):
// \operatorBlock|sum|Add0~45_combout  = \operatorBlock|M2|Mux0~0_combout  $ (\operatorBlock|sum|Add0~43  $ (\operatorBlock|M1|Mux0~0_combout ))

	.dataa(vcc),
	.datab(\operatorBlock|M2|Mux0~0_combout ),
	.datac(vcc),
	.datad(\operatorBlock|M1|Mux0~0_combout ),
	.cin(\operatorBlock|sum|Add0~43 ),
	.combout(\operatorBlock|sum|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~45 .lut_mask = 16'hC33C;
defparam \operatorBlock|sum|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneii_lcell_comb \operatorBlock|regX[0]~feeder (
// Equation(s):
// \operatorBlock|regX[0]~feeder_combout  = \SW~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\operatorBlock|regX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|regX[0]~feeder .lut_mask = 16'hFF00;
defparam \operatorBlock|regX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N17
cycloneii_lcell_ff \operatorBlock|regX[0] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|regX[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LX~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regX [0]));

// Location: LCCOMB_X29_Y10_N22
cycloneii_lcell_comb \operatorBlock|M2|Mux15~0 (
// Equation(s):
// \operatorBlock|M2|Mux15~0_combout  = (\comandBlock|M2 [1] & (\operatorBlock|regS [0])) # (!\comandBlock|M2 [1] & ((\operatorBlock|regX [0])))

	.dataa(\operatorBlock|regS [0]),
	.datab(vcc),
	.datac(\operatorBlock|regX [0]),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux15~0 .lut_mask = 16'hAAF0;
defparam \operatorBlock|M2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y10_N11
cycloneii_lcell_ff \operatorBlock|regX[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LX~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regX [1]));

// Location: LCCOMB_X29_Y10_N28
cycloneii_lcell_comb \operatorBlock|M2|Mux14~0 (
// Equation(s):
// \operatorBlock|M2|Mux14~0_combout  = (\comandBlock|M2 [1] & (\operatorBlock|regS [1])) # (!\comandBlock|M2 [1] & ((\operatorBlock|regX [1])))

	.dataa(\operatorBlock|regS [1]),
	.datab(vcc),
	.datac(\operatorBlock|regX [1]),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux14~0 .lut_mask = 16'hAAF0;
defparam \operatorBlock|M2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N30
cycloneii_lcell_comb \operatorBlock|M2|Mux12~0 (
// Equation(s):
// \operatorBlock|M2|Mux12~0_combout  = (\operatorBlock|regS [3] & \comandBlock|M2 [1])

	.dataa(vcc),
	.datab(\operatorBlock|regS [3]),
	.datac(vcc),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux12~0 .lut_mask = 16'hCC00;
defparam \operatorBlock|M2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N3
cycloneii_lcell_ff \operatorBlock|regS[7] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [7]));

// Location: LCCOMB_X31_Y10_N2
cycloneii_lcell_comb \operatorBlock|M2|Mux8~0 (
// Equation(s):
// \operatorBlock|M2|Mux8~0_combout  = (\operatorBlock|regS [7] & \comandBlock|M2 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|regS [7]),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux8~0 .lut_mask = 16'hF000;
defparam \operatorBlock|M2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y10_N3
cycloneii_lcell_ff \operatorBlock|regS[9] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [9]));

// Location: LCCOMB_X30_Y10_N8
cycloneii_lcell_comb \operatorBlock|M2|Mux6~0 (
// Equation(s):
// \operatorBlock|M2|Mux6~0_combout  = (\comandBlock|M2 [1] & \operatorBlock|regS [9])

	.dataa(vcc),
	.datab(\comandBlock|M2 [1]),
	.datac(vcc),
	.datad(\operatorBlock|regS [9]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux6~0 .lut_mask = 16'hCC00;
defparam \operatorBlock|M2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N3
cycloneii_lcell_ff \operatorBlock|regS[10] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [10]));

// Location: LCCOMB_X27_Y10_N2
cycloneii_lcell_comb \operatorBlock|M2|Mux5~0 (
// Equation(s):
// \operatorBlock|M2|Mux5~0_combout  = (\operatorBlock|regS [10] & \comandBlock|M2 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|regS [10]),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux5~0 .lut_mask = 16'hF000;
defparam \operatorBlock|M2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
cycloneii_lcell_comb \operatorBlock|M2|Mux4~0 (
// Equation(s):
// \operatorBlock|M2|Mux4~0_combout  = (\operatorBlock|regS [11] & \comandBlock|M2 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|regS [11]),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux4~0 .lut_mask = 16'hF000;
defparam \operatorBlock|M2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N31
cycloneii_lcell_ff \operatorBlock|regS[14] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [14]));

// Location: LCCOMB_X31_Y10_N18
cycloneii_lcell_comb \operatorBlock|M2|Mux1~0 (
// Equation(s):
// \operatorBlock|M2|Mux1~0_combout  = (\operatorBlock|regS [14] & \comandBlock|M2 [1])

	.dataa(vcc),
	.datab(\operatorBlock|regS [14]),
	.datac(vcc),
	.datad(\comandBlock|M2 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M2|Mux1~0 .lut_mask = 16'hCC00;
defparam \operatorBlock|M2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X28_Y10_N0
cycloneii_mac_mult \operatorBlock|sum|Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\operatorBlock|M1|Mux0~0_combout ,\operatorBlock|M1|Mux1~0_combout ,\operatorBlock|M1|Mux2~0_combout ,\operatorBlock|M1|Mux3~0_combout ,\operatorBlock|M1|Mux4~0_combout ,\operatorBlock|M1|Mux5~0_combout ,\operatorBlock|M1|Mux6~0_combout ,
\operatorBlock|M1|Mux7~0_combout ,\operatorBlock|M1|Mux8~0_combout ,\operatorBlock|M1|Mux9~0_combout ,\operatorBlock|M1|Mux10~0_combout ,\operatorBlock|M1|Mux11~0_combout ,\operatorBlock|M1|Mux12~0_combout ,\operatorBlock|M1|Mux13~1_combout ,
\operatorBlock|M1|Mux14~1_combout ,\operatorBlock|M1|Mux15~1_combout ,gnd,gnd}),
	.datab({\operatorBlock|M2|Mux0~0_combout ,\operatorBlock|M2|Mux1~0_combout ,\operatorBlock|M2|Mux2~0_combout ,\operatorBlock|M2|Mux3~0_combout ,\operatorBlock|M2|Mux4~0_combout ,\operatorBlock|M2|Mux5~0_combout ,\operatorBlock|M2|Mux6~0_combout ,
\operatorBlock|M2|Mux7~0_combout ,\operatorBlock|M2|Mux8~0_combout ,\operatorBlock|M2|Mux9~0_combout ,\operatorBlock|M2|Mux10~0_combout ,\operatorBlock|M2|Mux11~0_combout ,\operatorBlock|M2|Mux12~0_combout ,\operatorBlock|M2|Mux13~0_combout ,
\operatorBlock|M2|Mux14~0_combout ,\operatorBlock|M2|Mux15~0_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\operatorBlock|sum|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \operatorBlock|sum|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \operatorBlock|sum|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \operatorBlock|sum|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \operatorBlock|sum|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \operatorBlock|sum|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \operatorBlock|sum|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X28_Y10_N2
cycloneii_mac_out \operatorBlock|sum|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~dataout ,
\operatorBlock|sum|Mult0|auto_generated|mac_mult1~3 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~2 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~1 ,\operatorBlock|sum|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\operatorBlock|sum|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \operatorBlock|sum|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \operatorBlock|sum|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N12
cycloneii_lcell_comb \operatorBlock|sum|Add0~47 (
// Equation(s):
// \operatorBlock|sum|Add0~47_combout  = (\comandBlock|H~regout  & ((\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT15 ))) # (!\comandBlock|H~regout  & (\operatorBlock|sum|Add0~45_combout ))

	.dataa(\comandBlock|H~regout ),
	.datab(vcc),
	.datac(\operatorBlock|sum|Add0~45_combout ),
	.datad(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~47 .lut_mask = 16'hFA50;
defparam \operatorBlock|sum|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N19
cycloneii_lcell_ff \operatorBlock|regH[15] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [15]));

// Location: LCCOMB_X27_Y10_N18
cycloneii_lcell_comb \operatorBlock|M1|Mux0~0 (
// Equation(s):
// \operatorBlock|M1|Mux0~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & ((\operatorBlock|regH [15]))) # (!\comandBlock|M1 [0] & (\operatorBlock|regS [15]))))

	.dataa(\operatorBlock|regS [15]),
	.datab(\comandBlock|M1 [0]),
	.datac(\operatorBlock|regH [15]),
	.datad(\comandBlock|M1 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux0~0 .lut_mask = 16'hE200;
defparam \operatorBlock|M1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
cycloneii_lcell_comb \operatorBlock|sum|Add0~44 (
// Equation(s):
// \operatorBlock|sum|Add0~44_combout  = (\comandBlock|H~regout  & ((\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT14 ))) # (!\comandBlock|H~regout  & (\operatorBlock|sum|Add0~42_combout ))

	.dataa(vcc),
	.datab(\comandBlock|H~regout ),
	.datac(\operatorBlock|sum|Add0~42_combout ),
	.datad(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~44 .lut_mask = 16'hFC30;
defparam \operatorBlock|sum|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N21
cycloneii_lcell_ff \operatorBlock|regH[14] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [14]));

// Location: LCCOMB_X31_Y10_N6
cycloneii_lcell_comb \operatorBlock|M1|Mux1~0 (
// Equation(s):
// \operatorBlock|M1|Mux1~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & ((\operatorBlock|regH [14]))) # (!\comandBlock|M1 [0] & (\operatorBlock|regS [14]))))

	.dataa(\operatorBlock|regS [14]),
	.datab(\comandBlock|M1 [0]),
	.datac(\comandBlock|M1 [1]),
	.datad(\operatorBlock|regH [14]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux1~0 .lut_mask = 16'hE020;
defparam \operatorBlock|M1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N30
cycloneii_lcell_comb \operatorBlock|sum|Add0~41 (
// Equation(s):
// \operatorBlock|sum|Add0~41_combout  = (\comandBlock|H~regout  & (\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT13 )) # (!\comandBlock|H~regout  & ((\operatorBlock|sum|Add0~39_combout )))

	.dataa(\comandBlock|H~regout ),
	.datab(vcc),
	.datac(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datad(\operatorBlock|sum|Add0~39_combout ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~41 .lut_mask = 16'hF5A0;
defparam \operatorBlock|sum|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N5
cycloneii_lcell_ff \operatorBlock|regS[13] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [13]));

// Location: LCFF_X27_Y10_N27
cycloneii_lcell_ff \operatorBlock|regH[13] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [13]));

// Location: LCCOMB_X27_Y10_N26
cycloneii_lcell_comb \operatorBlock|M1|Mux2~0 (
// Equation(s):
// \operatorBlock|M1|Mux2~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & ((\operatorBlock|regH [13]))) # (!\comandBlock|M1 [0] & (\operatorBlock|regS [13]))))

	.dataa(\comandBlock|M1 [0]),
	.datab(\operatorBlock|regS [13]),
	.datac(\operatorBlock|regH [13]),
	.datad(\comandBlock|M1 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux2~0 .lut_mask = 16'hE400;
defparam \operatorBlock|M1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N0
cycloneii_lcell_comb \operatorBlock|sum|Add0~38 (
// Equation(s):
// \operatorBlock|sum|Add0~38_combout  = (\comandBlock|H~regout  & ((\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT12 ))) # (!\comandBlock|H~regout  & (\operatorBlock|sum|Add0~36_combout ))

	.dataa(\comandBlock|H~regout ),
	.datab(\operatorBlock|sum|Add0~36_combout ),
	.datac(vcc),
	.datad(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~38 .lut_mask = 16'hEE44;
defparam \operatorBlock|sum|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N1
cycloneii_lcell_ff \operatorBlock|regH[12] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [12]));

// Location: LCCOMB_X27_Y10_N20
cycloneii_lcell_comb \operatorBlock|M1|Mux3~0 (
// Equation(s):
// \operatorBlock|M1|Mux3~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & ((\operatorBlock|regH [12]))) # (!\comandBlock|M1 [0] & (\operatorBlock|regS [12]))))

	.dataa(\operatorBlock|regS [12]),
	.datab(\operatorBlock|regH [12]),
	.datac(\comandBlock|M1 [0]),
	.datad(\comandBlock|M1 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux3~0 .lut_mask = 16'hCA00;
defparam \operatorBlock|M1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N14
cycloneii_lcell_comb \operatorBlock|sum|Add0~35 (
// Equation(s):
// \operatorBlock|sum|Add0~35_combout  = (\comandBlock|H~regout  & ((\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT11 ))) # (!\comandBlock|H~regout  & (\operatorBlock|sum|Add0~33_combout ))

	.dataa(\comandBlock|H~regout ),
	.datab(vcc),
	.datac(\operatorBlock|sum|Add0~33_combout ),
	.datad(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~35 .lut_mask = 16'hFA50;
defparam \operatorBlock|sum|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N9
cycloneii_lcell_ff \operatorBlock|regS[11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [11]));

// Location: LCFF_X27_Y10_N15
cycloneii_lcell_ff \operatorBlock|regH[11] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [11]));

// Location: LCCOMB_X27_Y10_N10
cycloneii_lcell_comb \operatorBlock|M1|Mux4~0 (
// Equation(s):
// \operatorBlock|M1|Mux4~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & ((\operatorBlock|regH [11]))) # (!\comandBlock|M1 [0] & (\operatorBlock|regS [11]))))

	.dataa(\comandBlock|M1 [0]),
	.datab(\operatorBlock|regS [11]),
	.datac(\operatorBlock|regH [11]),
	.datad(\comandBlock|M1 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux4~0 .lut_mask = 16'hE400;
defparam \operatorBlock|M1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
cycloneii_lcell_comb \operatorBlock|sum|Add0~32 (
// Equation(s):
// \operatorBlock|sum|Add0~32_combout  = (\comandBlock|H~regout  & ((\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT10 ))) # (!\comandBlock|H~regout  & (\operatorBlock|sum|Add0~30_combout ))

	.dataa(\operatorBlock|sum|Add0~30_combout ),
	.datab(vcc),
	.datac(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datad(\comandBlock|H~regout ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~32 .lut_mask = 16'hF0AA;
defparam \operatorBlock|sum|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N17
cycloneii_lcell_ff \operatorBlock|regH[10] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [10]));

// Location: LCCOMB_X27_Y10_N28
cycloneii_lcell_comb \operatorBlock|M1|Mux5~0 (
// Equation(s):
// \operatorBlock|M1|Mux5~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & (\operatorBlock|regH [10])) # (!\comandBlock|M1 [0] & ((\operatorBlock|regS [10])))))

	.dataa(\comandBlock|M1 [0]),
	.datab(\operatorBlock|regH [10]),
	.datac(\operatorBlock|regS [10]),
	.datad(\comandBlock|M1 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux5~0 .lut_mask = 16'hD800;
defparam \operatorBlock|M1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneii_lcell_comb \operatorBlock|sum|Add0~21 (
// Equation(s):
// \operatorBlock|sum|Add0~21_combout  = (\comandBlock|H~regout  & ((\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT9 ))) # (!\comandBlock|H~regout  & (\operatorBlock|sum|Add0~19_combout ))

	.dataa(vcc),
	.datab(\comandBlock|H~regout ),
	.datac(\operatorBlock|sum|Add0~19_combout ),
	.datad(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~21 .lut_mask = 16'hFC30;
defparam \operatorBlock|sum|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y10_N11
cycloneii_lcell_ff \operatorBlock|regH[9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [9]));

// Location: LCCOMB_X29_Y10_N10
cycloneii_lcell_comb \operatorBlock|M1|Mux6~0 (
// Equation(s):
// \operatorBlock|M1|Mux6~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & (\operatorBlock|regH [9])) # (!\comandBlock|M1 [0] & ((\operatorBlock|regS [9])))))

	.dataa(\comandBlock|M1 [0]),
	.datab(\comandBlock|M1 [1]),
	.datac(\operatorBlock|regH [9]),
	.datad(\operatorBlock|regS [9]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux6~0 .lut_mask = 16'hC480;
defparam \operatorBlock|M1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneii_lcell_comb \operatorBlock|sum|Add0~22 (
// Equation(s):
// \operatorBlock|sum|Add0~22_combout  = (\comandBlock|H~regout  & ((\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT8 ))) # (!\comandBlock|H~regout  & (\operatorBlock|sum|Add0~17_combout ))

	.dataa(vcc),
	.datab(\comandBlock|H~regout ),
	.datac(\operatorBlock|sum|Add0~17_combout ),
	.datad(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~22 .lut_mask = 16'hFC30;
defparam \operatorBlock|sum|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N1
cycloneii_lcell_ff \operatorBlock|regS[8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [8]));

// Location: LCFF_X31_Y10_N25
cycloneii_lcell_ff \operatorBlock|regH[8] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [8]));

// Location: LCCOMB_X31_Y10_N22
cycloneii_lcell_comb \operatorBlock|M1|Mux7~0 (
// Equation(s):
// \operatorBlock|M1|Mux7~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & ((\operatorBlock|regH [8]))) # (!\comandBlock|M1 [0] & (\operatorBlock|regS [8]))))

	.dataa(\comandBlock|M1 [1]),
	.datab(\operatorBlock|regS [8]),
	.datac(\comandBlock|M1 [0]),
	.datad(\operatorBlock|regH [8]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux7~0 .lut_mask = 16'hA808;
defparam \operatorBlock|M1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
cycloneii_lcell_comb \operatorBlock|sum|Add0~23 (
// Equation(s):
// \operatorBlock|sum|Add0~23_combout  = (\comandBlock|H~regout  & ((\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT7 ))) # (!\comandBlock|H~regout  & (\operatorBlock|sum|Add0~15_combout ))

	.dataa(vcc),
	.datab(\comandBlock|H~regout ),
	.datac(\operatorBlock|sum|Add0~15_combout ),
	.datad(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~23 .lut_mask = 16'hFC30;
defparam \operatorBlock|sum|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N9
cycloneii_lcell_ff \operatorBlock|regH[7] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [7]));

// Location: LCCOMB_X31_Y10_N26
cycloneii_lcell_comb \operatorBlock|M1|Mux8~0 (
// Equation(s):
// \operatorBlock|M1|Mux8~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & ((\operatorBlock|regH [7]))) # (!\comandBlock|M1 [0] & (\operatorBlock|regS [7]))))

	.dataa(\operatorBlock|regS [7]),
	.datab(\comandBlock|M1 [0]),
	.datac(\comandBlock|M1 [1]),
	.datad(\operatorBlock|regH [7]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux8~0 .lut_mask = 16'hE020;
defparam \operatorBlock|M1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N28
cycloneii_lcell_comb \operatorBlock|sum|Add0~24 (
// Equation(s):
// \operatorBlock|sum|Add0~24_combout  = (\comandBlock|H~regout  & (\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT6 )) # (!\comandBlock|H~regout  & ((\operatorBlock|sum|Add0~13_combout )))

	.dataa(vcc),
	.datab(\comandBlock|H~regout ),
	.datac(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datad(\operatorBlock|sum|Add0~13_combout ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~24 .lut_mask = 16'hF3C0;
defparam \operatorBlock|sum|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneii_lcell_comb \operatorBlock|regS[6]~feeder (
// Equation(s):
// \operatorBlock|regS[6]~feeder_combout  = \operatorBlock|sum|Add0~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\operatorBlock|sum|Add0~24_combout ),
	.cin(gnd),
	.combout(\operatorBlock|regS[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|regS[6]~feeder .lut_mask = 16'hFF00;
defparam \operatorBlock|regS[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N5
cycloneii_lcell_ff \operatorBlock|regS[6] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|regS[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [6]));

// Location: LCCOMB_X31_Y10_N10
cycloneii_lcell_comb \operatorBlock|M1|Mux9~0 (
// Equation(s):
// \operatorBlock|M1|Mux9~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & (\operatorBlock|regH [6])) # (!\comandBlock|M1 [0] & ((\operatorBlock|regS [6])))))

	.dataa(\operatorBlock|regH [6]),
	.datab(\operatorBlock|regS [6]),
	.datac(\comandBlock|M1 [1]),
	.datad(\comandBlock|M1 [0]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux9~0 .lut_mask = 16'hA0C0;
defparam \operatorBlock|M1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneii_lcell_comb \operatorBlock|sum|Add0~25 (
// Equation(s):
// \operatorBlock|sum|Add0~25_combout  = (\comandBlock|H~regout  & ((\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT5 ))) # (!\comandBlock|H~regout  & (\operatorBlock|sum|Add0~11_combout ))

	.dataa(vcc),
	.datab(\comandBlock|H~regout ),
	.datac(\operatorBlock|sum|Add0~11_combout ),
	.datad(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~25 .lut_mask = 16'hFC30;
defparam \operatorBlock|sum|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y10_N21
cycloneii_lcell_ff \operatorBlock|regH[5] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [5]));

// Location: LCFF_X29_Y10_N13
cycloneii_lcell_ff \operatorBlock|regS[5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [5]));

// Location: LCCOMB_X29_Y10_N12
cycloneii_lcell_comb \operatorBlock|M1|Mux10~0 (
// Equation(s):
// \operatorBlock|M1|Mux10~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & (\operatorBlock|regH [5])) # (!\comandBlock|M1 [0] & ((\operatorBlock|regS [5])))))

	.dataa(\comandBlock|M1 [0]),
	.datab(\operatorBlock|regH [5]),
	.datac(\operatorBlock|regS [5]),
	.datad(\comandBlock|M1 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux10~0 .lut_mask = 16'hD800;
defparam \operatorBlock|M1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneii_lcell_comb \operatorBlock|sum|Add0~26 (
// Equation(s):
// \operatorBlock|sum|Add0~26_combout  = (\comandBlock|H~regout  & ((\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT4 ))) # (!\comandBlock|H~regout  & (\operatorBlock|sum|Add0~9_combout ))

	.dataa(vcc),
	.datab(\comandBlock|H~regout ),
	.datac(\operatorBlock|sum|Add0~9_combout ),
	.datad(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~26 .lut_mask = 16'hFC30;
defparam \operatorBlock|sum|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y10_N27
cycloneii_lcell_ff \operatorBlock|regS[4] (
	.clk(\KEY~combout [0]),
	.datain(\operatorBlock|sum|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [4]));

// Location: LCCOMB_X30_Y10_N18
cycloneii_lcell_comb \operatorBlock|M1|Mux11~0 (
// Equation(s):
// \operatorBlock|M1|Mux11~0_combout  = (\comandBlock|M1 [1] & ((\comandBlock|M1 [0] & (\operatorBlock|regH [4])) # (!\comandBlock|M1 [0] & ((\operatorBlock|regS [4])))))

	.dataa(\operatorBlock|regH [4]),
	.datab(\comandBlock|M1 [1]),
	.datac(\comandBlock|M1 [0]),
	.datad(\operatorBlock|regS [4]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux11~0 .lut_mask = 16'h8C80;
defparam \operatorBlock|M1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneii_lcell_comb \operatorBlock|sum|Add0~28 (
// Equation(s):
// \operatorBlock|sum|Add0~28_combout  = (\comandBlock|H~regout  & ((\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT2 ))) # (!\comandBlock|H~regout  & (\operatorBlock|sum|Add0~5_combout ))

	.dataa(\operatorBlock|sum|Add0~5_combout ),
	.datab(\comandBlock|H~regout ),
	.datac(vcc),
	.datad(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~28 .lut_mask = 16'hEE22;
defparam \operatorBlock|sum|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y10_N5
cycloneii_lcell_ff \operatorBlock|regS[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [2]));

// Location: LCFF_X29_Y10_N9
cycloneii_lcell_ff \operatorBlock|regH[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [2]));

// Location: LCCOMB_X30_Y10_N28
cycloneii_lcell_comb \operatorBlock|M1|Mux13~0 (
// Equation(s):
// \operatorBlock|M1|Mux13~0_combout  = (\comandBlock|M1 [0] & ((\comandBlock|M1 [1] & ((\operatorBlock|regH [2]))) # (!\comandBlock|M1 [1] & (\operatorBlock|regX [2]))))

	.dataa(\comandBlock|M1 [0]),
	.datab(\comandBlock|M1 [1]),
	.datac(\operatorBlock|regX [2]),
	.datad(\operatorBlock|regH [2]),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux13~0 .lut_mask = 16'hA820;
defparam \operatorBlock|M1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneii_lcell_comb \operatorBlock|M1|Mux13~1 (
// Equation(s):
// \operatorBlock|M1|Mux13~1_combout  = (\operatorBlock|M1|Mux13~0_combout ) # ((!\comandBlock|M1 [0] & (\comandBlock|M1 [1] & \operatorBlock|regS [2])))

	.dataa(\comandBlock|M1 [0]),
	.datab(\comandBlock|M1 [1]),
	.datac(\operatorBlock|regS [2]),
	.datad(\operatorBlock|M1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux13~1 .lut_mask = 16'hFF40;
defparam \operatorBlock|M1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneii_lcell_comb \operatorBlock|sum|Add0~29 (
// Equation(s):
// \operatorBlock|sum|Add0~29_combout  = (\comandBlock|H~regout  & (\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT1 )) # (!\comandBlock|H~regout  & ((\operatorBlock|sum|Add0~3_combout )))

	.dataa(vcc),
	.datab(\comandBlock|H~regout ),
	.datac(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datad(\operatorBlock|sum|Add0~3_combout ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~29 .lut_mask = 16'hF3C0;
defparam \operatorBlock|sum|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y10_N19
cycloneii_lcell_ff \operatorBlock|regH[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [1]));

// Location: LCCOMB_X30_Y10_N14
cycloneii_lcell_comb \comandBlock|M0~0 (
// Equation(s):
// \comandBlock|M0~0_combout  = (\comandBlock|state.0011~regout ) # (\comandBlock|state.0110~regout )

	.dataa(\comandBlock|state.0011~regout ),
	.datab(vcc),
	.datac(\comandBlock|state.0110~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comandBlock|M0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|M0~0 .lut_mask = 16'hFAFA;
defparam \comandBlock|M0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N15
cycloneii_lcell_ff \comandBlock|M0[0] (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|M0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|M0 [0]));

// Location: LCCOMB_X30_Y10_N0
cycloneii_lcell_comb \comandBlock|WideOr1 (
// Equation(s):
// \comandBlock|WideOr1~combout  = (!\comandBlock|state.0011~regout  & (!\comandBlock|state.0010~regout  & \comandBlock|state.0001~regout ))

	.dataa(\comandBlock|state.0011~regout ),
	.datab(\comandBlock|state.0010~regout ),
	.datac(\comandBlock|state.0001~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comandBlock|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \comandBlock|WideOr1 .lut_mask = 16'h1010;
defparam \comandBlock|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N1
cycloneii_lcell_ff \comandBlock|M0[1] (
	.clk(\KEY~combout [0]),
	.datain(\comandBlock|WideOr1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY~combout [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comandBlock|M0 [1]));

// Location: LCCOMB_X30_Y10_N12
cycloneii_lcell_comb \operatorBlock|M0|Mux14~1 (
// Equation(s):
// \operatorBlock|M0|Mux14~1_combout  = \comandBlock|M0 [0] $ (\comandBlock|M0 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comandBlock|M0 [0]),
	.datad(\comandBlock|M0 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M0|Mux14~1 .lut_mask = 16'h0FF0;
defparam \operatorBlock|M0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneii_lcell_comb \operatorBlock|M1|Mux14~0 (
// Equation(s):
// \operatorBlock|M1|Mux14~0_combout  = (\comandBlock|M1 [0] & ((\operatorBlock|regX [1]) # ((\comandBlock|M1 [1])))) # (!\comandBlock|M1 [0] & (((!\comandBlock|M1 [1] & \operatorBlock|M0|Mux14~1_combout ))))

	.dataa(\comandBlock|M1 [0]),
	.datab(\operatorBlock|regX [1]),
	.datac(\comandBlock|M1 [1]),
	.datad(\operatorBlock|M0|Mux14~1_combout ),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux14~0 .lut_mask = 16'hADA8;
defparam \operatorBlock|M1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneii_lcell_comb \operatorBlock|M1|Mux14~1 (
// Equation(s):
// \operatorBlock|M1|Mux14~1_combout  = (\comandBlock|M1 [1] & ((\operatorBlock|M1|Mux14~0_combout  & ((\operatorBlock|regH [1]))) # (!\operatorBlock|M1|Mux14~0_combout  & (\operatorBlock|regS [1])))) # (!\comandBlock|M1 [1] & 
// (((\operatorBlock|M1|Mux14~0_combout ))))

	.dataa(\operatorBlock|regS [1]),
	.datab(\comandBlock|M1 [1]),
	.datac(\operatorBlock|regH [1]),
	.datad(\operatorBlock|M1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux14~1 .lut_mask = 16'hF388;
defparam \operatorBlock|M1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneii_lcell_comb \operatorBlock|sum|Add0~2 (
// Equation(s):
// \operatorBlock|sum|Add0~2_combout  = (\comandBlock|H~regout  & (\operatorBlock|sum|Mult0|auto_generated|mac_out2~dataout )) # (!\comandBlock|H~regout  & ((\operatorBlock|sum|Add0~0_combout )))

	.dataa(vcc),
	.datab(\comandBlock|H~regout ),
	.datac(\operatorBlock|sum|Mult0|auto_generated|mac_out2~dataout ),
	.datad(\operatorBlock|sum|Add0~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~2 .lut_mask = 16'hF3C0;
defparam \operatorBlock|sum|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y10_N1
cycloneii_lcell_ff \operatorBlock|regH[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LH~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regH [0]));

// Location: LCFF_X29_Y10_N17
cycloneii_lcell_ff \operatorBlock|regS[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [0]));

// Location: LCCOMB_X30_Y10_N26
cycloneii_lcell_comb \operatorBlock|M0|Mux14~0 (
// Equation(s):
// \operatorBlock|M0|Mux14~0_combout  = (\comandBlock|M0 [0] & \comandBlock|M0 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comandBlock|M0 [0]),
	.datad(\comandBlock|M0 [1]),
	.cin(gnd),
	.combout(\operatorBlock|M0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M0|Mux14~0 .lut_mask = 16'hF000;
defparam \operatorBlock|M0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneii_lcell_comb \operatorBlock|M1|Mux15~0 (
// Equation(s):
// \operatorBlock|M1|Mux15~0_combout  = (\comandBlock|M1 [0] & (((\comandBlock|M1 [1])))) # (!\comandBlock|M1 [0] & ((\comandBlock|M1 [1] & (\operatorBlock|regS [0])) # (!\comandBlock|M1 [1] & ((\operatorBlock|M0|Mux14~0_combout )))))

	.dataa(\comandBlock|M1 [0]),
	.datab(\operatorBlock|regS [0]),
	.datac(\comandBlock|M1 [1]),
	.datad(\operatorBlock|M0|Mux14~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux15~0 .lut_mask = 16'hE5E0;
defparam \operatorBlock|M1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneii_lcell_comb \operatorBlock|M1|Mux15~1 (
// Equation(s):
// \operatorBlock|M1|Mux15~1_combout  = (\comandBlock|M1 [0] & ((\operatorBlock|M1|Mux15~0_combout  & ((\operatorBlock|regH [0]))) # (!\operatorBlock|M1|Mux15~0_combout  & (\operatorBlock|regX [0])))) # (!\comandBlock|M1 [0] & 
// (((\operatorBlock|M1|Mux15~0_combout ))))

	.dataa(\operatorBlock|regX [0]),
	.datab(\comandBlock|M1 [0]),
	.datac(\operatorBlock|regH [0]),
	.datad(\operatorBlock|M1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|M1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|M1|Mux15~1 .lut_mask = 16'hF388;
defparam \operatorBlock|M1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N14
cycloneii_lcell_comb \operatorBlock|sum|Add0~27 (
// Equation(s):
// \operatorBlock|sum|Add0~27_combout  = (\comandBlock|H~regout  & (\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT3 )) # (!\comandBlock|H~regout  & ((\operatorBlock|sum|Add0~7_combout )))

	.dataa(vcc),
	.datab(\comandBlock|H~regout ),
	.datac(\operatorBlock|sum|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datad(\operatorBlock|sum|Add0~7_combout ),
	.cin(gnd),
	.combout(\operatorBlock|sum|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|sum|Add0~27 .lut_mask = 16'hF3C0;
defparam \operatorBlock|sum|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N19
cycloneii_lcell_ff \operatorBlock|regS[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [3]));

// Location: LCCOMB_X27_Y11_N22
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \operatorBlock|regS [7] $ (VCC)
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\operatorBlock|regS [7])

	.dataa(\operatorBlock|regS [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\operatorBlock|regS [8] & (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\operatorBlock|regS [8] & 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\operatorBlock|regS [8] & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\operatorBlock|regS [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~61 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~61_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~61_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~61 .lut_mask = 16'h00CC;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~62 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~62_combout  = (\operatorBlock|regS [6] & \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|regS [6]),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~62 .lut_mask = 16'hF000;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~63_combout ) # 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~62_combout )))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~63_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~62_combout 
// ))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~63_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[15]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & 
// (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~60_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~61_combout )))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 
//  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~60_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~61_combout )))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~60_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~61_combout  
// & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~60_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[16]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~56 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~56_combout  = (\operatorBlock|regS [9] & \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\operatorBlock|regS [9]),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~56 .lut_mask = 16'hCC00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~59 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~59_combout  = (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~59_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~59 .lut_mask = 16'h3300;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~59_combout )))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 
//  & ((((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~59_combout )))))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~59_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[17]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~57_combout  & 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~56_combout  & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[18]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\operatorBlock|regS [7])) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\operatorBlock|regS [7]),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99 .lut_mask = 16'hA0C0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~94 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~94_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99_combout 
// ) # ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[22]~99_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~94_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~94 .lut_mask = 16'hAA08;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'h0C0C;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~67 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~67_combout  = (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~67 .lut_mask = 16'h0F00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~69 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~69_combout  = (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \operatorBlock|regS [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\operatorBlock|regS [5]),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~69_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~69 .lut_mask = 16'h0F00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~68_combout ) # 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~69_combout )))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~68_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~69_combout 
// ))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~68_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[20]~69_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & 
// (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~66_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~67_combout )))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 
//  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~66_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~67_combout )))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~66_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~67_combout  
// & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~66_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[21]~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~98_combout  & 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~98_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~71 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~71_combout  = (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~71_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~71 .lut_mask = 16'h0F00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~73 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~73_combout  = (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~73_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~73 .lut_mask = 16'h0F00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[26]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~74 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~74_combout  = (\operatorBlock|regS [4] & \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|regS [4]),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~74 .lut_mask = 16'hC0C0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~75_combout ) # 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~74_combout )))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~75_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~74_combout 
// ))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~75_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[25]~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~71_combout )))) # 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~71_combout 
// )))))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~71_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~100_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[27]~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~70_combout  & 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~94_combout  & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~70_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[28]~94_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~76 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~76_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~76_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~76 .lut_mask = 16'h00CC;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~77 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~77_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~77_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~77 .lut_mask = 16'h0A0A;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~78 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~78_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \operatorBlock|regS [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\operatorBlock|regS [4]),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~78 .lut_mask = 16'hF000;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~80 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~80_combout  = (\operatorBlock|regS [3] & \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\operatorBlock|regS [3]),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~80_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~80 .lut_mask = 16'hA0A0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[30]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & 
// (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~79_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~78_combout )))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 
//  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~79_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~78_combout )))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~79_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~78_combout  
// & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~79_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[31]~78_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~95_combout  & 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~76_combout  & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~95_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[33]~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\operatorBlock|regS [5]))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\operatorBlock|regS [5]),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101 .lut_mask = 16'hCA00;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~96 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~96_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101_combout ) # ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[32]~101_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~96_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~96 .lut_mask = 16'hF020;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\operatorBlock|regS [4]))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\operatorBlock|regS [4]),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102 .lut_mask = 16'hA088;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~84 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~84_combout  = (\operatorBlock|regS [3] & \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\operatorBlock|regS [3]),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~84_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~84 .lut_mask = 16'hA0A0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~86 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~86_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \operatorBlock|regS [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\operatorBlock|regS [2]),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~86_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~86 .lut_mask = 16'hF000;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~87_combout ) # 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~86_combout )))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~87_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~86_combout 
// ))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~87_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[35]~86_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & 
// (((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~85_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~84_combout )))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 
//  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~85_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~84_combout )))
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~85_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~84_combout  
// & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~85_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[36]~84_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~82_combout  & 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~96_combout  & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~82_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[38]~96_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~97 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~97_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102_combout ) # ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[37]~102_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~97_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~97 .lut_mask = 16'hA0A8;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~89 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~89_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~89_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~89 .lut_mask = 16'h00F0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~91 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~91_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~91 .lut_mask = 16'h00F0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y10_N7
cycloneii_lcell_ff \operatorBlock|regS[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\operatorBlock|sum|Add0~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comandBlock|LS~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operatorBlock|regS [1]));

// Location: LCCOMB_X26_Y13_N2
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~93 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~93_combout  = (\operatorBlock|regS [1] & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|regS [1]),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~93_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~93 .lut_mask = 16'h00F0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout  = CARRY((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~92_combout ) # 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~93_combout ))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~92_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[40]~93_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~90_combout  & 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~91_combout  & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ),
	.combout(),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .lut_mask = 16'h0001;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~103_combout ) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~89_combout ))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~103_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[42]~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ),
	.combout(),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .lut_mask = 16'h000E;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~88_combout  & 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~97_combout  & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout )))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~88_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|StageOut[43]~97_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ),
	.combout(),
	.cout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneii_lcell_comb \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N2
cycloneii_lcell_comb \operatorBlock|dis|Add1~0 (
// Equation(s):
// \operatorBlock|dis|Add1~0_combout  = (\operatorBlock|regS [1] & ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ) # (GND))) # (!\operatorBlock|regS [1] & 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  $ (VCC)))
// \operatorBlock|dis|Add1~1  = CARRY((\operatorBlock|regS [1]) # (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))

	.dataa(\operatorBlock|regS [1]),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Add1~0_combout ),
	.cout(\operatorBlock|dis|Add1~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Add1~0 .lut_mask = 16'h99EE;
defparam \operatorBlock|dis|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N4
cycloneii_lcell_comb \operatorBlock|dis|Add1~2 (
// Equation(s):
// \operatorBlock|dis|Add1~2_combout  = (\operatorBlock|regS [2] & ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & (\operatorBlock|dis|Add1~1  & VCC)) # 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & (!\operatorBlock|dis|Add1~1 )))) # (!\operatorBlock|regS [2] & ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// (!\operatorBlock|dis|Add1~1 )) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\operatorBlock|dis|Add1~1 ) # (GND)))))
// \operatorBlock|dis|Add1~3  = CARRY((\operatorBlock|regS [2] & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & !\operatorBlock|dis|Add1~1 )) # (!\operatorBlock|regS [2] & ((!\operatorBlock|dis|Add1~1 ) # 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))))

	.dataa(\operatorBlock|regS [2]),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Add1~1 ),
	.combout(\operatorBlock|dis|Add1~2_combout ),
	.cout(\operatorBlock|dis|Add1~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Add1~2 .lut_mask = 16'h9617;
defparam \operatorBlock|dis|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N6
cycloneii_lcell_comb \operatorBlock|dis|Add1~4 (
// Equation(s):
// \operatorBlock|dis|Add1~4_combout  = \operatorBlock|dis|Add0~0_combout  $ (\operatorBlock|dis|Add1~3  $ (\operatorBlock|regS [3]))

	.dataa(\operatorBlock|dis|Add0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\operatorBlock|regS [3]),
	.cin(\operatorBlock|dis|Add1~3 ),
	.combout(\operatorBlock|dis|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Add1~4 .lut_mask = 16'hA55A;
defparam \operatorBlock|dis|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N30
cycloneii_lcell_comb \operatorBlock|dis|WideOr6~0 (
// Equation(s):
// \operatorBlock|dis|WideOr6~0_combout  = (\operatorBlock|dis|Add1~0_combout  & (\operatorBlock|dis|Add1~4_combout )) # (!\operatorBlock|dis|Add1~0_combout  & (\operatorBlock|dis|Add1~2_combout  $ (((!\operatorBlock|dis|Add1~4_combout  & \operatorBlock|regS 
// [0])))))

	.dataa(\operatorBlock|dis|Add1~4_combout ),
	.datab(\operatorBlock|regS [0]),
	.datac(\operatorBlock|dis|Add1~2_combout ),
	.datad(\operatorBlock|dis|Add1~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr6~0 .lut_mask = 16'hAAB4;
defparam \operatorBlock|dis|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N0
cycloneii_lcell_comb \operatorBlock|dis|WideOr5~0 (
// Equation(s):
// \operatorBlock|dis|WideOr5~0_combout  = (\operatorBlock|dis|Add1~4_combout  & (((\operatorBlock|dis|Add1~2_combout ) # (\operatorBlock|dis|Add1~0_combout )))) # (!\operatorBlock|dis|Add1~4_combout  & (\operatorBlock|dis|Add1~2_combout  & 
// (\operatorBlock|regS [0] $ (\operatorBlock|dis|Add1~0_combout ))))

	.dataa(\operatorBlock|dis|Add1~4_combout ),
	.datab(\operatorBlock|regS [0]),
	.datac(\operatorBlock|dis|Add1~2_combout ),
	.datad(\operatorBlock|dis|Add1~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr5~0 .lut_mask = 16'hBAE0;
defparam \operatorBlock|dis|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N22
cycloneii_lcell_comb \operatorBlock|dis|WideOr4~0 (
// Equation(s):
// \operatorBlock|dis|WideOr4~0_combout  = (\operatorBlock|dis|Add1~2_combout  & (\operatorBlock|dis|Add1~4_combout )) # (!\operatorBlock|dis|Add1~2_combout  & (\operatorBlock|dis|Add1~0_combout  & ((\operatorBlock|dis|Add1~4_combout ) # 
// (!\operatorBlock|regS [0]))))

	.dataa(\operatorBlock|dis|Add1~4_combout ),
	.datab(\operatorBlock|regS [0]),
	.datac(\operatorBlock|dis|Add1~2_combout ),
	.datad(\operatorBlock|dis|Add1~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr4~0 .lut_mask = 16'hABA0;
defparam \operatorBlock|dis|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N16
cycloneii_lcell_comb \operatorBlock|dis|WideOr3~0 (
// Equation(s):
// \operatorBlock|dis|WideOr3~0_combout  = (\operatorBlock|dis|Add1~0_combout  & ((\operatorBlock|dis|Add1~4_combout ) # ((\operatorBlock|regS [0] & \operatorBlock|dis|Add1~2_combout )))) # (!\operatorBlock|dis|Add1~0_combout  & 
// (\operatorBlock|dis|Add1~2_combout  $ (((!\operatorBlock|dis|Add1~4_combout  & \operatorBlock|regS [0])))))

	.dataa(\operatorBlock|dis|Add1~4_combout ),
	.datab(\operatorBlock|regS [0]),
	.datac(\operatorBlock|dis|Add1~2_combout ),
	.datad(\operatorBlock|dis|Add1~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr3~0 .lut_mask = 16'hEAB4;
defparam \operatorBlock|dis|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N18
cycloneii_lcell_comb \operatorBlock|dis|WideOr2~0 (
// Equation(s):
// \operatorBlock|dis|WideOr2~0_combout  = (\operatorBlock|regS [0]) # ((\operatorBlock|dis|Add1~0_combout  & (\operatorBlock|dis|Add1~4_combout )) # (!\operatorBlock|dis|Add1~0_combout  & ((\operatorBlock|dis|Add1~2_combout ))))

	.dataa(\operatorBlock|dis|Add1~4_combout ),
	.datab(\operatorBlock|regS [0]),
	.datac(\operatorBlock|dis|Add1~2_combout ),
	.datad(\operatorBlock|dis|Add1~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr2~0 .lut_mask = 16'hEEFC;
defparam \operatorBlock|dis|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N24
cycloneii_lcell_comb \operatorBlock|dis|WideOr1~0 (
// Equation(s):
// \operatorBlock|dis|WideOr1~0_combout  = (\operatorBlock|dis|Add1~2_combout  & (\operatorBlock|dis|Add1~4_combout )) # (!\operatorBlock|dis|Add1~2_combout  & ((\operatorBlock|dis|Add1~0_combout ) # ((!\operatorBlock|dis|Add1~4_combout  & 
// \operatorBlock|regS [0]))))

	.dataa(\operatorBlock|dis|Add1~4_combout ),
	.datab(\operatorBlock|regS [0]),
	.datac(\operatorBlock|dis|Add1~2_combout ),
	.datad(\operatorBlock|dis|Add1~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr1~0 .lut_mask = 16'hAFA4;
defparam \operatorBlock|dis|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N26
cycloneii_lcell_comb \operatorBlock|dis|WideOr0~0 (
// Equation(s):
// \operatorBlock|dis|WideOr0~0_combout  = (\operatorBlock|dis|Add1~4_combout ) # ((\operatorBlock|dis|Add1~2_combout  & ((!\operatorBlock|dis|Add1~0_combout ) # (!\operatorBlock|regS [0]))) # (!\operatorBlock|dis|Add1~2_combout  & 
// ((\operatorBlock|dis|Add1~0_combout ))))

	.dataa(\operatorBlock|dis|Add1~4_combout ),
	.datab(\operatorBlock|regS [0]),
	.datac(\operatorBlock|dis|Add1~2_combout ),
	.datad(\operatorBlock|dis|Add1~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr0~0 .lut_mask = 16'hBFFA;
defparam \operatorBlock|dis|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 )) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1  & VCC))
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  = CARRY((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1 ),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  & VCC)) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3  $ (GND)))
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5  = CARRY((!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3 ),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout  = CARRY(!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5 ),
	.combout(),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .lut_mask = 16'h000F;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  = \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout ),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N8
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~41 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~41_combout  = (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~41_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~41 .lut_mask = 16'h3300;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~43 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~43_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout  & 
// !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout )

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~43_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~43 .lut_mask = 16'h00AA;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~45 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~45_combout  = (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~45_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~45 .lut_mask = 16'h0303;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout  = (((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~44_combout ) # 
// (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~45_combout )))
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  = CARRY((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~44_combout ) # (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~45_combout 
// ))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~44_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[60]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & 
// (((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~42_combout ) # (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~43_combout )))) # 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1  & (!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~42_combout  & (!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~43_combout )))
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  = CARRY((!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~42_combout  & (!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~43_combout 
//  & !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 )))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~42_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[61]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~1 ),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .lut_mask = 16'hE101;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & 
// (((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~40_combout ) # (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~41_combout )))) # 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & ((((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~40_combout ) # (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~41_combout 
// )))))
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5  = CARRY((!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3  & 
// ((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~40_combout ) # (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~41_combout ))))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~40_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[62]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~3 ),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~39 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~39_combout  = (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~39_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~39 .lut_mask = 16'h0F00;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout  = CARRY((!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~38_combout  & 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~39_combout  & !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 )))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~38_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[63]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~5 ),
	.combout(),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .lut_mask = 16'h0001;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  = \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout ),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~46 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~46_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout  & 
// !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~46_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~46 .lut_mask = 16'h00F0;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~47 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~47_combout  = (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~47_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~47 .lut_mask = 16'h3300;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[67]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~59 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~59_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~59_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~59 .lut_mask = 16'h00CC;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[66]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~50 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~50_combout  = (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~50_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~50 .lut_mask = 16'h0033;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  = (((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~49_combout ) # 
// (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~50_combout )))
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1  = CARRY((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~49_combout ) # (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~50_combout 
// ))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~49_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[65]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout  = CARRY((!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~57_combout  & 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~46_combout  & !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 )))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~57_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[68]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~5 ),
	.combout(),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .lut_mask = 16'h0001;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  = \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout ),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~51 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~51_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout  & 
// !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~51_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~51 .lut_mask = 16'h0A0A;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~61 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~61_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )) # 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & ((\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout )))))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~61_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~61 .lut_mask = 16'h7040;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~53 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~53_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout  & 
// !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~53_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~53 .lut_mask = 16'h00F0;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~55 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~55_combout  = (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~55_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~55 .lut_mask = 16'h0033;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout  = CARRY((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~54_combout ) # 
// (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~55_combout ))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~54_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[70]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout  = CARRY((!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~60_combout  & 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~53_combout  & !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout )))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~60_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[71]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ),
	.combout(),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .lut_mask = 16'h0001;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout  = CARRY((!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout  & 
// ((\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~52_combout ) # (\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~61_combout ))))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~52_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[72]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ),
	.combout(),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .lut_mask = 16'h000E;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY((!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~56_combout  & 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~51_combout  & !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout )))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~56_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|StageOut[73]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ),
	.combout(),
	.cout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h0001;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneii_lcell_comb \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N8
cycloneii_lcell_comb \operatorBlock|dis|Add3~0 (
// Equation(s):
// \operatorBlock|dis|Add3~0_combout  = (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  $ (VCC))) # 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ) # (GND)))
// \operatorBlock|dis|Add3~1  = CARRY((\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))

	.dataa(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Add3~0_combout ),
	.cout(\operatorBlock|dis|Add3~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Add3~0 .lut_mask = 16'h66DD;
defparam \operatorBlock|dis|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N10
cycloneii_lcell_comb \operatorBlock|dis|Add3~2 (
// Equation(s):
// \operatorBlock|dis|Add3~2_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (!\operatorBlock|dis|Add3~1 )) 
// # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\operatorBlock|dis|Add3~1  & VCC)))) # (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & 
// ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\operatorBlock|dis|Add3~1 ) # (GND))) # (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (!\operatorBlock|dis|Add3~1 ))))
// \operatorBlock|dis|Add3~3  = CARRY((\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & !\operatorBlock|dis|Add3~1 )) # 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ) # (!\operatorBlock|dis|Add3~1 ))))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Add3~1 ),
	.combout(\operatorBlock|dis|Add3~2_combout ),
	.cout(\operatorBlock|dis|Add3~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Add3~2 .lut_mask = 16'h694D;
defparam \operatorBlock|dis|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N28
cycloneii_lcell_comb \operatorBlock|dis|Add2~0 (
// Equation(s):
// \operatorBlock|dis|Add2~0_combout  = \operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  $ (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Add2~0 .lut_mask = 16'h55AA;
defparam \operatorBlock|dis|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N12
cycloneii_lcell_comb \operatorBlock|dis|Add3~4 (
// Equation(s):
// \operatorBlock|dis|Add3~4_combout  = \operatorBlock|dis|Add2~0_combout  $ (\operatorBlock|dis|Add3~3  $ (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))

	.dataa(vcc),
	.datab(\operatorBlock|dis|Add2~0_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(\operatorBlock|dis|Add3~3 ),
	.combout(\operatorBlock|dis|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Add3~4 .lut_mask = 16'h3CC3;
defparam \operatorBlock|dis|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N8
cycloneii_lcell_comb \operatorBlock|dis|WideOr13~0 (
// Equation(s):
// \operatorBlock|dis|WideOr13~0_combout  = (\operatorBlock|dis|Add3~0_combout  & (((\operatorBlock|dis|Add3~4_combout )))) # (!\operatorBlock|dis|Add3~0_combout  & (\operatorBlock|dis|Add3~2_combout  $ (((!\operatorBlock|dis|Add3~4_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )))))

	.dataa(\operatorBlock|dis|Add3~2_combout ),
	.datab(\operatorBlock|dis|Add3~0_combout ),
	.datac(\operatorBlock|dis|Add3~4_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr13~0 .lut_mask = 16'hE2E1;
defparam \operatorBlock|dis|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N26
cycloneii_lcell_comb \operatorBlock|dis|WideOr12~0 (
// Equation(s):
// \operatorBlock|dis|WideOr12~0_combout  = (\operatorBlock|dis|Add3~2_combout  & ((\operatorBlock|dis|Add3~4_combout ) # (\operatorBlock|dis|Add3~0_combout  $ (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )))) # 
// (!\operatorBlock|dis|Add3~2_combout  & (\operatorBlock|dis|Add3~0_combout  & (\operatorBlock|dis|Add3~4_combout )))

	.dataa(\operatorBlock|dis|Add3~2_combout ),
	.datab(\operatorBlock|dis|Add3~0_combout ),
	.datac(\operatorBlock|dis|Add3~4_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr12~0 .lut_mask = 16'hE8E2;
defparam \operatorBlock|dis|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N16
cycloneii_lcell_comb \operatorBlock|dis|WideOr11~0 (
// Equation(s):
// \operatorBlock|dis|WideOr11~0_combout  = (\operatorBlock|dis|Add3~2_combout  & (((\operatorBlock|dis|Add3~4_combout )))) # (!\operatorBlock|dis|Add3~2_combout  & (\operatorBlock|dis|Add3~0_combout  & ((\operatorBlock|dis|Add3~4_combout ) # 
// (\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))))

	.dataa(\operatorBlock|dis|Add3~2_combout ),
	.datab(\operatorBlock|dis|Add3~0_combout ),
	.datac(\operatorBlock|dis|Add3~4_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr11~0 .lut_mask = 16'hE4E0;
defparam \operatorBlock|dis|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N10
cycloneii_lcell_comb \operatorBlock|dis|WideOr10~0 (
// Equation(s):
// \operatorBlock|dis|WideOr10~0_combout  = (\operatorBlock|dis|Add3~0_combout  & ((\operatorBlock|dis|Add3~4_combout ) # ((\operatorBlock|dis|Add3~2_combout  & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )))) # 
// (!\operatorBlock|dis|Add3~0_combout  & (\operatorBlock|dis|Add3~2_combout  $ (((!\operatorBlock|dis|Add3~4_combout  & !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )))))

	.dataa(\operatorBlock|dis|Add3~2_combout ),
	.datab(\operatorBlock|dis|Add3~0_combout ),
	.datac(\operatorBlock|dis|Add3~4_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr10~0 .lut_mask = 16'hE2E9;
defparam \operatorBlock|dis|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N28
cycloneii_lcell_comb \operatorBlock|dis|WideOr9~0 (
// Equation(s):
// \operatorBlock|dis|WideOr9~0_combout  = ((\operatorBlock|dis|Add3~0_combout  & ((\operatorBlock|dis|Add3~4_combout ))) # (!\operatorBlock|dis|Add3~0_combout  & (\operatorBlock|dis|Add3~2_combout ))) # 
// (!\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(\operatorBlock|dis|Add3~2_combout ),
	.datab(\operatorBlock|dis|Add3~0_combout ),
	.datac(\operatorBlock|dis|Add3~4_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr9~0 .lut_mask = 16'hE2FF;
defparam \operatorBlock|dis|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N18
cycloneii_lcell_comb \operatorBlock|dis|WideOr8~0 (
// Equation(s):
// \operatorBlock|dis|WideOr8~0_combout  = (\operatorBlock|dis|Add3~2_combout  & (((\operatorBlock|dis|Add3~4_combout )))) # (!\operatorBlock|dis|Add3~2_combout  & ((\operatorBlock|dis|Add3~0_combout ) # ((!\operatorBlock|dis|Add3~4_combout  & 
// !\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))))

	.dataa(\operatorBlock|dis|Add3~2_combout ),
	.datab(\operatorBlock|dis|Add3~0_combout ),
	.datac(\operatorBlock|dis|Add3~4_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr8~0 .lut_mask = 16'hE4E5;
defparam \operatorBlock|dis|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N0
cycloneii_lcell_comb \operatorBlock|dis|WideOr7~0 (
// Equation(s):
// \operatorBlock|dis|WideOr7~0_combout  = (\operatorBlock|dis|Add3~4_combout ) # ((\operatorBlock|dis|Add3~2_combout  & ((\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ) # (!\operatorBlock|dis|Add3~0_combout ))) # 
// (!\operatorBlock|dis|Add3~2_combout  & (\operatorBlock|dis|Add3~0_combout )))

	.dataa(\operatorBlock|dis|Add3~2_combout ),
	.datab(\operatorBlock|dis|Add3~0_combout ),
	.datac(\operatorBlock|dis|Add3~4_combout ),
	.datad(\operatorBlock|dis|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr7~0 .lut_mask = 16'hFEF6;
defparam \operatorBlock|dis|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N20
cycloneii_lcell_comb \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 (
// Equation(s):
// \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout  = CARRY(!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout )

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .lut_mask = 16'h0055;
defparam \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N22
cycloneii_lcell_comb \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 (
// Equation(s):
// \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout  = CARRY((\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~1_cout ),
	.combout(),
	.cout(\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .lut_mask = 16'h000A;
defparam \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N24
cycloneii_lcell_comb \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 (
// Equation(s):
// \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout  = CARRY((!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout  & 
// !\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ))

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~3_cout ),
	.combout(),
	.cout(\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .lut_mask = 16'h0003;
defparam \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N26
cycloneii_lcell_comb \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 (
// Equation(s):
// \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout  = CARRY(!\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~5_cout ),
	.combout(),
	.cout(\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ));
// synopsys translate_off
defparam \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .lut_mask = 16'h000F;
defparam \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N28
cycloneii_lcell_comb \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 (
// Equation(s):
// \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  = \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~7_cout ),
	.combout(\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N0
cycloneii_lcell_comb \operatorBlock|dis|Add5~0 (
// Equation(s):
// \operatorBlock|dis|Add5~0_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & (\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  $ (VCC))) # 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout  & ((\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ) # (GND)))
// \operatorBlock|dis|Add5~1  = CARRY((\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ) # (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout ),
	.datab(\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operatorBlock|dis|Add5~0_combout ),
	.cout(\operatorBlock|dis|Add5~1 ));
// synopsys translate_off
defparam \operatorBlock|dis|Add5~0 .lut_mask = 16'h66DD;
defparam \operatorBlock|dis|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N2
cycloneii_lcell_comb \operatorBlock|dis|Add5~2 (
// Equation(s):
// \operatorBlock|dis|Add5~2_combout  = (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & (!\operatorBlock|dis|Add5~1 )) # (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout 
//  & (\operatorBlock|dis|Add5~1  & VCC))
// \operatorBlock|dis|Add5~3  = CARRY((\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout  & !\operatorBlock|dis|Add5~1 ))

	.dataa(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\operatorBlock|dis|Add5~1 ),
	.combout(\operatorBlock|dis|Add5~2_combout ),
	.cout(\operatorBlock|dis|Add5~3 ));
// synopsys translate_off
defparam \operatorBlock|dis|Add5~2 .lut_mask = 16'h5A0A;
defparam \operatorBlock|dis|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y19_N4
cycloneii_lcell_comb \operatorBlock|dis|Add5~4 (
// Equation(s):
// \operatorBlock|dis|Add5~4_combout  = \operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout  $ (\operatorBlock|dis|Add5~3  $ (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ))

	.dataa(vcc),
	.datab(\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout ),
	.cin(\operatorBlock|dis|Add5~3 ),
	.combout(\operatorBlock|dis|Add5~4_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|Add5~4 .lut_mask = 16'hC33C;
defparam \operatorBlock|dis|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \operatorBlock|dis|WideOr20~0 (
// Equation(s):
// \operatorBlock|dis|WideOr20~0_combout  = (\operatorBlock|dis|Add5~0_combout  & (((\operatorBlock|dis|Add5~4_combout )))) # (!\operatorBlock|dis|Add5~0_combout  & (\operatorBlock|dis|Add5~2_combout  $ (((!\operatorBlock|dis|Add5~4_combout  & 
// !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )))))

	.dataa(\operatorBlock|dis|Add5~2_combout ),
	.datab(\operatorBlock|dis|Add5~0_combout ),
	.datac(\operatorBlock|dis|Add5~4_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr20~0 .lut_mask = 16'hE2E1;
defparam \operatorBlock|dis|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N10
cycloneii_lcell_comb \operatorBlock|dis|WideOr19~0 (
// Equation(s):
// \operatorBlock|dis|WideOr19~0_combout  = (\operatorBlock|dis|Add5~2_combout  & ((\operatorBlock|dis|Add5~4_combout ) # (\operatorBlock|dis|Add5~0_combout  $ (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )))) # 
// (!\operatorBlock|dis|Add5~2_combout  & (\operatorBlock|dis|Add5~0_combout  & (\operatorBlock|dis|Add5~4_combout )))

	.dataa(\operatorBlock|dis|Add5~2_combout ),
	.datab(\operatorBlock|dis|Add5~0_combout ),
	.datac(\operatorBlock|dis|Add5~4_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr19~0 .lut_mask = 16'hE8E2;
defparam \operatorBlock|dis|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
cycloneii_lcell_comb \operatorBlock|dis|WideOr18~0 (
// Equation(s):
// \operatorBlock|dis|WideOr18~0_combout  = (\operatorBlock|dis|Add5~2_combout  & (((\operatorBlock|dis|Add5~4_combout )))) # (!\operatorBlock|dis|Add5~2_combout  & (\operatorBlock|dis|Add5~0_combout  & ((\operatorBlock|dis|Add5~4_combout ) # 
// (\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ))))

	.dataa(\operatorBlock|dis|Add5~2_combout ),
	.datab(\operatorBlock|dis|Add5~0_combout ),
	.datac(\operatorBlock|dis|Add5~4_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr18~0 .lut_mask = 16'hE4E0;
defparam \operatorBlock|dis|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
cycloneii_lcell_comb \operatorBlock|dis|WideOr17~0 (
// Equation(s):
// \operatorBlock|dis|WideOr17~0_combout  = (\operatorBlock|dis|Add5~0_combout  & ((\operatorBlock|dis|Add5~4_combout ) # ((\operatorBlock|dis|Add5~2_combout  & !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )))) # 
// (!\operatorBlock|dis|Add5~0_combout  & (\operatorBlock|dis|Add5~2_combout  $ (((!\operatorBlock|dis|Add5~4_combout  & !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )))))

	.dataa(\operatorBlock|dis|Add5~2_combout ),
	.datab(\operatorBlock|dis|Add5~0_combout ),
	.datac(\operatorBlock|dis|Add5~4_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr17~0 .lut_mask = 16'hE2E9;
defparam \operatorBlock|dis|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N0
cycloneii_lcell_comb \operatorBlock|dis|WideOr16~0 (
// Equation(s):
// \operatorBlock|dis|WideOr16~0_combout  = ((\operatorBlock|dis|Add5~0_combout  & ((\operatorBlock|dis|Add5~4_combout ))) # (!\operatorBlock|dis|Add5~0_combout  & (\operatorBlock|dis|Add5~2_combout ))) # 
// (!\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout )

	.dataa(\operatorBlock|dis|Add5~2_combout ),
	.datab(\operatorBlock|dis|Add5~0_combout ),
	.datac(\operatorBlock|dis|Add5~4_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr16~0 .lut_mask = 16'hE2FF;
defparam \operatorBlock|dis|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N22
cycloneii_lcell_comb \operatorBlock|dis|WideOr15~0 (
// Equation(s):
// \operatorBlock|dis|WideOr15~0_combout  = (\operatorBlock|dis|Add5~2_combout  & (((\operatorBlock|dis|Add5~4_combout )))) # (!\operatorBlock|dis|Add5~2_combout  & ((\operatorBlock|dis|Add5~0_combout ) # ((!\operatorBlock|dis|Add5~4_combout  & 
// !\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ))))

	.dataa(\operatorBlock|dis|Add5~2_combout ),
	.datab(\operatorBlock|dis|Add5~0_combout ),
	.datac(\operatorBlock|dis|Add5~4_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr15~0 .lut_mask = 16'hE4E5;
defparam \operatorBlock|dis|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N4
cycloneii_lcell_comb \operatorBlock|dis|WideOr14~0 (
// Equation(s):
// \operatorBlock|dis|WideOr14~0_combout  = (\operatorBlock|dis|Add5~4_combout ) # ((\operatorBlock|dis|Add5~2_combout  & ((\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ) # (!\operatorBlock|dis|Add5~0_combout ))) 
// # (!\operatorBlock|dis|Add5~2_combout  & (\operatorBlock|dis|Add5~0_combout )))

	.dataa(\operatorBlock|dis|Add5~2_combout ),
	.datab(\operatorBlock|dis|Add5~0_combout ),
	.datac(\operatorBlock|dis|Add5~4_combout ),
	.datad(\operatorBlock|dis|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\operatorBlock|dis|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \operatorBlock|dis|WideOr14~0 .lut_mask = 16'hFEF6;
defparam \operatorBlock|dis|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\operatorBlock|dis|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\operatorBlock|dis|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\operatorBlock|dis|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\operatorBlock|dis|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\operatorBlock|dis|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\operatorBlock|dis|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\operatorBlock|dis|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\operatorBlock|dis|WideOr13~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\operatorBlock|dis|WideOr12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\operatorBlock|dis|WideOr11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\operatorBlock|dis|WideOr10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\operatorBlock|dis|WideOr9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\operatorBlock|dis|WideOr8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\operatorBlock|dis|WideOr7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\operatorBlock|dis|WideOr20~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\operatorBlock|dis|WideOr19~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\operatorBlock|dis|WideOr18~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\operatorBlock|dis|WideOr17~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\operatorBlock|dis|WideOr16~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\operatorBlock|dis|WideOr15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\operatorBlock|dis|WideOr14~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(!\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(!\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(!\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(!\operatorBlock|dis|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
