--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml topModule.twx topModule.ncd -o topModule.twr topModule.pcf
-ucf cons.ucf

Design file:              topModule.ncd
Physical constraint file: topModule.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ADCorDDS    |    0.971(R)|    0.851(R)|clock_BUFGP       |   0.000|
switch<0>   |    0.148(R)|    0.982(R)|clock_BUFGP       |   0.000|
switch<1>   |    3.183(R)|    0.911(R)|clock_BUFGP       |   0.000|
switch<2>   |    3.221(R)|    0.925(R)|clock_BUFGP       |   0.000|
switch<3>   |    3.577(R)|    0.364(R)|clock_BUFGP       |   0.000|
switch<4>   |    3.575(R)|    0.372(R)|clock_BUFGP       |   0.000|
switch<5>   |    2.223(R)|   -0.005(R)|clock_BUFGP       |   0.000|
switch<6>   |    2.811(R)|    0.560(R)|clock_BUFGP       |   0.000|
switch<7>   |    1.228(R)|    0.891(R)|clock_BUFGP       |   0.000|
wea         |    1.507(R)|    1.260(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
clk200Khz   |    6.919(R)|clock_BUFGP       |   0.000|
leds<0>     |    7.110(R)|clock_BUFGP       |   0.000|
leds<1>     |    7.107(R)|clock_BUFGP       |   0.000|
leds<2>     |    8.002(R)|clock_BUFGP       |   0.000|
leds<3>     |    6.871(R)|clock_BUFGP       |   0.000|
leds<4>     |    6.678(R)|clock_BUFGP       |   0.000|
leds<5>     |    6.620(R)|clock_BUFGP       |   0.000|
leds<6>     |    6.713(R)|clock_BUFGP       |   0.000|
leds<7>     |    7.303(R)|clock_BUFGP       |   0.000|
oscilloscope|    7.091(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.721|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 24 16:19:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



