#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c232172ce0 .scope module, "orgate" "orgate" 2 47;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o000001c2321a6fd8 .functor BUFZ 1, C4<z>; HiZ drive
o000001c2321a7008 .functor BUFZ 1, C4<z>; HiZ drive
L_000001c2321734c0 .functor OR 1, o000001c2321a6fd8, o000001c2321a7008, C4<0>, C4<0>;
v000001c232173780_0 .net "a", 0 0, o000001c2321a6fd8;  0 drivers
v000001c232172e70_0 .net "b", 0 0, o000001c2321a7008;  0 drivers
v000001c232172f10_0 .net "y", 0 0, L_000001c2321734c0;  1 drivers
    .scope S_000001c232172ce0;
T_0 ;
    %vpi_call 2 55 "$display", "This is or - Gatelevel Modeling" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "or_gate.v";
