|seven_seg
max10_clk1_50 => count_0_seg[0].CLK
max10_clk1_50 => count_0_seg[1].CLK
max10_clk1_50 => count_0_seg[2].CLK
max10_clk1_50 => count_0_seg[3].CLK
max10_clk1_50 => count_time[0].CLK
max10_clk1_50 => count_time[1].CLK
max10_clk1_50 => count_time[2].CLK
max10_clk1_50 => count_time[3].CLK
max10_clk1_50 => count_time[4].CLK
max10_clk1_50 => count_time[5].CLK
max10_clk1_50 => count_time[6].CLK
max10_clk1_50 => count_time[7].CLK
max10_clk1_50 => count_time[8].CLK
max10_clk1_50 => count_time[9].CLK
max10_clk1_50 => count_time[10].CLK
max10_clk1_50 => count_time[11].CLK
max10_clk1_50 => count_time[12].CLK
max10_clk1_50 => count_time[13].CLK
max10_clk1_50 => count_time[14].CLK
max10_clk1_50 => count_time[15].CLK
max10_clk1_50 => count_time[16].CLK
max10_clk1_50 => count_time[17].CLK
max10_clk1_50 => count_time[18].CLK
max10_clk1_50 => count_time[19].CLK
max10_clk1_50 => count_time[20].CLK
max10_clk1_50 => count_time[21].CLK
max10_clk1_50 => count_time[22].CLK
max10_clk1_50 => count_time[23].CLK
max10_clk1_50 => count_time[24].CLK
max10_clk1_50 => count_time[25].CLK
max10_clk1_50 => count_time[26].CLK
max10_clk1_50 => clock_10:clock_10_inst.inclk0
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_time.OUTPUTSELECT
key[0] => count_0_seg.OUTPUTSELECT
key[0] => count_0_seg.OUTPUTSELECT
key[0] => count_0_seg.OUTPUTSELECT
key[0] => count_0_seg.OUTPUTSELECT
seg_0_0 << Mux0.DB_MAX_OUTPUT_PORT_TYPE
seg_0_1 << Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg_0_2 << Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg_0_3 << Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg_0_4 << Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg_0_5 << Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg_0_6 << Mux6.DB_MAX_OUTPUT_PORT_TYPE


|seven_seg|clock_10:clock_10_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|seven_seg|clock_10:clock_10_inst|altpll:altpll_component
inclk[0] => clock_10_altpll:auto_generated.inclk[0]
inclk[1] => clock_10_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|seven_seg|clock_10:clock_10_inst|altpll:altpll_component|clock_10_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


