--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 772 paths analyzed, 164 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.517ns.
--------------------------------------------------------------------------------
Slack:                  16.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.469ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y32.B3      net (fanout=3)        0.640   M_ctr_q_1
    SLICE_X16Y32.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y36.BMUX    Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y34.C2      net (fanout=1)        0.942   seg/ctr/Result[17]
    SLICE_X15Y34.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.875ns logic, 1.594ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  16.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X15Y32.B1      net (fanout=3)        1.219   M_ctr_q_13
    SLICE_X15Y32.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y35.A1      net (fanout=18)       1.064   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y35.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_11_rstpot
                                                       seg/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (1.062ns logic, 2.283ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  16.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.334ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X15Y32.B1      net (fanout=3)        1.219   M_ctr_q_13
    SLICE_X15Y32.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y34.A2      net (fanout=18)       1.053   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y34.CLK     Tas                   0.373   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_7_rstpot
                                                       seg/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (1.062ns logic, 2.272ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  16.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.323ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X15Y32.B1      net (fanout=3)        1.219   M_ctr_q_13
    SLICE_X15Y32.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y34.D1      net (fanout=18)       1.042   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y34.CLK     Tas                   0.373   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.062ns logic, 2.261ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  16.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.290ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X15Y32.B1      net (fanout=3)        1.219   M_ctr_q_13
    SLICE_X15Y32.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y34.B1      net (fanout=18)       1.009   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y34.CLK     Tas                   0.373   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.062ns logic, 2.228ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.281ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X16Y32.A5      net (fanout=3)        0.461   M_ctr_q_0
    SLICE_X16Y32.COUT    Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y36.BMUX    Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y34.C2      net (fanout=1)        0.942   seg/ctr/Result[17]
    SLICE_X15Y34.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.866ns logic, 1.415ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack:                  16.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.266ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.DQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_2
    SLICE_X16Y32.C3      net (fanout=3)        0.592   M_ctr_q_2
    SLICE_X16Y32.COUT    Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_2_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y36.BMUX    Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y34.C2      net (fanout=1)        0.942   seg/ctr/Result[17]
    SLICE_X15Y34.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.720ns logic, 1.546ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  16.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y32.B3      net (fanout=3)        0.640   M_ctr_q_1
    SLICE_X16Y32.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y36.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y34.B3      net (fanout=1)        0.813   seg/ctr/Result[16]
    SLICE_X15Y34.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.785ns logic, 1.465ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  16.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.206ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.293 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y32.B3      net (fanout=3)        0.640   M_ctr_q_1
    SLICE_X16Y32.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.AMUX    Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X17Y35.B2      net (fanout=1)        0.865   seg/ctr/Result[12]
    SLICE_X17Y35.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (1.692ns logic, 1.514ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  16.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.157ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.293 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y32.B3      net (fanout=3)        0.640   M_ctr_q_1
    SLICE_X16Y32.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.CMUX    Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X17Y35.D2      net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X17Y35.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (1.751ns logic, 1.406ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  16.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.132ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.188 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X14Y31.B1      net (fanout=3)        0.820   M_ctr_q_1
    SLICE_X14Y31.COUT    Topcyb                0.448   sc/Madd_M_stateCounter_d_cy[3]
                                                       M_ctr_q_1_rt
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X14Y32.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X14Y33.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X14Y34.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X14Y35.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X14Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X14Y37.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X15Y37.A6      net (fanout=1)        0.167   sc/M_stateCounter_d[26]
    SLICE_X15Y37.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (1.995ns logic, 1.137ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack:                  16.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.127ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X15Y32.B1      net (fanout=3)        1.219   M_ctr_q_13
    SLICE_X15Y32.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y34.C3      net (fanout=18)       0.846   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y34.CLK     Tas                   0.373   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_9_rstpot
                                                       seg/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (1.062ns logic, 2.065ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.110ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y32.B3      net (fanout=3)        0.640   M_ctr_q_1
    SLICE_X16Y32.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.AMUX    Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X17Y34.B2      net (fanout=1)        0.865   seg/ctr/Result[8]
    SLICE_X17Y34.CLK     Tas                   0.373   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (1.599ns logic, 1.511ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  16.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.126ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X15Y32.B1      net (fanout=3)        1.219   M_ctr_q_13
    SLICE_X15Y32.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y35.C4      net (fanout=18)       0.845   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y35.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (1.062ns logic, 2.064ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_4
    SLICE_X15Y31.A3      net (fanout=3)        0.833   M_ctr_q_4
    SLICE_X15Y31.A       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X17Y35.B1      net (fanout=18)       1.217   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X17Y35.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.062ns logic, 2.050ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X15Y32.B1      net (fanout=3)        1.219   M_ctr_q_13
    SLICE_X15Y32.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y33.D2      net (fanout=18)       0.825   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y33.CLK     Tas                   0.373   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.062ns logic, 2.044ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.093ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_3
    SLICE_X16Y32.D5      net (fanout=3)        0.435   M_ctr_q_3
    SLICE_X16Y32.COUT    Topcyd                0.312   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_3_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y36.BMUX    Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y34.C2      net (fanout=1)        0.942   seg/ctr/Result[17]
    SLICE_X15Y34.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.093ns (1.704ns logic, 1.389ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  16.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.092ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.295 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X15Y32.B1      net (fanout=3)        1.219   M_ctr_q_13
    SLICE_X15Y32.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X15Y34.A1      net (fanout=18)       0.811   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X15Y34.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (1.062ns logic, 2.030ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.083ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y32.B3      net (fanout=3)        0.640   M_ctr_q_1
    SLICE_X16Y32.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.DMUX    Tcind                 0.320   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X15Y34.A5      net (fanout=1)        0.642   seg/ctr/Result[15]
    SLICE_X15Y34.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (1.792ns logic, 1.291ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack:                  16.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X15Y32.B1      net (fanout=3)        1.219   M_ctr_q_13
    SLICE_X15Y32.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y35.D4      net (fanout=18)       0.815   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X17Y35.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (1.062ns logic, 2.034ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.060ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.293 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X15Y31.A2      net (fanout=3)        0.781   M_ctr_q_1
    SLICE_X15Y31.A       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X17Y35.B1      net (fanout=18)       1.217   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X17Y35.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (1.062ns logic, 1.998ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.061ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y32.B3      net (fanout=3)        0.640   M_ctr_q_1
    SLICE_X16Y32.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.CMUX    Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X17Y34.D2      net (fanout=1)        0.757   seg/ctr/Result[10]
    SLICE_X17Y34.CLK     Tas                   0.373   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.061ns (1.658ns logic, 1.403ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  16.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.061ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_5
    SLICE_X16Y33.B4      net (fanout=3)        0.328   M_ctr_q_5
    SLICE_X16Y33.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_5_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y36.BMUX    Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y34.C2      net (fanout=1)        0.942   seg/ctr/Result[17]
    SLICE_X15Y34.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.061ns (1.782ns logic, 1.279ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack:                  16.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.057ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.293 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X15Y31.A1      net (fanout=3)        0.778   M_ctr_q_0
    SLICE_X15Y31.A       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X17Y35.B1      net (fanout=18)       1.217   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X17Y35.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (1.062ns logic, 1.995ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X16Y32.A5      net (fanout=3)        0.461   M_ctr_q_0
    SLICE_X16Y32.COUT    Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y36.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y34.B3      net (fanout=1)        0.813   seg/ctr/Result[16]
    SLICE_X15Y34.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.776ns logic, 1.286ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack:                  16.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.055ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.297 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X15Y32.B1      net (fanout=3)        1.219   M_ctr_q_13
    SLICE_X15Y32.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X15Y32.D1      net (fanout=18)       0.774   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X15Y32.CLK     Tas                   0.373   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_2_rstpot
                                                       seg/ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (1.062ns logic, 1.993ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.047ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.DQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_2
    SLICE_X16Y32.C3      net (fanout=3)        0.592   M_ctr_q_2
    SLICE_X16Y32.COUT    Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_2_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y36.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y34.B3      net (fanout=1)        0.813   seg/ctr/Result[16]
    SLICE_X15Y34.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (1.630ns logic, 1.417ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  16.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.039ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_5
    SLICE_X15Y31.A4      net (fanout=3)        0.760   M_ctr_q_5
    SLICE_X15Y31.A       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X17Y35.B1      net (fanout=18)       1.217   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X17Y35.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (1.062ns logic, 1.977ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  16.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.018ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.293 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X16Y32.A5      net (fanout=3)        0.461   M_ctr_q_0
    SLICE_X16Y32.COUT    Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y33.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.AMUX    Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X17Y35.B2      net (fanout=1)        0.865   seg/ctr/Result[12]
    SLICE_X17Y35.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (1.683ns logic, 1.335ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  16.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.016ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_6
    SLICE_X16Y33.C5      net (fanout=3)        0.438   M_ctr_q_6
    SLICE_X16Y33.COUT    Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_6_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y34.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y36.BMUX    Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y34.C2      net (fanout=1)        0.942   seg/ctr/Result[17]
    SLICE_X15Y34.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (1.627ns logic, 1.389ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[19]/CLK
  Logical resource: sc/M_stateCounter_q_18/CK
  Location pin: SLICE_X14Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[19]/CLK
  Logical resource: sc/M_stateCounter_q_19/CK
  Location pin: SLICE_X14Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_20/CK
  Location pin: SLICE_X14Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_21/CK
  Location pin: SLICE_X14Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_22/CK
  Location pin: SLICE_X14Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_23/CK
  Location pin: SLICE_X14Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[25]/CLK
  Logical resource: sc/M_stateCounter_q_24/CK
  Location pin: SLICE_X14Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[25]/CLK
  Logical resource: sc/M_stateCounter_q_25/CK
  Location pin: SLICE_X14Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd9/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd10/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd11/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd6/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd7/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd8/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X11Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X11Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X11Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_2/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X15Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_2/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X15Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_2/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X15Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X15Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X15Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X15Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.517|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 772 paths, 0 nets, and 229 connections

Design statistics:
   Minimum period:   3.517ns{1}   (Maximum frequency: 284.333MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct  4 09:11:22 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



