
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -70 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /media/riteshkr/vaibhav/CS220Labs/Lab7_2/lab7a2/pa.fromHdl.tcl
# create_project -name lab7a2 -dir "/media/riteshkr/vaibhav/CS220Labs/Lab7_2/lab7a2/planAhead_run_2" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "lcd_welcome.ucf" [current_fileset -constrset]
Adding file '/media/riteshkr/vaibhav/CS220Labs/Lab7_2/lab7a2/lcd_welcome.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {lcd_welcome.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top lcd_welcome $srcset
# add_files [list {lcd_welcome.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/media/riteshkr/vaibhav/CS220Labs/Lab7_2/lab7a2/lcd_welcome.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/media/riteshkr/vaibhav/CS220Labs/Lab7_2/lab7a2/lcd_welcome.ucf]
Finished Parsing UCF File [/media/riteshkr/vaibhav/CS220Labs/Lab7_2/lab7a2/lcd_welcome.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 067a1c15
open_rtl_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2823.809 ; gain = 127.277
update_compile_order -fileset sim_1
startgroup
set_property package_pin H18 [get_ports {y[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {y[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {y[0]}]
endgroup
set_property iostandard LVTTL [get_ports [list {y[2]} {y[1]} {y[0]}]]
set_property pulltype PULLUP [get_ports [list {y[2]} {y[1]} {y[0]}]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin V4 [get_ports pb1]
endgroup
startgroup
set_property package_pin H13 [get_ports pb2]
endgroup
startgroup
set_property package_pin K17 [get_ports pb3]
endgroup
startgroup
set_property package_pin D18 [get_ports pb4]
endgroup
set_property iostandard LVTTL [get_ports [list pb1]]
set_property iostandard LVTTL [get_ports [list pb2]]
set_property iostandard LVTTL [get_ports [list pb3]]
set_property iostandard LVTTL [get_ports [list pb4]]
set_property pulltype PULLDOWN [get_ports [list pb1]]
set_property pulltype PULLDOWN [get_ports [list pb2]]
set_property pulltype PULLDOWN [get_ports [list pb3]]
set_property pulltype PULLDOWN [get_ports [list pb4]]
set_property iostandard LVCMOS33 [get_ports [list lcd4]]
set_property iostandard LVCMOS33 [get_ports [list lcd5]]
set_property iostandard LVCMOS33 [get_ports [list lcd6]]
set_property iostandard LVCMOS33 [get_ports [list lcd7]]
set_property iostandard LVCMOS33 [get_ports [list lcd_e]]
set_property iostandard LVCMOS33 [get_ports [list lcd_rs]]
set_property iostandard LVCMOS33 [get_ports [list lcd_rw]]
set_property drive 4 [get_ports [list lcd4]]
set_property drive 4 [get_ports [list lcd5]]
set_property drive 4 [get_ports [list lcd6]]
set_property drive 4 [get_ports [list lcd_e]]
set_property drive 4 [get_ports [list lcd7]]
set_property drive 4 [get_ports [list lcd_rw]]
set_property drive 4 [get_ports [list lcd_rs]]
startgroup
set_property package_pin R15 [get_ports lcd4]
endgroup
startgroup
set_property package_pin R16 [get_ports lcd5]
endgroup
startgroup
set_property package_pin P17 [get_ports lcd6]
endgroup
startgroup
set_property package_pin M15 [get_ports lcd7]
endgroup
startgroup
set_property package_pin M18 [get_ports lcd_e]
endgroup
startgroup
set_property package_pin L18 [get_ports lcd_rs]
endgroup
save_constraints
startgroup
set_property package_pin L17 [get_ports lcd_rw]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Mar 11 15:58:04 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
