Analysis & Synthesis report for SerDes_Sys
Sat Apr  6 00:01:07 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SerDes_Sys|channel_state
 12. State Machine - |SerDes_Sys|noise_state
 13. State Machine - |SerDes_Sys|grey_encode_INT:grey_encode_INT|bit_idx
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Top-level Entity: |SerDes_Sys
 21. Source assignments for ISI_channel_ocm:channel
 22. Source assignments for DFE_prl:DFE
 23. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 24. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 25. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug
 26. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break
 29. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace
 30. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im
 31. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem
 32. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 33. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck
 34. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 35. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 36. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk
 37. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 38. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 39. Source assignments for NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated
 40. Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0
 41. Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 42. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux
 43. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux_001
 44. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux
 45. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux_001
 46. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux_002
 47. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller
 48. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001
 51. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 52. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 53. Parameter Settings for User Entity Instance: Top-level Entity: |SerDes_Sys
 54. Parameter Settings for User Entity Instance: pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i
 55. Parameter Settings for User Entity Instance: prbs31:prbs31
 56. Parameter Settings for User Entity Instance: pam_4_encode_INT:pam_4_encode_INT
 57. Parameter Settings for User Entity Instance: ISI_channel_ocm:channel
 58. Parameter Settings for User Entity Instance: noise_128_wrapper:noise_wrapper_noise
 59. Parameter Settings for User Entity Instance: noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut
 60. Parameter Settings for User Entity Instance: DFE_prl:DFE
 61. Parameter Settings for User Entity Instance: DFE_prl:DFE|decision_maker_prl:DM
 62. Parameter Settings for User Entity Instance: pam_4_decode_INT:pd
 63. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a
 64. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 65. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b
 66. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 67. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 68. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 69. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram
 70. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 71. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 72. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 73. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 74. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 75. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy
 76. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem
 77. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram
 78. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 79. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 80. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 81. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 82. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator
 83. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 84. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 85. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 86. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 87. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent
 90. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
 93. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router_001|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_003|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_004|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
101. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
102. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
105. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
106. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
107. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
108. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
111. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
112. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
113. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller
114. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
115. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
116. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001
117. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
118. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
119. altsyncram Parameter Settings by Entity Instance
120. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
121. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001"
122. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
123. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller"
124. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
125. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
126. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode"
127. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode"
128. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
129. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
130. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo"
131. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent"
132. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
133. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
134. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
135. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
136. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
137. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator"
138. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
139. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
140. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
141. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_uart_0:uart_0"
142. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem"
143. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy"
144. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
145. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
146. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib"
147. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
148. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
149. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace"
150. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk"
151. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk"
152. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug"
153. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci"
154. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench"
155. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0"
156. Port Connectivity Checks: "NIOS_UART:u0"
157. Port Connectivity Checks: "DFE_prl:DFE"
158. Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut"
159. Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise"
160. Port Connectivity Checks: "pll:G100MHz"
161. Post-Synthesis Netlist Statistics for Top Partition
162. Elapsed Time Per Partition
163. Analysis & Synthesis Messages
164. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr  6 00:01:06 2024          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; SerDes_Sys                                     ;
; Top-level Entity Name           ; SerDes_Sys                                     ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 10281                                          ;
; Total pins                      ; 27                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 583,680                                        ;
; Total DSP Blocks                ; 3                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SerDes_Sys         ; SerDes_Sys         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Remove Duplicate Registers                                                      ; Off                ; On                 ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 3.57        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.3%      ;
;     Processor 3            ;  24.3%      ;
;     Processor 4            ;  20.7%      ;
;     Processor 5            ;  18.6%      ;
;     Processor 6            ;  18.4%      ;
;     Processor 7            ;  16.0%      ;
;     Processor 8            ;  15.5%      ;
;     Processor 9            ;  14.9%      ;
;     Processor 10           ;  14.9%      ;
;     Processor 11           ;  14.9%      ;
;     Processor 12           ;  14.9%      ;
;     Processor 13           ;  14.9%      ;
;     Processor 14           ;  14.9%      ;
;     Processor 15           ;  14.9%      ;
;     Processor 16           ;  14.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                     ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                         ; Library     ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; rtl/Tx_overflow_change/PAM_4_decoder_INT.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_decoder_INT.sv                                                          ;             ;
; rtl/Tx_overflow_change/gray_decoder_INT.v                                                            ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/gray_decoder_INT.v                                                            ;             ;
; rtl/Tx_overflow_change/prbs_INT.v                                                                    ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/prbs_INT.v                                                                    ;             ;
; rtl/Tx_overflow_change/PAM_4_encoder_INT.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_encoder_INT.sv                                                          ;             ;
; rtl/Tx_overflow_change/gray_encoder_INT.v                                                            ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/gray_encoder_INT.v                                                            ;             ;
; rtl/Rx_sim/Rx_prl_ocm.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/Rx_prl_ocm.sv                                                                             ;             ;
; rtl/Rx_sim/decision_maker_prl.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/decision_maker_prl.sv                                                                     ;             ;
; rtl/channel_sim/channel_model_ocm.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/channel_sim/channel_model_ocm.sv                                                                 ;             ;
; rtl/noise/noise_128.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv                                                                               ;             ;
; qsys/NIOS_UART/synthesis/NIOS_UART.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/NIOS_UART.v                                                                 ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v                                        ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v                                      ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv                                          ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v                                    ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v                  ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv                           ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux.sv                         ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv                           ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv                         ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv                        ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv                            ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv                                    ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv                                ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv                               ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v                                               ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v                                               ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v                                          ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v                                          ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v                                         ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v                                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v                          ; NIOS_UART   ;
; rtl/noise/urng_64.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/urng_64.sv                                                                                 ;             ;
; rtl/noise/noise_wrapper.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_wrapper.sv                                                                           ;             ;
; rtl/SerDes_Sys.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv                                                                                    ;             ;
; ips/pll.v                                                                                            ; yes             ; User Wizard-Generated File                   ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/ips/pll.v                                                                                            ; pll         ;
; ips/pll/pll_0002.v                                                                                   ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/ips/pll/pll_0002.v                                                                                   ; pll         ;
; altera_pll.v                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v                                                                                                                               ;             ;
; altsyncram.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                             ;             ;
; stratix_ram_block.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                      ;             ;
; lpm_mux.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                ;             ;
; lpm_decode.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                             ;             ;
; aglobal221.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                                                             ;             ;
; a_rdenreg.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                              ;             ;
; altrom.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                                                 ;             ;
; altram.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                                                                 ;             ;
; altdpram.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                                               ;             ;
; db/altsyncram_msi1.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/altsyncram_msi1.tdf                                                                               ;             ;
; altera_std_synchronizer.v                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                  ;             ;
; db/altsyncram_qid1.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/altsyncram_qid1.tdf                                                                               ;             ;
; sld_virtual_jtag_basic.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                          ;             ;
; db/altsyncram_lia2.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/altsyncram_lia2.tdf                                                                               ;             ;
; rtl/mem_prob/uart_test_1_2_sigma6.hex                                                                ; yes             ; Auto-Found Memory Initialization File        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex                                                                ;             ;
; db/decode_0na.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/decode_0na.tdf                                                                                    ;             ;
; db/mux_tib.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/mux_tib.tdf                                                                                       ;             ;
; db/mux_2jb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/mux_2jb.tdf                                                                                       ;             ;
; sld_hub.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                ; altera_sld  ;
; db/ip/sldebe3d027/alt_sld_fab.v                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/alt_sld_fab.v                                                                      ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v                                               ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                        ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                     ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File               ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                   ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                     ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                           ;             ;
; sld_rom_sr.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                             ;             ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 7264                                                                 ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 6167                                                                 ;
;     -- 7 input functions                    ; 37                                                                   ;
;     -- 6 input functions                    ; 3497                                                                 ;
;     -- 5 input functions                    ; 716                                                                  ;
;     -- 4 input functions                    ; 654                                                                  ;
;     -- <=3 input functions                  ; 1263                                                                 ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 10281                                                                ;
;                                             ;                                                                      ;
; I/O pins                                    ; 27                                                                   ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 583680                                                               ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 3                                                                    ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 1                                                                    ;
;     -- PLLs                                 ; 1                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 10829                                                                ;
; Total fan-out                               ; 79320                                                                ;
; Average fan-out                             ; 4.62                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |SerDes_Sys                                                                                                                             ; 6167 (231)          ; 10281 (242)               ; 583680            ; 3          ; 27   ; 0            ; |SerDes_Sys                                                                                                                                                                                                                                                                                                                                                                                                                      ; SerDes_Sys                                        ; work         ;
;    |DFE_prl:DFE|                                                                                                                        ; 306 (293)           ; 81 (73)                   ; 0                 ; 1          ; 0    ; 0            ; |SerDes_Sys|DFE_prl:DFE                                                                                                                                                                                                                                                                                                                                                                                                          ; DFE_prl                                           ; work         ;
;       |decision_maker_prl:DM|                                                                                                           ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM                                                                                                                                                                                                                                                                                                                                                                                    ; decision_maker_prl                                ; work         ;
;    |ISI_channel_ocm:channel|                                                                                                            ; 66 (66)             ; 100 (100)                 ; 0                 ; 2          ; 0    ; 0            ; |SerDes_Sys|ISI_channel_ocm:channel                                                                                                                                                                                                                                                                                                                                                                                              ; ISI_channel_ocm                                   ; work         ;
;    |NIOS_UART:u0|                                                                                                                       ; 1760 (0)            ; 846 (0)                   ; 583680            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0                                                                                                                                                                                                                                                                                                                                                                                                         ; NIOS_UART                                         ; NIOS_UART    ;
;       |NIOS_UART_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 229 (0)             ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0                       ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                       ; NIOS_UART_mm_interconnect_0_cmd_demux             ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0_cmd_demux             ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                              ; 59 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0_cmd_mux               ; NIOS_UART    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                              ; 21 (17)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0_cmd_mux               ; NIOS_UART    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 55 (51)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                               ; NIOS_UART_mm_interconnect_0_cmd_mux               ; NIOS_UART    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_router:router_001|                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                             ; NIOS_UART_mm_interconnect_0_router                ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_router:router|                                                                                    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                 ; NIOS_UART_mm_interconnect_0_router                ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                       ; NIOS_UART_mm_interconnect_0_rsp_demux             ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                       ; NIOS_UART_mm_interconnect_0_rsp_demux             ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0_rsp_demux             ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0_rsp_mux               ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                               ; NIOS_UART_mm_interconnect_0_rsp_mux               ; NIOS_UART    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; NIOS_UART    ;
;          |altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|                                                                          ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; NIOS_UART    ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NIOS_UART    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; NIOS_UART    ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                        ; NIOS_UART    ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                   ; NIOS_UART    ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                   ; NIOS_UART    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; NIOS_UART    ;
;          |altera_merlin_slave_translator:on_chip_mem_s1_translator|                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; NIOS_UART    ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 7 (7)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; NIOS_UART    ;
;       |NIOS_UART_nios2_gen2_0:nios2_gen2_0|                                                                                             ; 703 (0)             ; 621 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                     ; NIOS_UART_nios2_gen2_0                            ; NIOS_UART    ;
;          |NIOS_UART_nios2_gen2_0_cpu:cpu|                                                                                               ; 703 (511)           ; 621 (307)                 ; 10240             ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; NIOS_UART_nios2_gen2_0_cpu                        ; NIOS_UART    ;
;             |NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|                                             ; 192 (9)             ; 314 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                        ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci              ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|                      ; 83 (0)              ; 98 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                      ; NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper    ; NIOS_UART    ;
;                   |NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|                     ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk     ; NIOS_UART    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                           ; work         ;
;                   |NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|                           ; 73 (73)             ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck                                                            ; NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck        ; NIOS_UART    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                           ; work         ;
;                   |sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|                            ; 5 (5)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                            ; NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg       ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|                              ; 4 (4)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                              ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break        ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|                              ; 6 (6)               ; 11 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                              ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug        ; NIOS_UART    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                         ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work         ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|                                    ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                                                    ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im           ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace|                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                                                            ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace       ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|                                    ; 76 (76)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                    ; NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem           ; NIOS_UART    ;
;                   |NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module   ; NIOS_UART    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                   ; work         ;
;             |NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                         ; NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module ; NIOS_UART    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                ; altsyncram_msi1                                   ; work         ;
;             |NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                         ; NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module ; NIOS_UART    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                ; altsyncram_msi1                                   ; work         ;
;       |NIOS_UART_on_chip_mem:on_chip_mem|                                                                                               ; 723 (1)             ; 10 (0)                    ; 573440            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem                                                                                                                                                                                                                                                                                                                                                                       ; NIOS_UART_on_chip_mem                             ; NIOS_UART    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 722 (0)             ; 10 (0)                    ; 573440            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;             |altsyncram_lia2:auto_generated|                                                                                            ; 722 (0)             ; 10 (10)                   ; 573440            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated                                                                                                                                                                                                                                                                                                              ; altsyncram_lia2                                   ; work         ;
;                |decode_0na:decode2|                                                                                                     ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated|decode_0na:decode2                                                                                                                                                                                                                                                                                           ; decode_0na                                        ; work         ;
;                |decode_0na:decode3|                                                                                                     ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated|decode_0na:decode3                                                                                                                                                                                                                                                                                           ; decode_0na                                        ; work         ;
;                |mux_2jb:mux5|                                                                                                           ; 451 (451)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated|mux_2jb:mux5                                                                                                                                                                                                                                                                                                 ; mux_2jb                                           ; work         ;
;                |mux_tib:mux4|                                                                                                           ; 226 (226)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated|mux_tib:mux4                                                                                                                                                                                                                                                                                                 ; mux_tib                                           ; work         ;
;       |NIOS_UART_uart_0:uart_0|                                                                                                         ; 92 (0)              ; 93 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                                                                 ; NIOS_UART_uart_0                                  ; NIOS_UART    ;
;          |NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|                                                                              ; 22 (22)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs                                                                                                                                                                                                                                                                                                                                 ; NIOS_UART_uart_0_regs                             ; NIOS_UART    ;
;          |NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|                                                                                  ; 46 (46)             ; 38 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx                                                                                                                                                                                                                                                                                                                                     ; NIOS_UART_uart_0_rx                               ; NIOS_UART    ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer                           ; work         ;
;          |NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|                                                                                  ; 24 (24)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx                                                                                                                                                                                                                                                                                                                                     ; NIOS_UART_uart_0_tx                               ; NIOS_UART    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; NIOS_UART    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; NIOS_UART    ;
;    |grey_decode_INT:gd|                                                                                                                 ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|grey_decode_INT:gd                                                                                                                                                                                                                                                                                                                                                                                                   ; grey_decode_INT                                   ; work         ;
;    |grey_encode_INT:grey_encode_INT|                                                                                                    ; 5 (5)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|grey_encode_INT:grey_encode_INT                                                                                                                                                                                                                                                                                                                                                                                      ; grey_encode_INT                                   ; work         ;
;    |noise_128_wrapper:noise_wrapper_noise|                                                                                              ; 3665 (10)           ; 8881 (10)                 ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise                                                                                                                                                                                                                                                                                                                                                                                ; noise_128_wrapper                                 ; work         ;
;       |noise_128:noise_128|                                                                                                             ; 3655 (3440)         ; 8871 (8631)               ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128                                                                                                                                                                                                                                                                                                                                                            ; noise_128                                         ; work         ;
;          |urng_64:dut|                                                                                                                  ; 215 (215)           ; 240 (240)                 ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut                                                                                                                                                                                                                                                                                                                                                ; urng_64                                           ; work         ;
;    |pam_4_decode_INT:pd|                                                                                                                ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pam_4_decode_INT:pd                                                                                                                                                                                                                                                                                                                                                                                                  ; pam_4_decode_INT                                  ; work         ;
;    |pam_4_encode_INT:pam_4_encode_INT|                                                                                                  ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pam_4_encode_INT:pam_4_encode_INT                                                                                                                                                                                                                                                                                                                                                                                    ; pam_4_encode_INT                                  ; work         ;
;    |pll:G100MHz|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz                                                                                                                                                                                                                                                                                                                                                                                                          ; pll                                               ; pll          ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                                                                                        ; pll_0002                                          ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                ; altera_pll                                        ; work         ;
;    |prbs31:prbs31|                                                                                                                      ; 28 (28)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|prbs31:prbs31                                                                                                                                                                                                                                                                                                                                                                                                        ; prbs31                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                  ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 76 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 71 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (57)             ; 71 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                     ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                             ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                           ; sld_shadow_jsm                                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                  ;
; NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                             ; AUTO ; True Dual Port   ; 17920        ; 32           ; 8960         ; 64           ; 573440 ; rtl/mem_prob/uart_test_1_2_sigma6.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Independent 18x18 plus 36         ; 1           ;
; Total number of DSP blocks        ; 3           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 2           ;
; Fixed Point Mixed Sign Multiplier ; 1           ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File     ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; altera_pll                      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|pll:G100MHz                                                                                                                                                                                                                                                         ; ips/pll.v           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; N/A    ; Qsys                            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0                                                                                                                                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_irq_mapper               ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_irq_mapper:irq_mapper                                                                                                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_mm_interconnect          ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                          ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                          ; qsys/NIOS_UART.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                          ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                              ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                          ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                          ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_agent      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                             ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                   ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_agent      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                         ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                               ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent                                                                                                                                                           ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator                                                                                                                                                 ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router_001                                                                                                                                                            ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002                                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_003                                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_004                                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                          ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                              ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                          ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                           ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_nios2_gen2               ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu                                                                                                                                                                                     ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem                                                                                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; qsys/NIOS_UART.qsys ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                             ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_uart              ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0                                                                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |SerDes_Sys|channel_state                                                           ;
+-------------------------+------------------------+-------------------------+------------------------+
; Name                    ; channel_state.WAIT_MEM ; channel_state.DONE_WAIT ; channel_state.LOAD_MEM ;
+-------------------------+------------------------+-------------------------+------------------------+
; channel_state.WAIT_MEM  ; 0                      ; 0                       ; 0                      ;
; channel_state.LOAD_MEM  ; 1                      ; 0                       ; 1                      ;
; channel_state.DONE_WAIT ; 1                      ; 1                       ; 0                      ;
+-------------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |SerDes_Sys|noise_state                                                     ;
+-----------------------+----------------------+-----------------------+----------------------+
; Name                  ; noise_state.WAIT_MEM ; noise_state.DONE_WAIT ; noise_state.LOAD_MEM ;
+-----------------------+----------------------+-----------------------+----------------------+
; noise_state.WAIT_MEM  ; 0                    ; 0                     ; 0                    ;
; noise_state.LOAD_MEM  ; 1                    ; 0                     ; 1                    ;
; noise_state.DONE_WAIT ; 1                    ; 1                     ; 0                    ;
+-----------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |SerDes_Sys|grey_encode_INT:grey_encode_INT|bit_idx ;
+------------+------------+------------+------------------------------+
; Name       ; bit_idx.00 ; bit_idx.10 ; bit_idx.01                   ;
+------------+------------+------------+------------------------------+
; bit_idx.00 ; 0          ; 0          ; 0                            ;
; bit_idx.01 ; 1          ; 0          ; 1                            ;
; bit_idx.10 ; 1          ; 1          ; 0                            ;
+------------+------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace|trc_on                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|DRsize[1]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|DRsize[0]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|DRsize[2]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_e1dr                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[1]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[2]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|waitrequest                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|vs_e1dr_d1                                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|vs_uir_d1                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[3]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[4]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[5]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[6]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                              ; yes                                                              ; yes                                        ;
; addr2[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[1]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[2]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[3]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[4]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[5]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[6]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[7]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[8]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[9]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[10]                                                                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; addr2[11]                                                                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; addr2[12]                                                                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; addr2[13]                                                                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[17]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[16]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[15]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[6]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[5]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[4]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[3]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[14]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[13]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[12]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[11]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[10]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[9]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[8]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[7]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][5]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][4]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][2]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][15]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][14]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][13]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][12]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][11]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][10]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][9]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][8]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][7]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][6]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][3]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][1]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][0]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][16]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][17]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][18]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][19]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][20]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][21]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][22]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][23]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][24]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][25]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][26]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][27]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][28]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][29]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][30]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][31]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][15]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][14]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][13]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][12]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][11]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][10]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][9]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][8]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][7]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][6]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][5]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][3]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][2]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][4]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][1]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][0]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][16]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][17]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][18]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][19]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][20]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][21]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][22]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][23]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][24]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][25]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][26]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][27]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][28]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][29]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][30]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][31]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][0]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][1]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][2]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][3]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][4]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][5]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][6]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][7]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][8]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][9]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][10]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][11]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][12]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][13]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][14]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][15]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][16]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][17]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][18]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][19]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][20]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][21]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][22]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][23]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][24]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][16]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][17]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][18]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][19]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][20]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][21]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][22]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][23]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][24]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][25]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][26]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][27]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][28]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][29]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][30]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][31]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 355                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                                                          ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator|av_chipselect_pre                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[10..15]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1       ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0       ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break       ; Stuck at GND due to stuck port data_in ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|i[8..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; pam_4_encode_INT:pam_4_encode_INT|voltage_level_out[0,1]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                      ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel6[0..5]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel5[0..4]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel4[0..3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel3[0..2]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel2[0,1]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel1[0]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][63]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][62]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][61]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][60]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][59]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][58]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][57]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][56]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][55]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][54]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][53]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][52]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][51]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][50]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][49]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][48]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][47]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][46]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][45]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][44]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][43]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][42]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][41]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][40]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][39]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][38]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][37]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][36]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][35]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][34]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][33]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][32]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][31]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][30]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][29]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][28]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][27]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][26]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][25]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][24]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][23]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][22]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][21]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][20]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][19]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][18]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][17]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][16]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][15]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][14]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][13]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][12]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][11]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][10]                                                                                                                                                                                       ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][9]                                                                                                                                                                                        ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][8]                                                                                                                                                                                        ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][7]                                                                                                                                                                                        ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][6]                                                                                                                                                                                        ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][5]                                                                                                                                                                                        ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][4]                                                                                                                                                                                        ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][3]                                                                                                                                                                                        ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][2]                                                                                                                                                                                        ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][1]                                                                                                                                                                                        ; Lost fanout                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][0]                                                                                                                                                                                        ; Lost fanout                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value_i[0,1]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; DFE_prl:DFE|signal_out[0,1]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; DFE_prl:DFE|subtract_result[0..2]                                                                                                                                                                                                                                      ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                   ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                 ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                              ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                            ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                          ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                              ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break       ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                   ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                              ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                ; Lost fanout                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                           ; Stuck at VCC due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                       ; Stuck at VCC due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                       ; Stuck at VCC due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Lost fanout                            ;
; channel_state.DONE_WAIT                                                                                                                                                                                                                                                ; Lost fanout                            ;
; grey_encode_INT:grey_encode_INT|bit_idx.00                                                                                                                                                                                                                             ; Lost fanout                            ;
; Total Number of Removed Registers = 335                                                                                                                                                                                                                                ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel6[4]                                                                                                                                                                                                      ; Stuck at GND              ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel5[4],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][63],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][57],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][56],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][55],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][54],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][53],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][52],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][51],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][50],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][49],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][48],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][47],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][46],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][45],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][44],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][43],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][42],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][41],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][40],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][39],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][38],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][37],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][36],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][35],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][34],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][33],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][32],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][31],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][30],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][29],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][28],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][27],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][26],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][25],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][24],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][23],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][22],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][21],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][20],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][19],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][18],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][17],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][16],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][15],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][14],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][13],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][12],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][11],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][10],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][9],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][8],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][7],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][6],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][5],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][4],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][3],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][2],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|possibilities[127][0]                                                                                                                                                                                  ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel6[0]                                                                                                                                                                                                      ; Stuck at GND              ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel5[0],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel4[0],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel3[0],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel2[0],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel1[0]                                                                                                                                                                                                ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel6[1]                                                                                                                                                                                                      ; Stuck at GND              ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel5[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel4[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel3[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel2[1]                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                   ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][77],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                        ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                             ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                              ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][77],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                   ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                        ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel6[2]                                                                                                                                                                                                      ; Stuck at GND              ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel5[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel4[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel3[2]                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77],                                                                                                                         ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                         ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                          ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel6[3]                                                                                                                                                                                                      ; Stuck at GND              ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel5[3],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|sel4[3]                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[15]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[14]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[13]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[12]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value_i[0]                                                                                                                                                                                                                  ; Stuck at GND              ; DFE_prl:DFE|signal_out[0]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value_i[1]                                                                                                                                                                                                                  ; Stuck at GND              ; DFE_prl:DFE|signal_out[1]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[11]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                   ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                   ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                   ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[10]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                              ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                              ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                              ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                            ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                              ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                   ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                           ; Stuck at VCC              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                       ; Stuck at VCC              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                       ; Stuck at VCC              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10281 ;
; Number of registers using Synchronous Clear  ; 612   ;
; Number of registers using Synchronous Load   ; 191   ;
; Number of registers using Asynchronous Clear ; 1162  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9576  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                        ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|txd                                                                                                                                                                                     ; 1       ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|pre_txd                                                                                                                                                                                 ; 2       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                   ; 7       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                             ; 2       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                 ; 2       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                    ; 5       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                              ; 1       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                ; 4       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator|waitrequest_reset_override                                                                                                                           ; 2       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                              ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                           ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                              ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                           ; 4       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                           ; 6       ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|tx_ready                                                                                                                                                                                ; 6       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                  ; 1       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                             ; 1       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                  ; 2       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                              ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                              ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                               ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                  ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                               ; 4       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                  ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|tx_shift_empty                                                                                                                                                                          ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                               ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; sr[27]                                                                                                                                                                                                                                                                   ; 3       ;
; sr[30]                                                                                                                                                                                                                                                                   ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                   ; 1       ;
; sr[29]                                                                                                                                                                                                                                                                   ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                    ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                    ; 1       ;
; sr[23]                                                                                                                                                                                                                                                                   ; 1       ;
; sr[21]                                                                                                                                                                                                                                                                   ; 1       ;
; sr[19]                                                                                                                                                                                                                                                                   ; 1       ;
; sr[18]                                                                                                                                                                                                                                                                   ; 1       ;
; sr[16]                                                                                                                                                                                                                                                                   ; 1       ;
; sr[13]                                                                                                                                                                                                                                                                   ; 1       ;
; prbs31:prbs31|sr[27]                                                                                                                                                                                                                                                     ; 3       ;
; prbs31:prbs31|sr[30]                                                                                                                                                                                                                                                     ; 2       ;
; prbs31:prbs31|sr[29]                                                                                                                                                                                                                                                     ; 1       ;
; sr[10]                                                                                                                                                                                                                                                                   ; 1       ;
; prbs31:prbs31|sr[23]                                                                                                                                                                                                                                                     ; 1       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[28]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[27]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[18]                                                                                                                                                                                             ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[1]                                                                                                                                                                                              ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[58]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[17]                                                                                                                                                                                             ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[62]                                                                                                                                                                                             ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[10]                                                                                                                                                                                             ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[56]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[15]                                                                                                                                                                                             ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[9]                                                                                                                                                                                              ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[37]                                                                                                                                                                                             ; 4       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[51]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[47]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[36]                                                                                                                                                                                             ; 4       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[35]                                                                                                                                                                                             ; 4       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[49]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[39]                                                                                                                                                                                             ; 5       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[45]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[34]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[55]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[33]                                                                                                                                                                                             ; 4       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[52]                                                                                                                                                                                             ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[54]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[32]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[51]                                                                                                                                                                                             ; 1       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[50]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[31]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[38]                                                                                                                                                                                             ; 4       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[52]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[30]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[37]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[56]                                                                                                                                                                                             ; 1       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[59]                                                                                                                                                                                             ; 1       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[36]                                                                                                                                                                                             ; 4       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[55]                                                                                                                                                                                             ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[58]                                                                                                                                                                                             ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[35]                                                                                                                                                                                             ; 4       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[54]                                                                                                                                                                                             ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[57]                                                                                                                                                                                             ; 1       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[56]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[34]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[53]                                                                                                                                                                                             ; 1       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[40]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[59]                                                                                                                                                                                             ; 1       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[62]                                                                                                                                                                                             ; 1       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z1[52]                                                                                                                                                                                             ; 2       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[39]                                                                                                                                                                                             ; 3       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[58]                                                                                                                                                                                             ; 1       ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[61]                                                                                                                                                                                             ; 1       ;
; Total number of inverted registers = 168*                                                                                                                                                                                                                                ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SerDes_Sys|DFE_prl:DFE|signal_out[8]                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM|f_valid                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM|feedback_value_i[8]                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM|feedback_value_i[6]                                                                                                                                                                                                                                                                                                            ;
; 16:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |SerDes_Sys|DFE_prl:DFE|subtract_result[16]                                                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |SerDes_Sys|DFE_prl:DFE|subtract_result[14]                                                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |SerDes_Sys|DFE_prl:DFE|subtract_result[8]                                                                                                                                                                                                                                                                                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |SerDes_Sys|DFE_prl:DFE|subtract_result[4]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|Mux69                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|Mux141                                                                                                                                                                                                                                                                                                 ;
; 16:1               ; 64 bits   ; 640 LEs       ; 640 LEs              ; 0 LEs                  ; No         ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|Mux225                                                                                                                                                                                                                                                                                                 ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|Mux288                                                                                                                                                                                                                                                                                                 ;
; 64:1               ; 64 bits   ; 2688 LEs      ; 2688 LEs             ; 0 LEs                  ; No         ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|Mux353                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SerDes_Sys|writedata2[3]                                                                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |SerDes_Sys|addr2[13]                                                                                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|addr2[8]                                                                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|addr2[4]                                                                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|addr2[6]                                                                                                                                                                                                                                                                                                                                                         ;
; 17:1               ; 64 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated|mux_2jb:mux5|l5_w48_n0_mux_dataout                                                                                                                                                                                                                       ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated|mux_tib:mux4|l5_w30_n0_mux_dataout                                                                                                                                                                                                                       ;
; 3:1                ; 78 bits   ; 156 LEs       ; 0 LEs                ; 156 LEs                ; Yes        ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[46]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 98 bits   ; 196 LEs       ; 98 LEs               ; 98 LEs                 ; Yes        ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[49]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_logic_result[2]                                                                                                                                                                                                                                                                ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SerDes_Sys|sr[20]                                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SerDes_Sys|total_bit_errors[8]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SerDes_Sys|location_c[7]                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SerDes_Sys|location_n[7]                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|sr[29]                                                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SerDes_Sys|grey_encode_INT:grey_encode_INT|bit_idx                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |SerDes_Sys|ISI_channel_ocm:channel|isi[1][7]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SerDes_Sys|prbs31:prbs31|sr[15]                                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|ISI_channel_ocm:channel|signal_out[8]                                                                                                                                                                                                                                                                                                                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; Yes        ; |SerDes_Sys|ISI_channel_ocm:channel|signal_out[2]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|prbs31:prbs31|sr[19]                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|ISI_channel_ocm:channel|ShiftRight0                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                                           ;
; 4:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|readdata[14]                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                     ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Source assignments for Top-level Entity: |SerDes_Sys ;
+-------------------+-------+------+-------------------+
; Assignment        ; Value ; From ; To                ;
+-------------------+-------+------+-------------------+
; PRESERVE_REGISTER ; on    ; -    ; addr2[0]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[1]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[2]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[3]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[4]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[5]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[6]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[7]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[8]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[9]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[10]         ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[11]         ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[12]         ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[13]         ;
+-------------------+-------+------+-------------------+


+----------------------------------------------------------+
; Source assignments for ISI_channel_ocm:channel           ;
+-------------------+-------+------+-----------------------+
; Assignment        ; Value ; From ; To                    ;
+-------------------+-------+------+-----------------------+
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][17] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][16] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][15] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][14] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][13] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][12] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][11] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][10] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][9]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][8]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][7]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][6]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][5]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][4]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][3]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][2]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][1]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][0]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][17] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][16] ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][24]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][23]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][22]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][21]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][20]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][19]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][18]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][17]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][16]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][15]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][14]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][13]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][12]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][11]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][10]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][9]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][8]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][7]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][6]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][5]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][4]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][3]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][2]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][1]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][0]             ;
+-------------------+-------+------+-----------------------+


+----------------------------------------------------------+
; Source assignments for DFE_prl:DFE                       ;
+-------------------+-------+------+-----------------------+
; Assignment        ; Value ; From ; To                    ;
+-------------------+-------+------+-----------------------+
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][15] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][14] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][13] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][12] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][11] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][10] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][9]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][8]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][7]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][6]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][5]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][4]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][3]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][2]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][1]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][0]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][17] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][16] ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[17]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[16]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[15]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[14]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[13]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[12]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[11]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[10]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[9]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[8]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[7]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[6]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[5]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[0]    ;
+-------------------+-------+------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; monitor_go~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; resetrequest~reg0                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_on_reset                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_break                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; resetlatch~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_ready~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_error~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trigger_state                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; trigbrktype~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                           ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_on~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_wrap~reg0                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                       ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd_d1                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_wr                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_access                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[10]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[9]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[8]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[7]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[6]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[5]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[4]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[3]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[2]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; waitrequest~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0 ;
+-----------------------------+-------+------+----------------+
; Assignment                  ; Value ; From ; To             ;
+-----------------------------+-------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -              ;
+-----------------------------+-------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |SerDes_Sys ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WAIT_MEM       ; 00    ; Unsigned Binary                                   ;
; LOAD_MEM       ; 01    ; Unsigned Binary                                   ;
; DONE_WAIT      ; 10    ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; normal                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prbs31:prbs31         ;
+----------------+---------------------------------+-----------------+
; Parameter Name ; Value                           ; Type            ;
+----------------+---------------------------------+-----------------+
; SEED           ; 1101000101011010010010100011111 ; Unsigned Binary ;
+----------------+---------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pam_4_encode_INT:pam_4_encode_INT ;
+-------------------+-------+----------------------------------------------------+
; Parameter Name    ; Value ; Type                                               ;
+-------------------+-------+----------------------------------------------------+
; SIGNAL_RESOLUTION ; 9     ; Signed Integer                                     ;
; SYMBOL_SEPERATION ; 56    ; Signed Integer                                     ;
+-------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ISI_channel_ocm:channel ;
+-----------------------+-------+--------------------------------------+
; Parameter Name        ; Value ; Type                                 ;
+-----------------------+-------+--------------------------------------+
; PULSE_RESPONSE_LENGTH ; 2     ; Signed Integer                       ;
; SIGNAL_RESOLUTION     ; 9     ; Signed Integer                       ;
; SYMBOL_SEPERATION     ; 56    ; Signed Integer                       ;
+-----------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: noise_128_wrapper:noise_wrapper_noise ;
+-----------------------+-------+----------------------------------------------------+
; Parameter Name        ; Value ; Type                                               ;
+-----------------------+-------+----------------------------------------------------+
; PULSE_RESPONSE_LENGTH ; 2     ; Signed Integer                                     ;
; SIGNAL_RESOLUTION     ; 9     ; Signed Integer                                     ;
; SYMBOL_SEPERATION     ; 56    ; Signed Integer                                     ;
+-----------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut ;
+----------------+------------------------------------------------------------------+--------------------------------+
; Parameter Name ; Value                                                            ; Type                           ;
+----------------+------------------------------------------------------------------+--------------------------------+
; SEED0          ; 0100010111010000000000001111111111111111111100000000010111111111 ; Unsigned Binary                ;
; SEED1          ; 1111111111111100101111111111111111011000000000000000011010000000 ; Unsigned Binary                ;
; SEED2          ; 1111111111011010001101010000000000000000111111101001010111111111 ; Unsigned Binary                ;
+----------------+------------------------------------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFE_prl:DFE ;
+-----------------------+-------+--------------------------+
; Parameter Name        ; Value ; Type                     ;
+-----------------------+-------+--------------------------+
; PULSE_RESPONSE_LENGTH ; 2     ; Signed Integer           ;
; SIGNAL_RESOLUTION     ; 9     ; Signed Integer           ;
; SYMBOL_SEPERATION     ; 56    ; Signed Integer           ;
+-----------------------+-------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFE_prl:DFE|decision_maker_prl:DM ;
+-----------------------+-------+------------------------------------------------+
; Parameter Name        ; Value ; Type                                           ;
+-----------------------+-------+------------------------------------------------+
; PULSE_RESPONSE_LENGTH ; 2     ; Signed Integer                                 ;
; SIGNAL_RESOLUTION     ; 9     ; Signed Integer                                 ;
; SYMBOL_SEPERATION     ; 56    ; Signed Integer                                 ;
+-----------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pam_4_decode_INT:pd ;
+-------------------+-------+--------------------------------------+
; Parameter Name    ; Value ; Type                                 ;
+-------------------+-------+--------------------------------------+
; SIGNAL_RESOLUTION ; 9     ; Signed Integer                       ;
; SYMBOL_SEPERATION ; 56    ; Signed Integer                       ;
+-------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem ;
+----------------+---------------------------------------+------------------------------------+
; Parameter Name ; Value                                 ; Type                               ;
+----------------+---------------------------------------+------------------------------------+
; INIT_FILE      ; rtl/mem_prob/uart_test_1_2_sigma6.hex ; String                             ;
+----------------+---------------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                     ;
+------------------------------------+---------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                  ;
; WIDTH_A                            ; 32                                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 15                                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 17920                                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; WIDTH_B                            ; 64                                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 14                                    ; Signed Integer                           ;
; NUMWORDS_B                         ; 8960                                  ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 4                                     ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 8                                     ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                     ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                  ;
; INIT_FILE                          ; rtl/mem_prob/uart_test_1_2_sigma6.hex ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 17920                                 ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_lia2                       ; Untyped                                  ;
+------------------------------------+---------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router_001|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_003|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_004|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 17920                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 8960                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_uart_0:uart_0"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------+
; Port          ; Type   ; Severity ; Details                                  ;
+---------------+--------+----------+------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                   ;
+---------------+--------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0"                                                                                                                                                                                                 ;
+----------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on_chip_mem_reset2_reset_req     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on_chip_mem_reset2_reset_req[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; on_chip_mem_s2_chipselect        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on_chip_mem_s2_chipselect[-1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; on_chip_mem_s2_clken             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on_chip_mem_s2_clken[-1]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; on_chip_mem_s2_byteenable        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on_chip_mem_s2_byteenable[7..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DFE_prl:DFE"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; done_wait ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut"               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise"                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; noise_out[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:G100MHz"                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 10205                       ;
;     CLR               ; 227                         ;
;     CLR SCLR          ; 63                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 62                          ;
;     ENA               ; 8417                        ;
;     ENA CLR           ; 715                         ;
;     ENA CLR SCLR      ; 35                          ;
;     ENA CLR SLD       ; 26                          ;
;     ENA SCLR          ; 271                         ;
;     ENA SCLR SLD      ; 54                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 143                         ;
;     SCLR SLD          ; 28                          ;
;     SLD               ; 1                           ;
;     plain             ; 143                         ;
; arriav_lcell_comb     ; 6074                        ;
;     arith             ; 297                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 195                         ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 48                          ;
;     extend            ; 36                          ;
;         7 data inputs ; 36                          ;
;     normal            ; 5741                        ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 195                         ;
;         2 data inputs ; 348                         ;
;         3 data inputs ; 416                         ;
;         4 data inputs ; 638                         ;
;         5 data inputs ; 645                         ;
;         6 data inputs ; 3484                        ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 54                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 672                         ;
;                       ;                             ;
; Max LUT depth         ; 11.50                       ;
; Average LUT depth     ; 5.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Apr  6 00:00:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_overflow_change/pam_4_decoder_int.sv
    Info (12023): Found entity 1: pam_4_decode_INT File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_decoder_INT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_overflow_change/gray_decoder_int.v
    Info (12023): Found entity 1: grey_decode_INT File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/gray_decoder_INT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_overflow_change/prbs_int.v
    Info (12023): Found entity 1: prbs31 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/prbs_INT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_overflow_change/pam_4_encoder_int.sv
    Info (12023): Found entity 1: pam_4_encode_INT File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_encoder_INT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_overflow_change/gray_encoder_int.v
    Info (12023): Found entity 1: grey_encode_INT File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/gray_encoder_INT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_sim/prbs_checker.v
    Info (12023): Found entity 1: prbs31_checker File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_sim/prbs_checker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise_mem_wrapper.sv
    Info (12023): Found entity 1: noise_128_wrapper_mem File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_mem_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise_mem_128.sv
    Info (12023): Found entity 1: noise_128_mem File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_mem_128.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rx_sim/rx_prl_ocm.sv
    Info (12023): Found entity 1: DFE_prl File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/Rx_prl_ocm.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rx_sim/decision_maker_prl.sv
    Info (12023): Found entity 1: decision_maker_prl File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/decision_maker_prl.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/channel_sim/channel_model_ocm.sv
    Info (12023): Found entity 1: ISI_channel_ocm File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/channel_sim/channel_model_ocm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise_128.sv
    Info (12023): Found entity 1: noise_128 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/nios_uart.v
    Info (12023): Found entity 1: NIOS_UART File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_irq_mapper.sv
    Info (12023): Found entity 1: NIOS_UART_irq_mapper File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0.v
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_rsp_mux File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_rsp_demux File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_cmd_mux File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_cmd_demux File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_router_002_default_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: NIOS_UART_mm_interconnect_0_router_002 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_router_default_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: NIOS_UART_mm_interconnect_0_router File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_uart_0.v
    Info (12023): Found entity 1: NIOS_UART_uart_0_tx File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 21
    Info (12023): Found entity 2: NIOS_UART_uart_0_rx_stimulus_source File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 194
    Info (12023): Found entity 3: NIOS_UART_uart_0_rx File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 288
    Info (12023): Found entity 4: NIOS_UART_uart_0_regs File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 547
    Info (12023): Found entity 5: NIOS_UART_uart_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_on_chip_mem.v
    Info (12023): Found entity 1: NIOS_UART_on_chip_mem File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 308
    Info (12023): Found entity 5: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 601
    Info (12023): Found entity 6: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 808
    Info (12023): Found entity 7: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 995
    Info (12023): Found entity 8: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1136
    Info (12023): Found entity 9: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1204
    Info (12023): Found entity 10: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1286
    Info (12023): Found entity 11: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1358
    Info (12023): Found entity 12: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1401
    Info (12023): Found entity 13: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1448
    Info (12023): Found entity 14: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1934
    Info (12023): Found entity 15: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1957
    Info (12023): Found entity 16: NIOS_UART_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2027
    Info (12023): Found entity 17: NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2044
    Info (12023): Found entity 18: NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2137
    Info (12023): Found entity 19: NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2202
    Info (12023): Found entity 20: NIOS_UART_nios2_gen2_0_cpu_nios2_oci File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2383
    Info (12023): Found entity 21: NIOS_UART_nios2_gen2_0_cpu File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2855
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_test_bench File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/urng_64.sv
    Info (12023): Found entity 1: urng_64 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/urng_64.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise_wrapper.sv
    Info (12023): Found entity 1: noise_128_wrapper File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise.sv
    Info (12023): Found entity 1: noise File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv
    Info (12023): Found entity 1: SerDes_Sys File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll.v
    Info (12023): Found entity 1: pll File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/ips/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/ips/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv
    Info (12023): Found entity 1: hexDisplay File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_sim/hexDisplay.sv Line: 1
Info (12127): Elaborating entity "SerDes_Sys" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SerDes_Sys.sv(150): object "channel_enable" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 150
Warning (10036): Verilog HDL or VHDL warning at SerDes_Sys.sv(151): object "channel_in_valid" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 151
Warning (10036): Verilog HDL or VHDL warning at SerDes_Sys.sv(285): object "noise_enable" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 285
Warning (10230): Verilog HDL assignment warning at SerDes_Sys.sv(267): truncated value with size 71 to match size of target (64) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 267
Warning (10230): Verilog HDL assignment warning at SerDes_Sys.sv(271): truncated value with size 32 to match size of target (14) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 271
Warning (10034): Output port "LEDR[9..7]" at SerDes_Sys.sv(18) has no driver File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 18
Warning (10034): Output port "LEDR[5..1]" at SerDes_Sys.sv(18) has no driver File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 18
Info (12128): Elaborating entity "pll" for hierarchy "pll:G100MHz" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 88
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:G100MHz|pll_0002:pll_inst" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/ips/pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/ips/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/ips/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/ips/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "prbs31" for hierarchy "prbs31:prbs31" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 125
Info (12128): Elaborating entity "grey_encode_INT" for hierarchy "grey_encode_INT:grey_encode_INT" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 135
Info (12128): Elaborating entity "pam_4_encode_INT" for hierarchy "pam_4_encode_INT:pam_4_encode_INT" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 145
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder_INT.sv(18): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_encoder_INT.sv Line: 18
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder_INT.sv(19): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_encoder_INT.sv Line: 19
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder_INT.sv(20): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_encoder_INT.sv Line: 20
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder_INT.sv(21): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_encoder_INT.sv Line: 21
Info (12128): Elaborating entity "ISI_channel_ocm" for hierarchy "ISI_channel_ocm:channel" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 202
Warning (10230): Verilog HDL assignment warning at channel_model_ocm.sv(39): truncated value with size 35 to match size of target (32) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/channel_sim/channel_model_ocm.sv Line: 39
Warning (10230): Verilog HDL assignment warning at channel_model_ocm.sv(78): truncated value with size 25 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/channel_sim/channel_model_ocm.sv Line: 78
Info (12128): Elaborating entity "noise_128_wrapper" for hierarchy "noise_128_wrapper:noise_wrapper_noise" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 365
Warning (10036): Verilog HDL or VHDL warning at noise_wrapper.sv(22): object "temp" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_wrapper.sv Line: 22
Info (12128): Elaborating entity "noise_128" for hierarchy "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_wrapper.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at noise_128.sv(37): object "sel_debug" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 37
Warning (10230): Verilog HDL assignment warning at noise_128.sv(57): truncated value with size 8 to match size of target (7) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 57
Warning (10230): Verilog HDL assignment warning at noise_128.sv(58): truncated value with size 8 to match size of target (7) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 58
Warning (10230): Verilog HDL assignment warning at noise_128.sv(59): truncated value with size 8 to match size of target (7) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 59
Warning (10230): Verilog HDL assignment warning at noise_128.sv(60): truncated value with size 8 to match size of target (7) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 60
Warning (10230): Verilog HDL assignment warning at noise_128.sv(61): truncated value with size 8 to match size of target (7) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 61
Warning (10230): Verilog HDL assignment warning at noise_128.sv(62): truncated value with size 8 to match size of target (7) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 62
Warning (10230): Verilog HDL assignment warning at noise_128.sv(63): truncated value with size 8 to match size of target (7) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 63
Warning (10230): Verilog HDL assignment warning at noise_128.sv(76): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 76
Warning (10230): Verilog HDL assignment warning at noise_128.sv(94): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 94
Info (10041): Inferred latch for "level[0][0]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[0][1]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[0][2]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[0][3]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[0][4]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[0][5]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[0][6]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[1][0]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[1][1]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[1][2]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[1][3]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[1][4]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[1][5]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[1][6]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[2][0]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[2][1]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[2][2]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[2][3]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[2][4]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[2][5]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[2][6]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[3][0]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[3][1]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[3][2]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[3][3]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[3][4]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[3][5]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[3][6]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[4][0]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[4][1]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[4][2]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[4][3]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[4][4]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[4][5]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[4][6]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[5][0]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[5][1]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[5][2]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[5][3]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[5][4]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[5][5]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "level[5][6]" at noise_128.sv(87) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 87
Info (10041): Inferred latch for "noise_value[0][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[0][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[0][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[0][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[0][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[0][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[0][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[0][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[1][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[1][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[1][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[1][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[1][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[1][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[1][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[1][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[2][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[2][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[2][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[2][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[2][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[2][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[2][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[2][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[3][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[3][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[3][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[3][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[3][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[3][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[3][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[3][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[4][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[4][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[4][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[4][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[4][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[4][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[4][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[4][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[5][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[5][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[5][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[5][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[5][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[5][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[5][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[5][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[6][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[6][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[6][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[6][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[6][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[6][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[6][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[6][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[7][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[7][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[7][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[7][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[7][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[7][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[7][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[7][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[8][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[8][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[8][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[8][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[8][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[8][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[8][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[8][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[9][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[9][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[9][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[9][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[9][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[9][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[9][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[9][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[10][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[10][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[10][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[10][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[10][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[10][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[10][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[10][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[11][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[11][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[11][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[11][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[11][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[11][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[11][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[11][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[12][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[12][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[12][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[12][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[12][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[12][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[12][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[12][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[13][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[13][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[13][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[13][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[13][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[13][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[13][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[13][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[14][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[14][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[14][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[14][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[14][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[14][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[14][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[14][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[15][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[15][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[15][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[15][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[15][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[15][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[15][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[15][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[16][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[16][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[16][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[16][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[16][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[16][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[16][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[16][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[17][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[17][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[17][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[17][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[17][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[17][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[17][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[17][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[18][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[18][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[18][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[18][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[18][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[18][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[18][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[18][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[19][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[19][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[19][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[19][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[19][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[19][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[19][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[19][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[20][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[20][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[20][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[20][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[20][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[20][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[20][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[20][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[21][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[21][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[21][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[21][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[21][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[21][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[21][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[21][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[22][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[22][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[22][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[22][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[22][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[22][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[22][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[22][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[23][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[23][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[23][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[23][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[23][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[23][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[23][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[23][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[24][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[24][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[24][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[24][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[24][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[24][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[24][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[24][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[25][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[25][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[25][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[25][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[25][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[25][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[25][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[25][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[26][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[26][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[26][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[26][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[26][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[26][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[26][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[26][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[27][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[27][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[27][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[27][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[27][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[27][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[27][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[27][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[28][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[28][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[28][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[28][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[28][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[28][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[28][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[28][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[29][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[29][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[29][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[29][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[29][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[29][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[29][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[29][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[30][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[30][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[30][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[30][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[30][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[30][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[30][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[30][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[31][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[31][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[31][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[31][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[31][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[31][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[31][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[31][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[32][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[32][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[32][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[32][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[32][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[32][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[32][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[32][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[33][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[33][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[33][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[33][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[33][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[33][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[33][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[33][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[34][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[34][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[34][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[34][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[34][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[34][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[34][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[34][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[35][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[35][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[35][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[35][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[35][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[35][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[35][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[35][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[36][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[36][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[36][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[36][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[36][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[36][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[36][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[36][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[37][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[37][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[37][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[37][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[37][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[37][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[37][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[37][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[38][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[38][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[38][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[38][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[38][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[38][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[38][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[38][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[39][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[39][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[39][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[39][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[39][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[39][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[39][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[39][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[40][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[40][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[40][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[40][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[40][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[40][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[40][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[40][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[41][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[41][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[41][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[41][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[41][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[41][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[41][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[41][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[42][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[42][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[42][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[42][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[42][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[42][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[42][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[42][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[43][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[43][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[43][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[43][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[43][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[43][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[43][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[43][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[44][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[44][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[44][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[44][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[44][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[44][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[44][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[44][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[45][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[45][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[45][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[45][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[45][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[45][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[45][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[45][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[46][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[46][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[46][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[46][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[46][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[46][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[46][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[46][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[47][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[47][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[47][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[47][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[47][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[47][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[47][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[47][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[48][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[48][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[48][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[48][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[48][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[48][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[48][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[48][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[49][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[49][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[49][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[49][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[49][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[49][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[49][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[49][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[50][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[50][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[50][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[50][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[50][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[50][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[50][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[50][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[51][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[51][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[51][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[51][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[51][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[51][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[51][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[51][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[52][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[52][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[52][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[52][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[52][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[52][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[52][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[52][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[53][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[53][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[53][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[53][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[53][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[53][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[53][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[53][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[54][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[54][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[54][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[54][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[54][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[54][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[54][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[54][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[55][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[55][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[55][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[55][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[55][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[55][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[55][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[55][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[56][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[56][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[56][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[56][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[56][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[56][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[56][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[56][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[57][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[57][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[57][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[57][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[57][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[57][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[57][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[57][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[58][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[58][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[58][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[58][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[58][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[58][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[58][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[58][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[59][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[59][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[59][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[59][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[59][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[59][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[59][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[59][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[60][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[60][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[60][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[60][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[60][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[60][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[60][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[60][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[61][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[61][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[61][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[61][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[61][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[61][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[61][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[61][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[62][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[62][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[62][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[62][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[62][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[62][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[62][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[62][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[63][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[63][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[63][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[63][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[63][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[63][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[63][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[63][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[64][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[64][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[64][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[64][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[64][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[64][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[64][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[64][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[65][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[65][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[65][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[65][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[65][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[65][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[65][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[65][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[66][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[66][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[66][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[66][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[66][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[66][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[66][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[66][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[67][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[67][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[67][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[67][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[67][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[67][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[67][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[67][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[68][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[68][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[68][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[68][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[68][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[68][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[68][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[68][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[69][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[69][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[69][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[69][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[69][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[69][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[69][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[69][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[70][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[70][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[70][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[70][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[70][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[70][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[70][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[70][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[71][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[71][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[71][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[71][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[71][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[71][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[71][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[71][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[72][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[72][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[72][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[72][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[72][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[72][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[72][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[72][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[73][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[73][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[73][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[73][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[73][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[73][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[73][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[73][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[74][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[74][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[74][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[74][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[74][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[74][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[74][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[74][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[75][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[75][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[75][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[75][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[75][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[75][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[75][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[75][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[76][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[76][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[76][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[76][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[76][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[76][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[76][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[76][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[77][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[77][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[77][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[77][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[77][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[77][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[77][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[77][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[78][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[78][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[78][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[78][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[78][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[78][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[78][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[78][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[79][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[79][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[79][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[79][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[79][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[79][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[79][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[79][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[80][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[80][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[80][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[80][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[80][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[80][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[80][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[80][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[81][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[81][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[81][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[81][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[81][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[81][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[81][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[81][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[82][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[82][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[82][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[82][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[82][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[82][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[82][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[82][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[83][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[83][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[83][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[83][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[83][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[83][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[83][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[83][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[84][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[84][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[84][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[84][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[84][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[84][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[84][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[84][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[85][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[85][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[85][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[85][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[85][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[85][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[85][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[85][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[86][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[86][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[86][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[86][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[86][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[86][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[86][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[86][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[87][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[87][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[87][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[87][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[87][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[87][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[87][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[87][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[88][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[88][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[88][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[88][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[88][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[88][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[88][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[88][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[89][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[89][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[89][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[89][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[89][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[89][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[89][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[89][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[90][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[90][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[90][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[90][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[90][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[90][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[90][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[90][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[91][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[91][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[91][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[91][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[91][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[91][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[91][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[91][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[92][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[92][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[92][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[92][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[92][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[92][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[92][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[92][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[93][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[93][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[93][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[93][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[93][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[93][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[93][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[93][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[94][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[94][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[94][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[94][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[94][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[94][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[94][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[94][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[95][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[95][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[95][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[95][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[95][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[95][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[95][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[95][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[96][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[96][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[96][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[96][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[96][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[96][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[96][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[96][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[97][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[97][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[97][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[97][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[97][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[97][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[97][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[97][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[98][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[98][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[98][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[98][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[98][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[98][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[98][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[98][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[99][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[99][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[99][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[99][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[99][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[99][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[99][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[99][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[100][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[100][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[100][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[100][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[100][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[100][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[100][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[100][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[101][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[101][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[101][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[101][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[101][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[101][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[101][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[101][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[102][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[102][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[102][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[102][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[102][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[102][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[102][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[102][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[103][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[103][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[103][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[103][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[103][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[103][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[103][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[103][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[104][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[104][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[104][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[104][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[104][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[104][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[104][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[104][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[105][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[105][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[105][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[105][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[105][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[105][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[105][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[105][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[106][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[106][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[106][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[106][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[106][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[106][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[106][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[106][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[107][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[107][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[107][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[107][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[107][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[107][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[107][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[107][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[108][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[108][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[108][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[108][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[108][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[108][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[108][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[108][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[109][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[109][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[109][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[109][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[109][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[109][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[109][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[109][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[110][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[110][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[110][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[110][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[110][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[110][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[110][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[110][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[111][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[111][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[111][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[111][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[111][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[111][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[111][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[111][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[112][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[112][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[112][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[112][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[112][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[112][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[112][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[112][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[113][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[113][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[113][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[113][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[113][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[113][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[113][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[113][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[114][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[114][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[114][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[114][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[114][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[114][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[114][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[114][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[115][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[115][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[115][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[115][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[115][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[115][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[115][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[115][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[116][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[116][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[116][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[116][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[116][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[116][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[116][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[116][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[117][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[117][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[117][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[117][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[117][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[117][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[117][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[117][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[118][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[118][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[118][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[118][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[118][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[118][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[118][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[118][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[119][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[119][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[119][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[119][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[119][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[119][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[119][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[119][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[120][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[120][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[120][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[120][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[120][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[120][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[120][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[120][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[121][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[121][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[121][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[121][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[121][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[121][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[121][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[121][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[122][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[122][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[122][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[122][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[122][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[122][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[122][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[122][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[123][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[123][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[123][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[123][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[123][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[123][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[123][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[123][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[124][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[124][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[124][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[124][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[124][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[124][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[124][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[124][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[125][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[125][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[125][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[125][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[125][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[125][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[125][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[125][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[126][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[126][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[126][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[126][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[126][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[126][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[126][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[126][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[127][0]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[127][1]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[127][2]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[127][3]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[127][4]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[127][5]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[127][6]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (10041): Inferred latch for "noise_value[127][7]" at noise_128.sv(119) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 119
Info (12128): Elaborating entity "urng_64" for hierarchy "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/noise/noise_128.sv Line: 25
Info (12128): Elaborating entity "DFE_prl" for hierarchy "DFE_prl:DFE" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 387
Warning (10764): Verilog HDL warning at Rx_prl_ocm.sv(76): converting signed shift amount to unsigned File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/Rx_prl_ocm.sv Line: 76
Warning (10764): Verilog HDL warning at Rx_prl_ocm.sv(103): converting signed shift amount to unsigned File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/Rx_prl_ocm.sv Line: 103
Warning (10230): Verilog HDL assignment warning at Rx_prl_ocm.sv(103): truncated value with size 56 to match size of target (18) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/Rx_prl_ocm.sv Line: 103
Info (12128): Elaborating entity "decision_maker_prl" for hierarchy "DFE_prl:DFE|decision_maker_prl:DM" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/Rx_prl_ocm.sv Line: 41
Warning (10230): Verilog HDL assignment warning at decision_maker_prl.sv(23): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/decision_maker_prl.sv Line: 23
Warning (10230): Verilog HDL assignment warning at decision_maker_prl.sv(24): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/decision_maker_prl.sv Line: 24
Warning (10230): Verilog HDL assignment warning at decision_maker_prl.sv(25): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/decision_maker_prl.sv Line: 25
Warning (10230): Verilog HDL assignment warning at decision_maker_prl.sv(26): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Rx_sim/decision_maker_prl.sv Line: 26
Info (12128): Elaborating entity "pam_4_decode_INT" for hierarchy "pam_4_decode_INT:pd" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 400
Warning (10230): Verilog HDL assignment warning at PAM_4_decoder_INT.sv(13): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_decoder_INT.sv Line: 13
Warning (10230): Verilog HDL assignment warning at PAM_4_decoder_INT.sv(14): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_decoder_INT.sv Line: 14
Warning (10230): Verilog HDL assignment warning at PAM_4_decoder_INT.sv(15): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_decoder_INT.sv Line: 15
Warning (10230): Verilog HDL assignment warning at PAM_4_decoder_INT.sv(16): truncated value with size 32 to match size of target (9) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_decoder_INT.sv Line: 16
Warning (10763): Verilog HDL warning at PAM_4_decoder_INT.sv(23): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/Tx_overflow_change/PAM_4_decoder_INT.sv Line: 23
Info (12128): Elaborating entity "grey_decode_INT" for hierarchy "grey_decode_INT:gd" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 409
Info (12128): Elaborating entity "NIOS_UART" for hierarchy "NIOS_UART:u0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 507
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 91
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_test_bench" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 3566
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 4082
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 4100
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 4596
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2552
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 222
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 222
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 222
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2603
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2629
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2645
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2660
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1254
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2675
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1567
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1576
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1585
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2680
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2694
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2713
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2733
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2353
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2177
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2177
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2177
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2835
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 162
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 182
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "NIOS_UART_on_chip_mem" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "rtl/mem_prob/uart_test_1_2_sigma6.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "17920"
    Info (12134): Parameter "numwords_a" = "17920"
    Info (12134): Parameter "numwords_b" = "8960"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "8"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lia2.tdf
    Info (12023): Found entity 1: altsyncram_lia2 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/altsyncram_lia2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_lia2" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "uart_test_1_2_sigma6.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 364 warnings, reporting 10 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "uart_test_1_2_sigma6.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "uart_test_1_2_sigma6.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "uart_test_1_2_sigma6.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "uart_test_1_2_sigma6.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "uart_test_1_2_sigma6.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "uart_test_1_2_sigma6.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "uart_test_1_2_sigma6.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "uart_test_1_2_sigma6.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "uart_test_1_2_sigma6.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "uart_test_1_2_sigma6.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex Line: 10
Critical Warning (127005): Memory depth (17920) in the design file differs from memory depth (1454) in the Memory Initialization File "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/mem_prob/uart_test_1_2_sigma6.hex" -- setting initial value for remaining addresses to 0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_0na.tdf
    Info (12023): Found entity 1: decode_0na File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/decode_0na.tdf Line: 23
Info (12128): Elaborating entity "decode_0na" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated|decode_0na:decode2" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/altsyncram_lia2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tib.tdf
    Info (12023): Found entity 1: mux_tib File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/mux_tib.tdf Line: 23
Info (12128): Elaborating entity "mux_tib" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated|mux_tib:mux4" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/altsyncram_lia2.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2jb.tdf
    Info (12023): Found entity 1: mux_2jb File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/mux_2jb.tdf Line: 23
Info (12128): Elaborating entity "mux_2jb" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_lia2:auto_generated|mux_2jb:mux5" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/altsyncram_lia2.tdf Line: 57
Info (12128): Elaborating entity "NIOS_UART_uart_0" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 130
Info (12128): Elaborating entity "NIOS_UART_uart_0_tx" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 867
Info (12128): Elaborating entity "NIOS_UART_uart_0_rx" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 885
Info (12128): Elaborating entity "NIOS_UART_uart_0_rx_stimulus_source" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|NIOS_UART_uart_0_rx_stimulus_source:the_NIOS_UART_uart_0_rx_stimulus_source" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 366
Info (12128): Elaborating entity "NIOS_UART_uart_0_regs" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 916
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 170
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 371
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 431
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 495
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 559
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 623
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 704
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 785
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 869
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 910
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1176
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_default_decode" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_002" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1208
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_002_default_decode" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_cmd_demux" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1269
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_cmd_mux" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1321
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_rsp_demux" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1390
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_rsp_mux" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1465
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_avalon_st_adapter" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1523
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "NIOS_UART_irq_mapper" for hierarchy "NIOS_UART:u0|NIOS_UART_irq_mapper:irq_mapper" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 177
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 240
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 303
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.06.00:00:40 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 18
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 91 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/output_files/SerDes_Sys.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 13
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 13
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 13
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/rtl/SerDes_Sys.sv Line: 21
Info (21057): Implemented 16024 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 15316 logic cells
    Info (21064): Implemented 672 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 499 warnings
    Info: Peak virtual memory: 5193 megabytes
    Info: Processing ended: Sat Apr  6 00:01:07 2024
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_OVERFLOW_INTERGRATION/output_files/SerDes_Sys.map.smsg.


