

================================================================
== Vivado HLS Report for 'maxpool'
================================================================
* Date:           Wed Nov 30 17:18:06 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        maxpool_downsample
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  578|  578|  579|  579| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                  |                        |  Latency  |  Interval | Pipeline|
        |             Instance             |         Module         | min | max | min | max |   Type  |
        +----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_maxpool_Loop_LOOP_proc_fu_30  |maxpool_Loop_LOOP_proc  |  578|  578|  578|  578|   none  |
        +----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     348|    479|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     350|    479|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+------------------------+---------+-------+-----+-----+
    |maxpool_Loop_LOOP_proc_U0  |maxpool_Loop_LOOP_proc  |        0|      0|  348|  479|
    +---------------------------+------------------------+---------+-------+-----+-----+
    |Total                      |                        |        0|      0|  348|  479|
    +---------------------------+------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS                                      |  1|   0|    1|          0|
    |ap_reg_procdone_maxpool_Loop_LOOP_proc_U0  |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  2|   0|    2|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|begin_r          |  in |    1|   ap_none  |    begin_r   |    pointer   |
|input_V_TDATA    |  in |    8|    axis    |    input_V   |    pointer   |
|input_V_TVALID   |  in |    1|    axis    |    input_V   |    pointer   |
|input_V_TREADY   | out |    1|    axis    |    input_V   |    pointer   |
|output_V_TDATA   | out |    8|    axis    |   output_V   |    pointer   |
|output_V_TVALID  | out |    1|    axis    |   output_V   |    pointer   |
|output_V_TREADY  |  in |    1|    axis    |   output_V   |    pointer   |
|ok               |  in |    1|   ap_none  |      ok      |    pointer   |
|ap_clk           |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_rst_n         |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    maxpool   | return value |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 6.74ns
ST_1: stg_3 [2/2] 6.74ns
codeRepl:10  call fastcc void @maxpool_Loop_LOOP_proc(i8* %output_V, i8* %input_V)


 <State 2>: 6.74ns
ST_2: stg_4 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_2: stg_5 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %begin_r), !map !7

ST_2: stg_6 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_V), !map !11

ST_2: stg_7 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V), !map !15

ST_2: stg_8 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ok), !map !19

ST_2: stg_9 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @maxpool_str) nounwind

ST_2: stg_10 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i1* %ok, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_11 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i1* %begin_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_12 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_13 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i8* %output_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_14 [1/2] 6.74ns
codeRepl:10  call fastcc void @maxpool_Loop_LOOP_proc(i8* %output_V, i8* %input_V)

ST_2: stg_15 [1/1] 0.00ns
codeRepl:11  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ begin_r]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f686edea930; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f686eda6dc0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f686f489c20; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ok]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f686f491310; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4  (specdataflowpipeline) [ 000]
stg_5  (specbitsmap         ) [ 000]
stg_6  (specbitsmap         ) [ 000]
stg_7  (specbitsmap         ) [ 000]
stg_8  (specbitsmap         ) [ 000]
stg_9  (spectopmodule       ) [ 000]
stg_10 (specinterface       ) [ 000]
stg_11 (specinterface       ) [ 000]
stg_12 (specinterface       ) [ 000]
stg_13 (specinterface       ) [ 000]
stg_14 (call                ) [ 000]
stg_15 (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="begin_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="begin_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ok">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ok"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool_Loop_LOOP_proc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="grp_maxpool_Loop_LOOP_proc_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="0" index="2" bw="8" slack="0"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="4" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="30" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   call   | grp_maxpool_Loop_LOOP_proc_fu_30 |  2.235  |   296   |   382   |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |  2.235  |   296   |   382   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   296  |   382  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   296  |   382  |
+-----------+--------+--------+--------+
