{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561868151975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561868151985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 01:15:51 2019 " "Processing started: Sun Jun 30 01:15:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561868151985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561868151985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561868151985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561868152314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/Clock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561868160799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561868160799 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "freqDiv.v(14) " "Verilog HDL information at freqDiv.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "freqDiv.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/freqDiv.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561868160800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "freqDiv.v(37) " "Verilog HDL information at freqDiv.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "freqDiv.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/freqDiv.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561868160800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "freqDiv.v(56) " "Verilog HDL information at freqDiv.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "freqDiv.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/freqDiv.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561868160800 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqDiv freqDiv.v " "Entity \"freqDiv\" obtained from \"freqDiv.v\" instead of from Quartus Prime megafunction library" {  } { { "freqDiv.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/freqDiv.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1561868160800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv " "Found entity 1: freqDiv" {  } { { "freqDiv.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/freqDiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561868160801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561868160801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4_3_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_4_3_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4_3_Bits " "Found entity 1: counter_4_3_Bits" {  } { { "counter_4_3_Bits.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/counter_4_3_Bits.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561868160802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561868160802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4_2_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_4_2_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4_2_Bits " "Found entity 1: counter_4_2_Bits" {  } { { "counter_4_2_Bits.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/counter_4_2_Bits.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561868160803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561868160803 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debouncer.v(8) " "Verilog HDL information at debouncer.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "debouncer.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/debouncer.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561868160804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/debouncer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561868160805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561868160805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561868160806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561868160806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561868160840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv freqDiv:div_50M " "Elaborating entity \"freqDiv\" for hierarchy \"freqDiv:div_50M\"" {  } { { "Clock.v" "div_50M" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/Clock.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561868160842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:enBtn_Dbc " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:enBtn_Dbc\"" {  } { { "Clock.v" "enBtn_Dbc" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/Clock.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561868160870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4_3_Bits counter_4_3_Bits:sec_counter " "Elaborating entity \"counter_4_3_Bits\" for hierarchy \"counter_4_3_Bits:sec_counter\"" {  } { { "Clock.v" "sec_counter" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/Clock.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561868160874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4_2_Bits counter_4_2_Bits:hour_counter " "Elaborating entity \"counter_4_2_Bits\" for hierarchy \"counter_4_2_Bits:hour_counter\"" {  } { { "Clock.v" "hour_counter" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/Clock.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561868160877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:clock_dec " "Elaborating entity \"decoder\" for hierarchy \"decoder:clock_dec\"" {  } { { "Clock.v" "clock_dec" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/Clock.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561868160880 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataInSec1 decoder.v(36) " "Verilog HDL Always Construct warning at decoder.v(36): variable \"dataInSec1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/decoder.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561868160881 "|Clock|decoder:clock_dec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataInSec2 decoder.v(58) " "Verilog HDL Always Construct warning at decoder.v(58): variable \"dataInSec2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/decoder.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561868160881 "|Clock|decoder:clock_dec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataInMin1 decoder.v(80) " "Verilog HDL Always Construct warning at decoder.v(80): variable \"dataInMin1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/decoder.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561868160881 "|Clock|decoder:clock_dec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataInMin2 decoder.v(102) " "Verilog HDL Always Construct warning at decoder.v(102): variable \"dataInMin2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/decoder.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561868160881 "|Clock|decoder:clock_dec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataInHour1 decoder.v(121) " "Verilog HDL Always Construct warning at decoder.v(121): variable \"dataInHour1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/decoder.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561868160881 "|Clock|decoder:clock_dec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataInHour2 decoder.v(143) " "Verilog HDL Always Construct warning at decoder.v(143): variable \"dataInHour2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/decoder.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561868160881 "|Clock|decoder:clock_dec"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561868161275 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digSel\[6\] VCC " "Pin \"digSel\[6\]\" is stuck at VCC" {  } { { "Clock.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/Clock.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561868161341 "|Clock|digSel[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digSel\[7\] VCC " "Pin \"digSel\[7\]\" is stuck at VCC" {  } { { "Clock.v" "" { Text "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/Clock.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561868161341 "|Clock|digSel[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561868161341 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561868161401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/output_files/Clock.map.smsg " "Generated suppressed messages file C:/Users/helde/Documents/Intel/Quartus_workspace/Clock_Verilog/output_files/Clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561868161940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561868162090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561868162090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561868162185 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561868162185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561868162185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561868162185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561868162212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 01:16:02 2019 " "Processing ended: Sun Jun 30 01:16:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561868162212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561868162212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561868162212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561868162212 ""}
