Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab12 - lab_NIOSII_1\Lab1_task1\Lab1_task1_nios.qsys" --block-symbol-file --output-directory="D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab12 - lab_NIOSII_1\Lab1_task1\Lab1_task1_nios" --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading Lab1_task1/Lab1_task1_nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding nios2_PD [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_PD
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding pio_LED [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LED
Progress: Adding pio_SW [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_SW
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Lab1_task1_nios.nios2_PD: No Debugger.  You will not be able to download or debug programs
Info: Lab1_task1_nios.pio_SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab12 - lab_NIOSII_1\Lab1_task1\Lab1_task1_nios.qsys" --synthesis=VERILOG --output-directory="D:\Users\Legion\Quartus and Verilog\Verilog\Third year\6th semester\labs\lab12 - lab_NIOSII_1\Lab1_task1\Lab1_task1_nios\synthesis" --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading Lab1_task1/Lab1_task1_nios.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding nios2_PD [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_PD
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding pio_LED [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LED
Progress: Adding pio_SW [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_SW
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Lab1_task1_nios.nios2_PD: No Debugger.  You will not be able to download or debug programs
Info: Lab1_task1_nios.pio_SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Lab1_task1_nios: Generating Lab1_task1_nios "Lab1_task1_nios" for QUARTUS_SYNTH
Info: nios2_PD: "Lab1_task1_nios" instantiated altera_nios2_gen2 "nios2_PD"
Info: onchip_mem: Starting RTL generation for module 'Lab1_task1_nios_onchip_mem'
Info: onchip_mem:   Generation command is [exec D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab1_task1_nios_onchip_mem --dir=C:/Users/Legion/AppData/Local/Temp/alt9822_6409029300997792625.dir/0002_onchip_mem_gen/ --quartus_dir=D:/intelfpga/18.1/quartuslitesetup/quartus --verilog --config=C:/Users/Legion/AppData/Local/Temp/alt9822_6409029300997792625.dir/0002_onchip_mem_gen//Lab1_task1_nios_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'Lab1_task1_nios_onchip_mem'
Info: onchip_mem: "Lab1_task1_nios" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: pio_LED: Starting RTL generation for module 'Lab1_task1_nios_pio_LED'
Info: pio_LED:   Generation command is [exec D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab1_task1_nios_pio_LED --dir=C:/Users/Legion/AppData/Local/Temp/alt9822_6409029300997792625.dir/0003_pio_LED_gen/ --quartus_dir=D:/intelfpga/18.1/quartuslitesetup/quartus --verilog --config=C:/Users/Legion/AppData/Local/Temp/alt9822_6409029300997792625.dir/0003_pio_LED_gen//Lab1_task1_nios_pio_LED_component_configuration.pl  --do_build_sim=0  ]
Info: pio_LED: Done RTL generation for module 'Lab1_task1_nios_pio_LED'
Info: pio_LED: "Lab1_task1_nios" instantiated altera_avalon_pio "pio_LED"
Info: pio_SW: Starting RTL generation for module 'Lab1_task1_nios_pio_SW'
Info: pio_SW:   Generation command is [exec D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartuslitesetup/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab1_task1_nios_pio_SW --dir=C:/Users/Legion/AppData/Local/Temp/alt9822_6409029300997792625.dir/0004_pio_SW_gen/ --quartus_dir=D:/intelfpga/18.1/quartuslitesetup/quartus --verilog --config=C:/Users/Legion/AppData/Local/Temp/alt9822_6409029300997792625.dir/0004_pio_SW_gen//Lab1_task1_nios_pio_SW_component_configuration.pl  --do_build_sim=0  ]
Info: pio_SW: Done RTL generation for module 'Lab1_task1_nios_pio_SW'
Info: pio_SW: "Lab1_task1_nios" instantiated altera_avalon_pio "pio_SW"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Lab1_task1_nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Lab1_task1_nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Lab1_task1_nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Lab1_task1_nios_nios2_PD_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA/18.1/QuartusLiteSetup/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/QuartusLiteSetup/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartuslitesetup/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab1_task1_nios_nios2_PD_cpu --dir=C:/Users/Legion/AppData/Local/Temp/alt9822_6409029300997792625.dir/0007_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/QuartusLiteSetup/quartus/bin64/ --verilog --config=C:/Users/Legion/AppData/Local/Temp/alt9822_6409029300997792625.dir/0007_cpu_gen//Lab1_task1_nios_nios2_PD_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.04.09 12:13:16 (*) Starting Nios II generation
Info: cpu: # 2024.04.09 12:13:16 (*)   Checking for plaintext license.
Info: cpu: # 2024.04.09 12:13:17 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA/18.1/QuartusLiteSetup/quartus/bin64/
Info: cpu: # 2024.04.09 12:13:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.04.09 12:13:17 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.04.09 12:13:17 (*)   Plaintext license not found.
Info: cpu: # 2024.04.09 12:13:17 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.04.09 12:13:17 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.04.09 12:13:17 (*)   Creating all objects for CPU
Info: cpu: # 2024.04.09 12:13:17 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.04.09 12:13:17 (*)   Creating plain-text RTL
Info: cpu: # 2024.04.09 12:13:18 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Lab1_task1_nios_nios2_PD_cpu'
Info: cpu: "nios2_PD" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_PD_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_PD_data_master_translator"
Info: onchip_mem_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_mem_s1_translator"
Info: nios2_PD_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_PD_data_master_agent"
Info: onchip_mem_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_mem_s1_agent"
Info: onchip_mem_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_mem_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Lab1_task1_nios: Done "Lab1_task1_nios" with 27 modules, 34 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
