xmverilog(64): 21.03-s009: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xmverilog	21.03-s009: Started on Mar 12, 2023 at 16:34:37 GMT
xmverilog
	+sv
	-y
	behavioural
	-y
	./system2
	-y
	system
	+libext+.sv
	+libext+.v
	+incdir+behavioural
	system/system.sv
	+define+prog_file=software/code.hex
	+define+prog_file_vmem=code.vmem
	+incdir+software
	+define+functional
file: system/system.sv
	module worklib.system:sv
		errors: 0, warnings: 0
file: system/computer.sv
	module system.computer:sv
		errors: 0, warnings: 0
file: system/led_display.sv
	module system.led_display:sv
		errors: 0, warnings: 0
file: behavioural/comp_core.sv
	module behavioural.comp_core:sv
		errors: 0, warnings: 0
file: behavioural/CORTEXM0DS.sv
	module behavioural.CORTEXM0DS:sv
		errors: 0, warnings: 0
file: behavioural/ahb_interconnect.sv
	module behavioural.ahb_interconnect:sv
		errors: 0, warnings: 0
file: behavioural/ahb_rom.sv
	module behavioural.ahb_rom:sv
		errors: 0, warnings: 0
file: behavioural/ahb_ram.sv
	module behavioural.ahb_ram:sv
		errors: 0, warnings: 0
file: behavioural/timer.sv
	module behavioural.timer:sv
		errors: 0, warnings: 0
file: behavioural/sensor_manager.sv
	module behavioural.sensor_manager:sv
		errors: 0, warnings: 0
file: behavioural/oled_manager.sv
	module behavioural.oled_manager:sv
		errors: 0, warnings: 0
file: behavioural/button_manager.sv
	module behavioural.button_manager:sv
		errors: 0, warnings: 0
file: behavioural/seven_segment.sv
	module behavioural.seven_segment:sv
		errors: 0, warnings: 0
file: behavioural/cortexm0ds_logic.sv
	module behavioural.cortexm0ds_logic:sv
		errors: 0, warnings: 0
xmvlog: *W,LIBNOU: Library "./system2" given but not used.
xmvlog: *W,SPDUSD: Include directory software given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'behavioural' ....... Done
		Caching library 'system' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
comp_core COMP_core ( 
                  |
xmelab: *W,CUVWSP (./system/computer.sv,133|18): 4 output ports were not connected:
xmelab: (./behavioural/comp_core.sv,14): nCS
xmelab: (./behavioural/comp_core.sv,14): DnC
xmelab: (./behavioural/comp_core.sv,14): SDIN
xmelab: (./behavioural/comp_core.sv,14): SCLK

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
      $display("                       Found warning message: %d.\n", error);
                                                                          |
xmelab: *W,REALCV (./system2/stimulus.sv,177|74): Real argument converted to integer for (%d).
    $display("\n Real Speed is %f km/h. Segment display is %f km/h (ave speed = %dkm/h). (%t)", (speed * 3.6), seg_value, ave_speed*3.6, $time);
                                                                                                                                   |
xmelab: *W,REALCV (./system2/stimulus.sv,212|131): Real argument converted to integer for (%d).
    $display("\n Real Cadence is %d rpm. Segment display is %d rpm (ave cadence = %d). (%t)", cadence, seg_value, ave_cadence, $time);
                                                                                                               |
xmelab: *W,REALCV (./system2/stimulus.sv,231|111): Real argument converted to integer for (%d).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		behavioural.seven_segment:sv <0x026e8810>
			streams:  18, words: 26287
		behavioural.oled_manager:sv <0x3fc9f716>
			streams:  13, words: 10806
		behavioural.sensor_manager:sv <0x5f8a5d0f>
			streams:   8, words:  3426
		behavioural.timer:sv <0x03f61f8b>
			streams:   9, words:  4249
		behavioural.ahb_ram:sv <0x044dd76a>
			streams:  15, words:  9364
		behavioural.ahb_rom:sv <0x4230875c>
			streams:   7, words: 959697
		behavioural.ahb_interconnect:sv <0x69a0c093>
			streams:   4, words:  4719
		behavioural.cortexm0ds_logic:sv <0x5e5f3efb>
			streams: 2365, words: 993112
		behavioural.CORTEXM0DS:sv <0x5e5e8063>
			streams:   0, words:     0
		behavioural.comp_core:sv <0x33b13479>
			streams:   2, words:   935
		behavioural.button_manager:sv <0x282e0d23>
			streams:  34, words: 19134
		worklib.system:sv <0x09b4bd9a>
			streams:  64, words: 154013
		system.led_display:sv <0x7d398184>
			streams:   1, words:   260
		system.computer:sv <0x3af971b0>
			streams:   3, words:  1897
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                  14      14
		Primitives:                5       1
		Registers:              1026    1026
		Scalar wires:          11169       -
		Expanded wires:          131       6
		Vectored wires:         2224       -
		Named events:              5       5
		Always blocks:           880     880
		Initial blocks:           38      38
		Cont. assignments:       957   13335
		Pseudo assignments:        2       2
		Timing checks:             8       8
		Assertions:                9       9
		Simulation timescale:   10ps
	Writing initial simulation snapshot: worklib.system:sv
Loading snapshot worklib.system:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /eda/cadence/xcelium/tools/xcelium/files/xmsimrc
xcelium> run
COMPILATION OK
CLOCK PERIOD IS 30517.6ns
DISPLAY IS LED ONLY
This Bicycle Computer supports 4 modes:
  Mode 0: Distance
  Mode 1: Duration
  Mode 2: Speed
  Mode 3: Cadence
 (the computer will enter mode 0 on reset)

 Start Up.

------------------------------------------------------------------------------

 Simulation Start.

------------------------------------------------------------------------------

 Change to fast speed. (     0.11s)


 Odometer verification start.

 Refresh Seven Segment LED: 

   --------#------######------######------######---
   --------#------#----#------#----#------#----#---
   --------#------#----#------#----#------#----#---
   --------#------#----#------#----#------#----#---
   ---######------#----#------#----#------######---
   ---#----#------#----#------#----#-----------#---
   ---#----#------#----#------#----#-----------#---
   ---#----#------#----#------#----#-----------#---
   ---######------######------######------######---
   ----------------------##------------------------


 Seven Segment Number = 0.090000 


 Real Odometer is 0.083000km. Segment display is 0.090000km (fork_times =          39). (    12.32s)

 Odometer verification end.
------------------------------------------------------------------------------
TOOL:	xmverilog	21.03-s009: Exiting on Mar 12, 2023 at 16:35:14 GMT  (total: 00:00:37)
