<stg><name>v_hcresampler_core</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2049" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="32">
<![CDATA[
entry:0 %y_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %inpix_0_0_0_0_0_load585_lcssa609_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="inpix_0_0_0_0_0_load585_lcssa609_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %inpix_0_1_0_0_0_load587_lcssa612_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="inpix_0_1_0_0_0_load587_lcssa612_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %inpix_0_2_0_0_0_load589_lcssa615_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="inpix_0_2_0_0_0_load589_lcssa615_i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
entry:4 %p_0_0_0_0_0450591_lcssa618_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0450591_lcssa618_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
entry:5 %p_0_1_0_0_0593_lcssa621_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0593_lcssa621_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
entry:6 %p_0_2_0_0_0595_lcssa624_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0595_lcssa624_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %p_lcssa627_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa627_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:8 %p_lcssa597632_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa597632_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
entry:9 %p_lcssa599638_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa599638_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:10 %p_lcssa600641_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa600641_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:11 %p_0_1_0_0_0593602_lcssa644_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0593602_lcssa644_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
entry:12 %p_0_2_0_0_0595605_lcssa647_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0595605_lcssa647_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
entry:13 %pixbuf_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
entry:14 %pixbuf_y_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
entry:15 %pixbuf_y_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
entry:16 %pixbuf_y_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
entry:17 %pixbuf_y_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:18 %p_read13 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read

]]></Node>
<StgValue><ssdm name="p_read13"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
entry:19 %p_0_1_0_0_0593601_i_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0593601_i_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
entry:20 %p_0_2_0_0_0595604_i_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0595604_i_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
entry:21 %pixbuf_y_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_9_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %width_val12_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val12

]]></Node>
<StgValue><ssdm name="width_val12_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:25 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %width_val12_c22, i16 %width_val12_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:27 %loopHeight = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val7

]]></Node>
<StgValue><ssdm name="loopHeight"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:29 %write_ln2016 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %height_val7_c19, i16 %loopHeight

]]></Node>
<StgValue><ssdm name="write_ln2016"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:37 %store_ln0 = store i15 0, i15 %y_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val12_c22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val7_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:32 %select_ln2047 = select i1 %p_read13, i2 0, i2 2

]]></Node>
<StgValue><ssdm name="select_ln2047"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:33 %select_ln2047_1 = select i1 %p_read13, i16 0, i16 2

]]></Node>
<StgValue><ssdm name="select_ln2047_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:34 %loopWidth = add i16 %width_val12_read, i16 %select_ln2047_1

]]></Node>
<StgValue><ssdm name="loopWidth"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:35 %not_bPassThru_i = xor i1 %p_read13, i1 1

]]></Node>
<StgValue><ssdm name="not_bPassThru_i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:36 %cmp36580_i = icmp_sgt  i16 %loopWidth, i16 0

]]></Node>
<StgValue><ssdm name="cmp36580_i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
entry:38 %br_ln2049 = br void %VITIS_LOOP_2052_2.i

]]></Node>
<StgValue><ssdm name="br_ln2049"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.i:0 %y_2_load = load i15 %y_2

]]></Node>
<StgValue><ssdm name="y_2_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_2052_2.i:1 %zext_ln2049 = zext i15 %y_2_load

]]></Node>
<StgValue><ssdm name="zext_ln2049"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_2052_2.i:2 %icmp_ln2049 = icmp_slt  i16 %zext_ln2049, i16 %loopHeight

]]></Node>
<StgValue><ssdm name="icmp_ln2049"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_2052_2.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_2052_2.i:4 %add_ln2049 = add i15 %y_2_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln2049"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.i:5 %br_ln2049 = br i1 %icmp_ln2049, void %v_hcresampler_core.exit, void %VITIS_LOOP_2052_2.split.i

]]></Node>
<StgValue><ssdm name="br_ln2049"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2049" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:5 %pixbuf_y_1_load = load i8 %pixbuf_y_1

]]></Node>
<StgValue><ssdm name="pixbuf_y_1_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2049" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:6 %pixbuf_y_2_load = load i8 %pixbuf_y_2

]]></Node>
<StgValue><ssdm name="pixbuf_y_2_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2049" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:7 %pixbuf_y_3_load = load i8 %pixbuf_y_3

]]></Node>
<StgValue><ssdm name="pixbuf_y_3_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2049" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_2052_2.split.i:10 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2049" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:24 %store_ln2049 = store i15 %add_ln2049, i15 %y_2

]]></Node>
<StgValue><ssdm name="store_ln2049"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
v_hcresampler_core.exit:0 %ret_ln378 = ret

]]></Node>
<StgValue><ssdm name="ret_ln378"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:0 %p_0_0_0_0_0450591_lcssa618_i_load = load i8 %p_0_0_0_0_0450591_lcssa618_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0450591_lcssa618_i_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:1 %p_0_1_0_0_0593_lcssa621_i_load = load i8 %p_0_1_0_0_0593_lcssa621_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0593_lcssa621_i_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:2 %p_0_2_0_0_0595_lcssa624_i_load = load i8 %p_0_2_0_0_0595_lcssa624_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0595_lcssa624_i_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:3 %p_0_1_0_0_0593602_lcssa644_i_load = load i8 %p_0_1_0_0_0593602_lcssa644_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0593602_lcssa644_i_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:4 %p_0_2_0_0_0595605_lcssa647_i_load = load i8 %p_0_2_0_0_0595605_lcssa647_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0595605_lcssa647_i_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:8 %pixbuf_y_4_load = load i8 %pixbuf_y_4

]]></Node>
<StgValue><ssdm name="pixbuf_y_4_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="1" op_12_bw="24" op_13_bw="1" op_14_bw="2" op_15_bw="16" op_16_bw="24" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:11 %call_ln2047 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, i8 %pixbuf_y_4_load, i8 %pixbuf_y_3_load, i8 %pixbuf_y_2_load, i8 %pixbuf_y_1_load, i8 %p_0_2_0_0_0595605_lcssa647_i_load, i8 %p_0_1_0_0_0593602_lcssa644_i_load, i8 %p_0_2_0_0_0595_lcssa624_i_load, i8 %p_0_1_0_0_0593_lcssa621_i_load, i8 %p_0_0_0_0_0450591_lcssa618_i_load, i16 %loopWidth, i1 %p_read13, i24 %stream_out_hresampled, i1 %not_bPassThru_i, i2 %select_ln2047, i16 %width_val12_read, i24 %ovrlayYUV, i8 %pixbuf_y_9_loc, i8 %pixbuf_y_3, i8 %pixbuf_y_2, i8 %pixbuf_y_1, i8 %pixbuf_y, i8 %p_0_2_0_0_0595604_i_loc, i8 %p_0_1_0_0_0593601_i_loc, i8 %p_lcssa600641_i, i8 %p_lcssa599638_i, i8 %p_lcssa597632_i, i8 %p_lcssa627_i, i8 %inpix_0_2_0_0_0_load589_lcssa615_i, i8 %inpix_0_1_0_0_0_load587_lcssa612_i, i8 %inpix_0_0_0_0_0_load585_lcssa609_i

]]></Node>
<StgValue><ssdm name="call_ln2047"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="1" op_12_bw="24" op_13_bw="1" op_14_bw="2" op_15_bw="16" op_16_bw="24" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:11 %call_ln2047 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, i8 %pixbuf_y_4_load, i8 %pixbuf_y_3_load, i8 %pixbuf_y_2_load, i8 %pixbuf_y_1_load, i8 %p_0_2_0_0_0595605_lcssa647_i_load, i8 %p_0_1_0_0_0593602_lcssa644_i_load, i8 %p_0_2_0_0_0595_lcssa624_i_load, i8 %p_0_1_0_0_0593_lcssa621_i_load, i8 %p_0_0_0_0_0450591_lcssa618_i_load, i16 %loopWidth, i1 %p_read13, i24 %stream_out_hresampled, i1 %not_bPassThru_i, i2 %select_ln2047, i16 %width_val12_read, i24 %ovrlayYUV, i8 %pixbuf_y_9_loc, i8 %pixbuf_y_3, i8 %pixbuf_y_2, i8 %pixbuf_y_1, i8 %pixbuf_y, i8 %p_0_2_0_0_0595604_i_loc, i8 %p_0_1_0_0_0593601_i_loc, i8 %p_lcssa600641_i, i8 %p_lcssa599638_i, i8 %p_lcssa597632_i, i8 %p_lcssa627_i, i8 %inpix_0_2_0_0_0_load589_lcssa615_i, i8 %inpix_0_1_0_0_0_load587_lcssa612_i, i8 %inpix_0_0_0_0_0_load585_lcssa609_i

]]></Node>
<StgValue><ssdm name="call_ln2047"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:9 %specloopname_ln2049 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln2049"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:12 %pixbuf_y_9_loc_load = load i8 %pixbuf_y_9_loc

]]></Node>
<StgValue><ssdm name="pixbuf_y_9_loc_load"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:13 %p_0_2_0_0_0595604_i_loc_load = load i8 %p_0_2_0_0_0595604_i_loc

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0595604_i_loc_load"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:14 %p_0_1_0_0_0593601_i_loc_load = load i8 %p_0_1_0_0_0593601_i_loc

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0593601_i_loc_load"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:15 %select_ln2028 = select i1 %cmp36580_i, i8 %p_0_2_0_0_0595604_i_loc_load, i8 %p_0_2_0_0_0595_lcssa624_i_load

]]></Node>
<StgValue><ssdm name="select_ln2028"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:16 %select_ln2028_1 = select i1 %cmp36580_i, i8 %p_0_1_0_0_0593601_i_loc_load, i8 %p_0_1_0_0_0593_lcssa621_i_load

]]></Node>
<StgValue><ssdm name="select_ln2028_1"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_2052_2.split.i:17 %select_ln2028_2 = select i1 %cmp36580_i, i8 %pixbuf_y_9_loc_load, i8 %p_0_0_0_0_0450591_lcssa618_i_load

]]></Node>
<StgValue><ssdm name="select_ln2028_2"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:18 %store_ln2028 = store i8 %pixbuf_y_9_loc_load, i8 %pixbuf_y_4

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:19 %store_ln0 = store i8 %p_0_2_0_0_0595604_i_loc_load, i8 %p_0_2_0_0_0595605_lcssa647_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:20 %store_ln0 = store i8 %p_0_1_0_0_0593601_i_loc_load, i8 %p_0_1_0_0_0593602_lcssa644_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:21 %store_ln2028 = store i8 %select_ln2028, i8 %p_0_2_0_0_0595_lcssa624_i

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:22 %store_ln2028 = store i8 %select_ln2028_1, i8 %p_0_1_0_0_0593_lcssa621_i

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:23 %store_ln2028 = store i8 %select_ln2028_2, i8 %p_0_0_0_0_0450591_lcssa618_i

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2052_2.split.i:25 %br_ln2049 = br void %VITIS_LOOP_2052_2.i

]]></Node>
<StgValue><ssdm name="br_ln2049"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
