
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_16896:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7fe000; valaddr_reg:x3; val_offset:50688*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50688*0 + 3*0*FLEN/8, x4, x1, x2)

inst_16897:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7ff000; valaddr_reg:x3; val_offset:50691*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50691*0 + 3*1*FLEN/8, x4, x1, x2)

inst_16898:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7ff800; valaddr_reg:x3; val_offset:50694*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50694*0 + 3*2*FLEN/8, x4, x1, x2)

inst_16899:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7ffc00; valaddr_reg:x3; val_offset:50697*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50697*0 + 3*3*FLEN/8, x4, x1, x2)

inst_16900:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7ffe00; valaddr_reg:x3; val_offset:50700*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50700*0 + 3*4*FLEN/8, x4, x1, x2)

inst_16901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7fff00; valaddr_reg:x3; val_offset:50703*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50703*0 + 3*5*FLEN/8, x4, x1, x2)

inst_16902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7fff80; valaddr_reg:x3; val_offset:50706*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50706*0 + 3*6*FLEN/8, x4, x1, x2)

inst_16903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7fffc0; valaddr_reg:x3; val_offset:50709*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50709*0 + 3*7*FLEN/8, x4, x1, x2)

inst_16904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7fffe0; valaddr_reg:x3; val_offset:50712*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50712*0 + 3*8*FLEN/8, x4, x1, x2)

inst_16905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7ffff0; valaddr_reg:x3; val_offset:50715*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50715*0 + 3*9*FLEN/8, x4, x1, x2)

inst_16906:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7ffff8; valaddr_reg:x3; val_offset:50718*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50718*0 + 3*10*FLEN/8, x4, x1, x2)

inst_16907:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7ffffc; valaddr_reg:x3; val_offset:50721*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50721*0 + 3*11*FLEN/8, x4, x1, x2)

inst_16908:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7ffffe; valaddr_reg:x3; val_offset:50724*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50724*0 + 3*12*FLEN/8, x4, x1, x2)

inst_16909:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1227; op2val:0x0;
op3val:0xb7fffff; valaddr_reg:x3; val_offset:50727*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50727*0 + 3*13*FLEN/8, x4, x1, x2)

inst_16910:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb000000; valaddr_reg:x3; val_offset:50730*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50730*0 + 3*14*FLEN/8, x4, x1, x2)

inst_16911:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb000001; valaddr_reg:x3; val_offset:50733*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50733*0 + 3*15*FLEN/8, x4, x1, x2)

inst_16912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb000003; valaddr_reg:x3; val_offset:50736*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50736*0 + 3*16*FLEN/8, x4, x1, x2)

inst_16913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb000007; valaddr_reg:x3; val_offset:50739*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50739*0 + 3*17*FLEN/8, x4, x1, x2)

inst_16914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb00000f; valaddr_reg:x3; val_offset:50742*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50742*0 + 3*18*FLEN/8, x4, x1, x2)

inst_16915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb00001f; valaddr_reg:x3; val_offset:50745*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50745*0 + 3*19*FLEN/8, x4, x1, x2)

inst_16916:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb00003f; valaddr_reg:x3; val_offset:50748*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50748*0 + 3*20*FLEN/8, x4, x1, x2)

inst_16917:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb00007f; valaddr_reg:x3; val_offset:50751*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50751*0 + 3*21*FLEN/8, x4, x1, x2)

inst_16918:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb0000ff; valaddr_reg:x3; val_offset:50754*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50754*0 + 3*22*FLEN/8, x4, x1, x2)

inst_16919:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb0001ff; valaddr_reg:x3; val_offset:50757*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50757*0 + 3*23*FLEN/8, x4, x1, x2)

inst_16920:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb0003ff; valaddr_reg:x3; val_offset:50760*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50760*0 + 3*24*FLEN/8, x4, x1, x2)

inst_16921:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb0007ff; valaddr_reg:x3; val_offset:50763*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50763*0 + 3*25*FLEN/8, x4, x1, x2)

inst_16922:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb000fff; valaddr_reg:x3; val_offset:50766*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50766*0 + 3*26*FLEN/8, x4, x1, x2)

inst_16923:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb001fff; valaddr_reg:x3; val_offset:50769*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50769*0 + 3*27*FLEN/8, x4, x1, x2)

inst_16924:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb003fff; valaddr_reg:x3; val_offset:50772*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50772*0 + 3*28*FLEN/8, x4, x1, x2)

inst_16925:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb007fff; valaddr_reg:x3; val_offset:50775*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50775*0 + 3*29*FLEN/8, x4, x1, x2)

inst_16926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb00ffff; valaddr_reg:x3; val_offset:50778*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50778*0 + 3*30*FLEN/8, x4, x1, x2)

inst_16927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb01ffff; valaddr_reg:x3; val_offset:50781*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50781*0 + 3*31*FLEN/8, x4, x1, x2)

inst_16928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb03ffff; valaddr_reg:x3; val_offset:50784*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50784*0 + 3*32*FLEN/8, x4, x1, x2)

inst_16929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb07ffff; valaddr_reg:x3; val_offset:50787*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50787*0 + 3*33*FLEN/8, x4, x1, x2)

inst_16930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb0fffff; valaddr_reg:x3; val_offset:50790*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50790*0 + 3*34*FLEN/8, x4, x1, x2)

inst_16931:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb1fffff; valaddr_reg:x3; val_offset:50793*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50793*0 + 3*35*FLEN/8, x4, x1, x2)

inst_16932:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb3fffff; valaddr_reg:x3; val_offset:50796*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50796*0 + 3*36*FLEN/8, x4, x1, x2)

inst_16933:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb400000; valaddr_reg:x3; val_offset:50799*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50799*0 + 3*37*FLEN/8, x4, x1, x2)

inst_16934:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb600000; valaddr_reg:x3; val_offset:50802*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50802*0 + 3*38*FLEN/8, x4, x1, x2)

inst_16935:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb700000; valaddr_reg:x3; val_offset:50805*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50805*0 + 3*39*FLEN/8, x4, x1, x2)

inst_16936:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb780000; valaddr_reg:x3; val_offset:50808*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50808*0 + 3*40*FLEN/8, x4, x1, x2)

inst_16937:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7c0000; valaddr_reg:x3; val_offset:50811*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50811*0 + 3*41*FLEN/8, x4, x1, x2)

inst_16938:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7e0000; valaddr_reg:x3; val_offset:50814*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50814*0 + 3*42*FLEN/8, x4, x1, x2)

inst_16939:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7f0000; valaddr_reg:x3; val_offset:50817*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50817*0 + 3*43*FLEN/8, x4, x1, x2)

inst_16940:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7f8000; valaddr_reg:x3; val_offset:50820*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50820*0 + 3*44*FLEN/8, x4, x1, x2)

inst_16941:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fc000; valaddr_reg:x3; val_offset:50823*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50823*0 + 3*45*FLEN/8, x4, x1, x2)

inst_16942:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fe000; valaddr_reg:x3; val_offset:50826*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50826*0 + 3*46*FLEN/8, x4, x1, x2)

inst_16943:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ff000; valaddr_reg:x3; val_offset:50829*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50829*0 + 3*47*FLEN/8, x4, x1, x2)

inst_16944:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ff800; valaddr_reg:x3; val_offset:50832*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50832*0 + 3*48*FLEN/8, x4, x1, x2)

inst_16945:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffc00; valaddr_reg:x3; val_offset:50835*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50835*0 + 3*49*FLEN/8, x4, x1, x2)

inst_16946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffe00; valaddr_reg:x3; val_offset:50838*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50838*0 + 3*50*FLEN/8, x4, x1, x2)

inst_16947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fff00; valaddr_reg:x3; val_offset:50841*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50841*0 + 3*51*FLEN/8, x4, x1, x2)

inst_16948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fff80; valaddr_reg:x3; val_offset:50844*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50844*0 + 3*52*FLEN/8, x4, x1, x2)

inst_16949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fffc0; valaddr_reg:x3; val_offset:50847*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50847*0 + 3*53*FLEN/8, x4, x1, x2)

inst_16950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fffe0; valaddr_reg:x3; val_offset:50850*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50850*0 + 3*54*FLEN/8, x4, x1, x2)

inst_16951:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffff0; valaddr_reg:x3; val_offset:50853*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50853*0 + 3*55*FLEN/8, x4, x1, x2)

inst_16952:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffff8; valaddr_reg:x3; val_offset:50856*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50856*0 + 3*56*FLEN/8, x4, x1, x2)

inst_16953:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffffc; valaddr_reg:x3; val_offset:50859*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50859*0 + 3*57*FLEN/8, x4, x1, x2)

inst_16954:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7ffffe; valaddr_reg:x3; val_offset:50862*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50862*0 + 3*58*FLEN/8, x4, x1, x2)

inst_16955:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xf6 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xfb7fffff; valaddr_reg:x3; val_offset:50865*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50865*0 + 3*59*FLEN/8, x4, x1, x2)

inst_16956:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff000001; valaddr_reg:x3; val_offset:50868*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50868*0 + 3*60*FLEN/8, x4, x1, x2)

inst_16957:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff000003; valaddr_reg:x3; val_offset:50871*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50871*0 + 3*61*FLEN/8, x4, x1, x2)

inst_16958:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff000007; valaddr_reg:x3; val_offset:50874*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50874*0 + 3*62*FLEN/8, x4, x1, x2)

inst_16959:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff199999; valaddr_reg:x3; val_offset:50877*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50877*0 + 3*63*FLEN/8, x4, x1, x2)

inst_16960:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff249249; valaddr_reg:x3; val_offset:50880*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50880*0 + 3*64*FLEN/8, x4, x1, x2)

inst_16961:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff333333; valaddr_reg:x3; val_offset:50883*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50883*0 + 3*65*FLEN/8, x4, x1, x2)

inst_16962:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:50886*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50886*0 + 3*66*FLEN/8, x4, x1, x2)

inst_16963:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:50889*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50889*0 + 3*67*FLEN/8, x4, x1, x2)

inst_16964:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff444444; valaddr_reg:x3; val_offset:50892*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50892*0 + 3*68*FLEN/8, x4, x1, x2)

inst_16965:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:50895*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50895*0 + 3*69*FLEN/8, x4, x1, x2)

inst_16966:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:50898*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50898*0 + 3*70*FLEN/8, x4, x1, x2)

inst_16967:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff666666; valaddr_reg:x3; val_offset:50901*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50901*0 + 3*71*FLEN/8, x4, x1, x2)

inst_16968:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:50904*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50904*0 + 3*72*FLEN/8, x4, x1, x2)

inst_16969:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:50907*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50907*0 + 3*73*FLEN/8, x4, x1, x2)

inst_16970:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:50910*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50910*0 + 3*74*FLEN/8, x4, x1, x2)

inst_16971:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x306805 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x39c0c1 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb06805; op2val:0xc039c0c1;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:50913*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50913*0 + 3*75*FLEN/8, x4, x1, x2)

inst_16972:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3800000; valaddr_reg:x3; val_offset:50916*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50916*0 + 3*76*FLEN/8, x4, x1, x2)

inst_16973:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3800001; valaddr_reg:x3; val_offset:50919*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50919*0 + 3*77*FLEN/8, x4, x1, x2)

inst_16974:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3800003; valaddr_reg:x3; val_offset:50922*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50922*0 + 3*78*FLEN/8, x4, x1, x2)

inst_16975:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3800007; valaddr_reg:x3; val_offset:50925*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50925*0 + 3*79*FLEN/8, x4, x1, x2)

inst_16976:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa380000f; valaddr_reg:x3; val_offset:50928*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50928*0 + 3*80*FLEN/8, x4, x1, x2)

inst_16977:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa380001f; valaddr_reg:x3; val_offset:50931*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50931*0 + 3*81*FLEN/8, x4, x1, x2)

inst_16978:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa380003f; valaddr_reg:x3; val_offset:50934*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50934*0 + 3*82*FLEN/8, x4, x1, x2)

inst_16979:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa380007f; valaddr_reg:x3; val_offset:50937*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50937*0 + 3*83*FLEN/8, x4, x1, x2)

inst_16980:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa38000ff; valaddr_reg:x3; val_offset:50940*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50940*0 + 3*84*FLEN/8, x4, x1, x2)

inst_16981:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa38001ff; valaddr_reg:x3; val_offset:50943*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50943*0 + 3*85*FLEN/8, x4, x1, x2)

inst_16982:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa38003ff; valaddr_reg:x3; val_offset:50946*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50946*0 + 3*86*FLEN/8, x4, x1, x2)

inst_16983:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa38007ff; valaddr_reg:x3; val_offset:50949*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50949*0 + 3*87*FLEN/8, x4, x1, x2)

inst_16984:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3800fff; valaddr_reg:x3; val_offset:50952*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50952*0 + 3*88*FLEN/8, x4, x1, x2)

inst_16985:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3801fff; valaddr_reg:x3; val_offset:50955*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50955*0 + 3*89*FLEN/8, x4, x1, x2)

inst_16986:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3803fff; valaddr_reg:x3; val_offset:50958*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50958*0 + 3*90*FLEN/8, x4, x1, x2)

inst_16987:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3807fff; valaddr_reg:x3; val_offset:50961*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50961*0 + 3*91*FLEN/8, x4, x1, x2)

inst_16988:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa380ffff; valaddr_reg:x3; val_offset:50964*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50964*0 + 3*92*FLEN/8, x4, x1, x2)

inst_16989:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa381ffff; valaddr_reg:x3; val_offset:50967*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50967*0 + 3*93*FLEN/8, x4, x1, x2)

inst_16990:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa383ffff; valaddr_reg:x3; val_offset:50970*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50970*0 + 3*94*FLEN/8, x4, x1, x2)

inst_16991:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa387ffff; valaddr_reg:x3; val_offset:50973*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50973*0 + 3*95*FLEN/8, x4, x1, x2)

inst_16992:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa38fffff; valaddr_reg:x3; val_offset:50976*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50976*0 + 3*96*FLEN/8, x4, x1, x2)

inst_16993:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa39fffff; valaddr_reg:x3; val_offset:50979*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50979*0 + 3*97*FLEN/8, x4, x1, x2)

inst_16994:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3bfffff; valaddr_reg:x3; val_offset:50982*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50982*0 + 3*98*FLEN/8, x4, x1, x2)

inst_16995:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3c00000; valaddr_reg:x3; val_offset:50985*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50985*0 + 3*99*FLEN/8, x4, x1, x2)

inst_16996:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3e00000; valaddr_reg:x3; val_offset:50988*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50988*0 + 3*100*FLEN/8, x4, x1, x2)

inst_16997:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3f00000; valaddr_reg:x3; val_offset:50991*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50991*0 + 3*101*FLEN/8, x4, x1, x2)

inst_16998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3f80000; valaddr_reg:x3; val_offset:50994*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50994*0 + 3*102*FLEN/8, x4, x1, x2)

inst_16999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3fc0000; valaddr_reg:x3; val_offset:50997*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 50997*0 + 3*103*FLEN/8, x4, x1, x2)

inst_17000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3fe0000; valaddr_reg:x3; val_offset:51000*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51000*0 + 3*104*FLEN/8, x4, x1, x2)

inst_17001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3ff0000; valaddr_reg:x3; val_offset:51003*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51003*0 + 3*105*FLEN/8, x4, x1, x2)

inst_17002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3ff8000; valaddr_reg:x3; val_offset:51006*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51006*0 + 3*106*FLEN/8, x4, x1, x2)

inst_17003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3ffc000; valaddr_reg:x3; val_offset:51009*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51009*0 + 3*107*FLEN/8, x4, x1, x2)

inst_17004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3ffe000; valaddr_reg:x3; val_offset:51012*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51012*0 + 3*108*FLEN/8, x4, x1, x2)

inst_17005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3fff000; valaddr_reg:x3; val_offset:51015*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51015*0 + 3*109*FLEN/8, x4, x1, x2)

inst_17006:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3fff800; valaddr_reg:x3; val_offset:51018*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51018*0 + 3*110*FLEN/8, x4, x1, x2)

inst_17007:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3fffc00; valaddr_reg:x3; val_offset:51021*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51021*0 + 3*111*FLEN/8, x4, x1, x2)

inst_17008:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3fffe00; valaddr_reg:x3; val_offset:51024*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51024*0 + 3*112*FLEN/8, x4, x1, x2)

inst_17009:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3ffff00; valaddr_reg:x3; val_offset:51027*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51027*0 + 3*113*FLEN/8, x4, x1, x2)

inst_17010:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3ffff80; valaddr_reg:x3; val_offset:51030*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51030*0 + 3*114*FLEN/8, x4, x1, x2)

inst_17011:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3ffffc0; valaddr_reg:x3; val_offset:51033*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51033*0 + 3*115*FLEN/8, x4, x1, x2)

inst_17012:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3ffffe0; valaddr_reg:x3; val_offset:51036*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51036*0 + 3*116*FLEN/8, x4, x1, x2)

inst_17013:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3fffff0; valaddr_reg:x3; val_offset:51039*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51039*0 + 3*117*FLEN/8, x4, x1, x2)

inst_17014:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3fffff8; valaddr_reg:x3; val_offset:51042*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51042*0 + 3*118*FLEN/8, x4, x1, x2)

inst_17015:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3fffffc; valaddr_reg:x3; val_offset:51045*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51045*0 + 3*119*FLEN/8, x4, x1, x2)

inst_17016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3fffffe; valaddr_reg:x3; val_offset:51048*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51048*0 + 3*120*FLEN/8, x4, x1, x2)

inst_17017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x47 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xa3ffffff; valaddr_reg:x3; val_offset:51051*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51051*0 + 3*121*FLEN/8, x4, x1, x2)

inst_17018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbf800001; valaddr_reg:x3; val_offset:51054*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51054*0 + 3*122*FLEN/8, x4, x1, x2)

inst_17019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbf800003; valaddr_reg:x3; val_offset:51057*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51057*0 + 3*123*FLEN/8, x4, x1, x2)

inst_17020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbf800007; valaddr_reg:x3; val_offset:51060*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51060*0 + 3*124*FLEN/8, x4, x1, x2)

inst_17021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbf999999; valaddr_reg:x3; val_offset:51063*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51063*0 + 3*125*FLEN/8, x4, x1, x2)

inst_17022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:51066*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51066*0 + 3*126*FLEN/8, x4, x1, x2)

inst_17023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:51069*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51069*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_17024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:51072*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51072*0 + 3*128*FLEN/8, x4, x1, x2)

inst_17025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:51075*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51075*0 + 3*129*FLEN/8, x4, x1, x2)

inst_17026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:51078*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51078*0 + 3*130*FLEN/8, x4, x1, x2)

inst_17027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:51081*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51081*0 + 3*131*FLEN/8, x4, x1, x2)

inst_17028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:51084*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51084*0 + 3*132*FLEN/8, x4, x1, x2)

inst_17029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:51087*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51087*0 + 3*133*FLEN/8, x4, x1, x2)

inst_17030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:51090*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51090*0 + 3*134*FLEN/8, x4, x1, x2)

inst_17031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:51093*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51093*0 + 3*135*FLEN/8, x4, x1, x2)

inst_17032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:51096*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51096*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x30f7a4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x5c9501 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb0f7a4; op2val:0x805c9501;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:51099*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51099*0 + 3*137*FLEN/8, x4, x1, x2)

inst_17034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d000000; valaddr_reg:x3; val_offset:51102*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51102*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d000001; valaddr_reg:x3; val_offset:51105*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51105*0 + 3*139*FLEN/8, x4, x1, x2)

inst_17036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d000003; valaddr_reg:x3; val_offset:51108*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51108*0 + 3*140*FLEN/8, x4, x1, x2)

inst_17037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d000007; valaddr_reg:x3; val_offset:51111*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51111*0 + 3*141*FLEN/8, x4, x1, x2)

inst_17038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d00000f; valaddr_reg:x3; val_offset:51114*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51114*0 + 3*142*FLEN/8, x4, x1, x2)

inst_17039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d00001f; valaddr_reg:x3; val_offset:51117*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51117*0 + 3*143*FLEN/8, x4, x1, x2)

inst_17040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d00003f; valaddr_reg:x3; val_offset:51120*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51120*0 + 3*144*FLEN/8, x4, x1, x2)

inst_17041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d00007f; valaddr_reg:x3; val_offset:51123*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51123*0 + 3*145*FLEN/8, x4, x1, x2)

inst_17042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d0000ff; valaddr_reg:x3; val_offset:51126*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51126*0 + 3*146*FLEN/8, x4, x1, x2)

inst_17043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d0001ff; valaddr_reg:x3; val_offset:51129*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51129*0 + 3*147*FLEN/8, x4, x1, x2)

inst_17044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d0003ff; valaddr_reg:x3; val_offset:51132*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51132*0 + 3*148*FLEN/8, x4, x1, x2)

inst_17045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d0007ff; valaddr_reg:x3; val_offset:51135*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51135*0 + 3*149*FLEN/8, x4, x1, x2)

inst_17046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d000fff; valaddr_reg:x3; val_offset:51138*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51138*0 + 3*150*FLEN/8, x4, x1, x2)

inst_17047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d001fff; valaddr_reg:x3; val_offset:51141*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51141*0 + 3*151*FLEN/8, x4, x1, x2)

inst_17048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d003fff; valaddr_reg:x3; val_offset:51144*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51144*0 + 3*152*FLEN/8, x4, x1, x2)

inst_17049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d007fff; valaddr_reg:x3; val_offset:51147*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51147*0 + 3*153*FLEN/8, x4, x1, x2)

inst_17050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d00ffff; valaddr_reg:x3; val_offset:51150*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51150*0 + 3*154*FLEN/8, x4, x1, x2)

inst_17051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d01ffff; valaddr_reg:x3; val_offset:51153*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51153*0 + 3*155*FLEN/8, x4, x1, x2)

inst_17052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d03ffff; valaddr_reg:x3; val_offset:51156*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51156*0 + 3*156*FLEN/8, x4, x1, x2)

inst_17053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d07ffff; valaddr_reg:x3; val_offset:51159*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51159*0 + 3*157*FLEN/8, x4, x1, x2)

inst_17054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d0fffff; valaddr_reg:x3; val_offset:51162*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51162*0 + 3*158*FLEN/8, x4, x1, x2)

inst_17055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d1fffff; valaddr_reg:x3; val_offset:51165*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51165*0 + 3*159*FLEN/8, x4, x1, x2)

inst_17056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d3fffff; valaddr_reg:x3; val_offset:51168*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51168*0 + 3*160*FLEN/8, x4, x1, x2)

inst_17057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d400000; valaddr_reg:x3; val_offset:51171*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51171*0 + 3*161*FLEN/8, x4, x1, x2)

inst_17058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d600000; valaddr_reg:x3; val_offset:51174*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51174*0 + 3*162*FLEN/8, x4, x1, x2)

inst_17059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d700000; valaddr_reg:x3; val_offset:51177*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51177*0 + 3*163*FLEN/8, x4, x1, x2)

inst_17060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d780000; valaddr_reg:x3; val_offset:51180*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51180*0 + 3*164*FLEN/8, x4, x1, x2)

inst_17061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7c0000; valaddr_reg:x3; val_offset:51183*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51183*0 + 3*165*FLEN/8, x4, x1, x2)

inst_17062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7e0000; valaddr_reg:x3; val_offset:51186*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51186*0 + 3*166*FLEN/8, x4, x1, x2)

inst_17063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7f0000; valaddr_reg:x3; val_offset:51189*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51189*0 + 3*167*FLEN/8, x4, x1, x2)

inst_17064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7f8000; valaddr_reg:x3; val_offset:51192*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51192*0 + 3*168*FLEN/8, x4, x1, x2)

inst_17065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7fc000; valaddr_reg:x3; val_offset:51195*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51195*0 + 3*169*FLEN/8, x4, x1, x2)

inst_17066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7fe000; valaddr_reg:x3; val_offset:51198*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51198*0 + 3*170*FLEN/8, x4, x1, x2)

inst_17067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7ff000; valaddr_reg:x3; val_offset:51201*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51201*0 + 3*171*FLEN/8, x4, x1, x2)

inst_17068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7ff800; valaddr_reg:x3; val_offset:51204*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51204*0 + 3*172*FLEN/8, x4, x1, x2)

inst_17069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7ffc00; valaddr_reg:x3; val_offset:51207*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51207*0 + 3*173*FLEN/8, x4, x1, x2)

inst_17070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7ffe00; valaddr_reg:x3; val_offset:51210*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51210*0 + 3*174*FLEN/8, x4, x1, x2)

inst_17071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7fff00; valaddr_reg:x3; val_offset:51213*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51213*0 + 3*175*FLEN/8, x4, x1, x2)

inst_17072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7fff80; valaddr_reg:x3; val_offset:51216*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51216*0 + 3*176*FLEN/8, x4, x1, x2)

inst_17073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7fffc0; valaddr_reg:x3; val_offset:51219*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51219*0 + 3*177*FLEN/8, x4, x1, x2)

inst_17074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7fffe0; valaddr_reg:x3; val_offset:51222*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51222*0 + 3*178*FLEN/8, x4, x1, x2)

inst_17075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7ffff0; valaddr_reg:x3; val_offset:51225*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51225*0 + 3*179*FLEN/8, x4, x1, x2)

inst_17076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7ffff8; valaddr_reg:x3; val_offset:51228*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51228*0 + 3*180*FLEN/8, x4, x1, x2)

inst_17077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7ffffc; valaddr_reg:x3; val_offset:51231*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51231*0 + 3*181*FLEN/8, x4, x1, x2)

inst_17078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7ffffe; valaddr_reg:x3; val_offset:51234*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51234*0 + 3*182*FLEN/8, x4, x1, x2)

inst_17079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x6d7fffff; valaddr_reg:x3; val_offset:51237*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51237*0 + 3*183*FLEN/8, x4, x1, x2)

inst_17080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f000001; valaddr_reg:x3; val_offset:51240*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51240*0 + 3*184*FLEN/8, x4, x1, x2)

inst_17081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f000003; valaddr_reg:x3; val_offset:51243*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51243*0 + 3*185*FLEN/8, x4, x1, x2)

inst_17082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f000007; valaddr_reg:x3; val_offset:51246*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51246*0 + 3*186*FLEN/8, x4, x1, x2)

inst_17083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f199999; valaddr_reg:x3; val_offset:51249*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51249*0 + 3*187*FLEN/8, x4, x1, x2)

inst_17084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f249249; valaddr_reg:x3; val_offset:51252*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51252*0 + 3*188*FLEN/8, x4, x1, x2)

inst_17085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f333333; valaddr_reg:x3; val_offset:51255*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51255*0 + 3*189*FLEN/8, x4, x1, x2)

inst_17086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:51258*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51258*0 + 3*190*FLEN/8, x4, x1, x2)

inst_17087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:51261*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51261*0 + 3*191*FLEN/8, x4, x1, x2)

inst_17088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f444444; valaddr_reg:x3; val_offset:51264*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51264*0 + 3*192*FLEN/8, x4, x1, x2)

inst_17089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:51267*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51267*0 + 3*193*FLEN/8, x4, x1, x2)

inst_17090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:51270*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51270*0 + 3*194*FLEN/8, x4, x1, x2)

inst_17091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f666666; valaddr_reg:x3; val_offset:51273*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51273*0 + 3*195*FLEN/8, x4, x1, x2)

inst_17092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:51276*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51276*0 + 3*196*FLEN/8, x4, x1, x2)

inst_17093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:51279*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51279*0 + 3*197*FLEN/8, x4, x1, x2)

inst_17094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:51282*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51282*0 + 3*198*FLEN/8, x4, x1, x2)

inst_17095:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x313f41 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x38df31 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb13f41; op2val:0x4038df31;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:51285*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51285*0 + 3*199*FLEN/8, x4, x1, x2)

inst_17096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff000001; valaddr_reg:x3; val_offset:51288*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51288*0 + 3*200*FLEN/8, x4, x1, x2)

inst_17097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff000003; valaddr_reg:x3; val_offset:51291*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51291*0 + 3*201*FLEN/8, x4, x1, x2)

inst_17098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff000007; valaddr_reg:x3; val_offset:51294*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51294*0 + 3*202*FLEN/8, x4, x1, x2)

inst_17099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff199999; valaddr_reg:x3; val_offset:51297*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51297*0 + 3*203*FLEN/8, x4, x1, x2)

inst_17100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff249249; valaddr_reg:x3; val_offset:51300*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51300*0 + 3*204*FLEN/8, x4, x1, x2)

inst_17101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff333333; valaddr_reg:x3; val_offset:51303*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51303*0 + 3*205*FLEN/8, x4, x1, x2)

inst_17102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:51306*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51306*0 + 3*206*FLEN/8, x4, x1, x2)

inst_17103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:51309*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51309*0 + 3*207*FLEN/8, x4, x1, x2)

inst_17104:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff444444; valaddr_reg:x3; val_offset:51312*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51312*0 + 3*208*FLEN/8, x4, x1, x2)

inst_17105:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:51315*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51315*0 + 3*209*FLEN/8, x4, x1, x2)

inst_17106:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:51318*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51318*0 + 3*210*FLEN/8, x4, x1, x2)

inst_17107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff666666; valaddr_reg:x3; val_offset:51321*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51321*0 + 3*211*FLEN/8, x4, x1, x2)

inst_17108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:51324*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51324*0 + 3*212*FLEN/8, x4, x1, x2)

inst_17109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:51327*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51327*0 + 3*213*FLEN/8, x4, x1, x2)

inst_17110:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:51330*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51330*0 + 3*214*FLEN/8, x4, x1, x2)

inst_17111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:51333*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51333*0 + 3*215*FLEN/8, x4, x1, x2)

inst_17112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x316f67 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x38ad07 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb16f67; op2val:0xc038ad07;
op3val:0xff7fffff; valaddr_reg:x3; val_offset:51336*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51336*0 + 3*216*FLEN/8, x4, x1, x2)

inst_17113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea000000; valaddr_reg:x3; val_offset:51339*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51339*0 + 3*217*FLEN/8, x4, x1, x2)

inst_17114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea000001; valaddr_reg:x3; val_offset:51342*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51342*0 + 3*218*FLEN/8, x4, x1, x2)

inst_17115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea000003; valaddr_reg:x3; val_offset:51345*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51345*0 + 3*219*FLEN/8, x4, x1, x2)

inst_17116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea000007; valaddr_reg:x3; val_offset:51348*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51348*0 + 3*220*FLEN/8, x4, x1, x2)

inst_17117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea00000f; valaddr_reg:x3; val_offset:51351*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51351*0 + 3*221*FLEN/8, x4, x1, x2)

inst_17118:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea00001f; valaddr_reg:x3; val_offset:51354*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51354*0 + 3*222*FLEN/8, x4, x1, x2)

inst_17119:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea00003f; valaddr_reg:x3; val_offset:51357*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51357*0 + 3*223*FLEN/8, x4, x1, x2)

inst_17120:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea00007f; valaddr_reg:x3; val_offset:51360*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51360*0 + 3*224*FLEN/8, x4, x1, x2)

inst_17121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea0000ff; valaddr_reg:x3; val_offset:51363*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51363*0 + 3*225*FLEN/8, x4, x1, x2)

inst_17122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea0001ff; valaddr_reg:x3; val_offset:51366*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51366*0 + 3*226*FLEN/8, x4, x1, x2)

inst_17123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea0003ff; valaddr_reg:x3; val_offset:51369*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51369*0 + 3*227*FLEN/8, x4, x1, x2)

inst_17124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea0007ff; valaddr_reg:x3; val_offset:51372*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51372*0 + 3*228*FLEN/8, x4, x1, x2)

inst_17125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea000fff; valaddr_reg:x3; val_offset:51375*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51375*0 + 3*229*FLEN/8, x4, x1, x2)

inst_17126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea001fff; valaddr_reg:x3; val_offset:51378*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51378*0 + 3*230*FLEN/8, x4, x1, x2)

inst_17127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea003fff; valaddr_reg:x3; val_offset:51381*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51381*0 + 3*231*FLEN/8, x4, x1, x2)

inst_17128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea007fff; valaddr_reg:x3; val_offset:51384*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51384*0 + 3*232*FLEN/8, x4, x1, x2)

inst_17129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea00ffff; valaddr_reg:x3; val_offset:51387*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51387*0 + 3*233*FLEN/8, x4, x1, x2)

inst_17130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea01ffff; valaddr_reg:x3; val_offset:51390*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51390*0 + 3*234*FLEN/8, x4, x1, x2)

inst_17131:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea03ffff; valaddr_reg:x3; val_offset:51393*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51393*0 + 3*235*FLEN/8, x4, x1, x2)

inst_17132:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea07ffff; valaddr_reg:x3; val_offset:51396*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51396*0 + 3*236*FLEN/8, x4, x1, x2)

inst_17133:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea0fffff; valaddr_reg:x3; val_offset:51399*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51399*0 + 3*237*FLEN/8, x4, x1, x2)

inst_17134:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea1fffff; valaddr_reg:x3; val_offset:51402*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51402*0 + 3*238*FLEN/8, x4, x1, x2)

inst_17135:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea3fffff; valaddr_reg:x3; val_offset:51405*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51405*0 + 3*239*FLEN/8, x4, x1, x2)

inst_17136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea400000; valaddr_reg:x3; val_offset:51408*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51408*0 + 3*240*FLEN/8, x4, x1, x2)

inst_17137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea600000; valaddr_reg:x3; val_offset:51411*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51411*0 + 3*241*FLEN/8, x4, x1, x2)

inst_17138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea700000; valaddr_reg:x3; val_offset:51414*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51414*0 + 3*242*FLEN/8, x4, x1, x2)

inst_17139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea780000; valaddr_reg:x3; val_offset:51417*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51417*0 + 3*243*FLEN/8, x4, x1, x2)

inst_17140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7c0000; valaddr_reg:x3; val_offset:51420*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51420*0 + 3*244*FLEN/8, x4, x1, x2)

inst_17141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7e0000; valaddr_reg:x3; val_offset:51423*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51423*0 + 3*245*FLEN/8, x4, x1, x2)

inst_17142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7f0000; valaddr_reg:x3; val_offset:51426*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51426*0 + 3*246*FLEN/8, x4, x1, x2)

inst_17143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7f8000; valaddr_reg:x3; val_offset:51429*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51429*0 + 3*247*FLEN/8, x4, x1, x2)

inst_17144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7fc000; valaddr_reg:x3; val_offset:51432*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51432*0 + 3*248*FLEN/8, x4, x1, x2)

inst_17145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7fe000; valaddr_reg:x3; val_offset:51435*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51435*0 + 3*249*FLEN/8, x4, x1, x2)

inst_17146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ff000; valaddr_reg:x3; val_offset:51438*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51438*0 + 3*250*FLEN/8, x4, x1, x2)

inst_17147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ff800; valaddr_reg:x3; val_offset:51441*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51441*0 + 3*251*FLEN/8, x4, x1, x2)

inst_17148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ffc00; valaddr_reg:x3; val_offset:51444*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51444*0 + 3*252*FLEN/8, x4, x1, x2)

inst_17149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ffe00; valaddr_reg:x3; val_offset:51447*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51447*0 + 3*253*FLEN/8, x4, x1, x2)

inst_17150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7fff00; valaddr_reg:x3; val_offset:51450*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51450*0 + 3*254*FLEN/8, x4, x1, x2)

inst_17151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7fff80; valaddr_reg:x3; val_offset:51453*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51453*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_17152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7fffc0; valaddr_reg:x3; val_offset:51456*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51456*0 + 3*256*FLEN/8, x4, x1, x2)

inst_17153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7fffe0; valaddr_reg:x3; val_offset:51459*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51459*0 + 3*257*FLEN/8, x4, x1, x2)

inst_17154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ffff0; valaddr_reg:x3; val_offset:51462*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51462*0 + 3*258*FLEN/8, x4, x1, x2)

inst_17155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ffff8; valaddr_reg:x3; val_offset:51465*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51465*0 + 3*259*FLEN/8, x4, x1, x2)

inst_17156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ffffc; valaddr_reg:x3; val_offset:51468*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51468*0 + 3*260*FLEN/8, x4, x1, x2)

inst_17157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7ffffe; valaddr_reg:x3; val_offset:51471*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51471*0 + 3*261*FLEN/8, x4, x1, x2)

inst_17158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xd4 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xea7fffff; valaddr_reg:x3; val_offset:51474*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51474*0 + 3*262*FLEN/8, x4, x1, x2)

inst_17159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff000001; valaddr_reg:x3; val_offset:51477*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51477*0 + 3*263*FLEN/8, x4, x1, x2)

inst_17160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff000003; valaddr_reg:x3; val_offset:51480*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51480*0 + 3*264*FLEN/8, x4, x1, x2)

inst_17161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff000007; valaddr_reg:x3; val_offset:51483*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51483*0 + 3*265*FLEN/8, x4, x1, x2)

inst_17162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff199999; valaddr_reg:x3; val_offset:51486*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51486*0 + 3*266*FLEN/8, x4, x1, x2)

inst_17163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff249249; valaddr_reg:x3; val_offset:51489*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51489*0 + 3*267*FLEN/8, x4, x1, x2)

inst_17164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff333333; valaddr_reg:x3; val_offset:51492*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51492*0 + 3*268*FLEN/8, x4, x1, x2)

inst_17165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:51495*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51495*0 + 3*269*FLEN/8, x4, x1, x2)

inst_17166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:51498*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51498*0 + 3*270*FLEN/8, x4, x1, x2)

inst_17167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff444444; valaddr_reg:x3; val_offset:51501*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51501*0 + 3*271*FLEN/8, x4, x1, x2)

inst_17168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:51504*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51504*0 + 3*272*FLEN/8, x4, x1, x2)

inst_17169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:51507*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51507*0 + 3*273*FLEN/8, x4, x1, x2)

inst_17170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff666666; valaddr_reg:x3; val_offset:51510*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51510*0 + 3*274*FLEN/8, x4, x1, x2)

inst_17171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:51513*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51513*0 + 3*275*FLEN/8, x4, x1, x2)

inst_17172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:51516*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51516*0 + 3*276*FLEN/8, x4, x1, x2)

inst_17173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:51519*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51519*0 + 3*277*FLEN/8, x4, x1, x2)

inst_17174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x33b00a and fs2 == 1 and fe2 == 0x80 and fm2 == 0x365c62 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb3b00a; op2val:0xc0365c62;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:51522*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51522*0 + 3*278*FLEN/8, x4, x1, x2)

inst_17175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:51525*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51525*0 + 3*279*FLEN/8, x4, x1, x2)

inst_17176:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:51528*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51528*0 + 3*280*FLEN/8, x4, x1, x2)

inst_17177:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:51531*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51531*0 + 3*281*FLEN/8, x4, x1, x2)

inst_17178:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:51534*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51534*0 + 3*282*FLEN/8, x4, x1, x2)

inst_17179:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:51537*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51537*0 + 3*283*FLEN/8, x4, x1, x2)

inst_17180:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:51540*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51540*0 + 3*284*FLEN/8, x4, x1, x2)

inst_17181:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:51543*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51543*0 + 3*285*FLEN/8, x4, x1, x2)

inst_17182:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:51546*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51546*0 + 3*286*FLEN/8, x4, x1, x2)

inst_17183:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:51549*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51549*0 + 3*287*FLEN/8, x4, x1, x2)

inst_17184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:51552*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51552*0 + 3*288*FLEN/8, x4, x1, x2)

inst_17185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:51555*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51555*0 + 3*289*FLEN/8, x4, x1, x2)

inst_17186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:51558*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51558*0 + 3*290*FLEN/8, x4, x1, x2)

inst_17187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:51561*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51561*0 + 3*291*FLEN/8, x4, x1, x2)

inst_17188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:51564*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51564*0 + 3*292*FLEN/8, x4, x1, x2)

inst_17189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:51567*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51567*0 + 3*293*FLEN/8, x4, x1, x2)

inst_17190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:51570*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51570*0 + 3*294*FLEN/8, x4, x1, x2)

inst_17191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89800000; valaddr_reg:x3; val_offset:51573*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51573*0 + 3*295*FLEN/8, x4, x1, x2)

inst_17192:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89800001; valaddr_reg:x3; val_offset:51576*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51576*0 + 3*296*FLEN/8, x4, x1, x2)

inst_17193:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89800003; valaddr_reg:x3; val_offset:51579*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51579*0 + 3*297*FLEN/8, x4, x1, x2)

inst_17194:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89800007; valaddr_reg:x3; val_offset:51582*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51582*0 + 3*298*FLEN/8, x4, x1, x2)

inst_17195:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8980000f; valaddr_reg:x3; val_offset:51585*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51585*0 + 3*299*FLEN/8, x4, x1, x2)

inst_17196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8980001f; valaddr_reg:x3; val_offset:51588*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51588*0 + 3*300*FLEN/8, x4, x1, x2)

inst_17197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8980003f; valaddr_reg:x3; val_offset:51591*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51591*0 + 3*301*FLEN/8, x4, x1, x2)

inst_17198:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8980007f; valaddr_reg:x3; val_offset:51594*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51594*0 + 3*302*FLEN/8, x4, x1, x2)

inst_17199:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x898000ff; valaddr_reg:x3; val_offset:51597*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51597*0 + 3*303*FLEN/8, x4, x1, x2)

inst_17200:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x898001ff; valaddr_reg:x3; val_offset:51600*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51600*0 + 3*304*FLEN/8, x4, x1, x2)

inst_17201:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x898003ff; valaddr_reg:x3; val_offset:51603*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51603*0 + 3*305*FLEN/8, x4, x1, x2)

inst_17202:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x898007ff; valaddr_reg:x3; val_offset:51606*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51606*0 + 3*306*FLEN/8, x4, x1, x2)

inst_17203:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89800fff; valaddr_reg:x3; val_offset:51609*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51609*0 + 3*307*FLEN/8, x4, x1, x2)

inst_17204:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89801fff; valaddr_reg:x3; val_offset:51612*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51612*0 + 3*308*FLEN/8, x4, x1, x2)

inst_17205:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89803fff; valaddr_reg:x3; val_offset:51615*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51615*0 + 3*309*FLEN/8, x4, x1, x2)

inst_17206:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89807fff; valaddr_reg:x3; val_offset:51618*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51618*0 + 3*310*FLEN/8, x4, x1, x2)

inst_17207:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8980ffff; valaddr_reg:x3; val_offset:51621*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51621*0 + 3*311*FLEN/8, x4, x1, x2)

inst_17208:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8981ffff; valaddr_reg:x3; val_offset:51624*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51624*0 + 3*312*FLEN/8, x4, x1, x2)

inst_17209:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8983ffff; valaddr_reg:x3; val_offset:51627*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51627*0 + 3*313*FLEN/8, x4, x1, x2)

inst_17210:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x8987ffff; valaddr_reg:x3; val_offset:51630*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51630*0 + 3*314*FLEN/8, x4, x1, x2)

inst_17211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x898fffff; valaddr_reg:x3; val_offset:51633*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51633*0 + 3*315*FLEN/8, x4, x1, x2)

inst_17212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x899fffff; valaddr_reg:x3; val_offset:51636*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51636*0 + 3*316*FLEN/8, x4, x1, x2)

inst_17213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89bfffff; valaddr_reg:x3; val_offset:51639*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51639*0 + 3*317*FLEN/8, x4, x1, x2)

inst_17214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89c00000; valaddr_reg:x3; val_offset:51642*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51642*0 + 3*318*FLEN/8, x4, x1, x2)

inst_17215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89e00000; valaddr_reg:x3; val_offset:51645*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51645*0 + 3*319*FLEN/8, x4, x1, x2)

inst_17216:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89f00000; valaddr_reg:x3; val_offset:51648*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51648*0 + 3*320*FLEN/8, x4, x1, x2)

inst_17217:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89f80000; valaddr_reg:x3; val_offset:51651*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51651*0 + 3*321*FLEN/8, x4, x1, x2)

inst_17218:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fc0000; valaddr_reg:x3; val_offset:51654*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51654*0 + 3*322*FLEN/8, x4, x1, x2)

inst_17219:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fe0000; valaddr_reg:x3; val_offset:51657*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51657*0 + 3*323*FLEN/8, x4, x1, x2)

inst_17220:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ff0000; valaddr_reg:x3; val_offset:51660*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51660*0 + 3*324*FLEN/8, x4, x1, x2)

inst_17221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ff8000; valaddr_reg:x3; val_offset:51663*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51663*0 + 3*325*FLEN/8, x4, x1, x2)

inst_17222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffc000; valaddr_reg:x3; val_offset:51666*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51666*0 + 3*326*FLEN/8, x4, x1, x2)

inst_17223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffe000; valaddr_reg:x3; val_offset:51669*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51669*0 + 3*327*FLEN/8, x4, x1, x2)

inst_17224:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fff000; valaddr_reg:x3; val_offset:51672*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51672*0 + 3*328*FLEN/8, x4, x1, x2)

inst_17225:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fff800; valaddr_reg:x3; val_offset:51675*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51675*0 + 3*329*FLEN/8, x4, x1, x2)

inst_17226:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffc00; valaddr_reg:x3; val_offset:51678*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51678*0 + 3*330*FLEN/8, x4, x1, x2)

inst_17227:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffe00; valaddr_reg:x3; val_offset:51681*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51681*0 + 3*331*FLEN/8, x4, x1, x2)

inst_17228:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffff00; valaddr_reg:x3; val_offset:51684*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51684*0 + 3*332*FLEN/8, x4, x1, x2)

inst_17229:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffff80; valaddr_reg:x3; val_offset:51687*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51687*0 + 3*333*FLEN/8, x4, x1, x2)

inst_17230:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffffc0; valaddr_reg:x3; val_offset:51690*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51690*0 + 3*334*FLEN/8, x4, x1, x2)

inst_17231:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffffe0; valaddr_reg:x3; val_offset:51693*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51693*0 + 3*335*FLEN/8, x4, x1, x2)

inst_17232:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffff0; valaddr_reg:x3; val_offset:51696*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51696*0 + 3*336*FLEN/8, x4, x1, x2)

inst_17233:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffff8; valaddr_reg:x3; val_offset:51699*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51699*0 + 3*337*FLEN/8, x4, x1, x2)

inst_17234:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffffc; valaddr_reg:x3; val_offset:51702*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51702*0 + 3*338*FLEN/8, x4, x1, x2)

inst_17235:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89fffffe; valaddr_reg:x3; val_offset:51705*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51705*0 + 3*339*FLEN/8, x4, x1, x2)

inst_17236:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x34084b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x13 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb4084b; op2val:0x80000000;
op3val:0x89ffffff; valaddr_reg:x3; val_offset:51708*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51708*0 + 3*340*FLEN/8, x4, x1, x2)

inst_17237:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:51711*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51711*0 + 3*341*FLEN/8, x4, x1, x2)

inst_17238:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:51714*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51714*0 + 3*342*FLEN/8, x4, x1, x2)

inst_17239:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:51717*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51717*0 + 3*343*FLEN/8, x4, x1, x2)

inst_17240:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:51720*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51720*0 + 3*344*FLEN/8, x4, x1, x2)

inst_17241:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:51723*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51723*0 + 3*345*FLEN/8, x4, x1, x2)

inst_17242:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:51726*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51726*0 + 3*346*FLEN/8, x4, x1, x2)

inst_17243:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:51729*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51729*0 + 3*347*FLEN/8, x4, x1, x2)

inst_17244:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:51732*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51732*0 + 3*348*FLEN/8, x4, x1, x2)

inst_17245:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:51735*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51735*0 + 3*349*FLEN/8, x4, x1, x2)

inst_17246:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:51738*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51738*0 + 3*350*FLEN/8, x4, x1, x2)

inst_17247:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:51741*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51741*0 + 3*351*FLEN/8, x4, x1, x2)

inst_17248:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:51744*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51744*0 + 3*352*FLEN/8, x4, x1, x2)

inst_17249:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:51747*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51747*0 + 3*353*FLEN/8, x4, x1, x2)

inst_17250:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:51750*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51750*0 + 3*354*FLEN/8, x4, x1, x2)

inst_17251:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:51753*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51753*0 + 3*355*FLEN/8, x4, x1, x2)

inst_17252:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:51756*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51756*0 + 3*356*FLEN/8, x4, x1, x2)

inst_17253:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1800000; valaddr_reg:x3; val_offset:51759*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51759*0 + 3*357*FLEN/8, x4, x1, x2)

inst_17254:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1800001; valaddr_reg:x3; val_offset:51762*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51762*0 + 3*358*FLEN/8, x4, x1, x2)

inst_17255:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1800003; valaddr_reg:x3; val_offset:51765*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51765*0 + 3*359*FLEN/8, x4, x1, x2)

inst_17256:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1800007; valaddr_reg:x3; val_offset:51768*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51768*0 + 3*360*FLEN/8, x4, x1, x2)

inst_17257:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x180000f; valaddr_reg:x3; val_offset:51771*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51771*0 + 3*361*FLEN/8, x4, x1, x2)

inst_17258:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x180001f; valaddr_reg:x3; val_offset:51774*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51774*0 + 3*362*FLEN/8, x4, x1, x2)

inst_17259:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x180003f; valaddr_reg:x3; val_offset:51777*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51777*0 + 3*363*FLEN/8, x4, x1, x2)

inst_17260:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x180007f; valaddr_reg:x3; val_offset:51780*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51780*0 + 3*364*FLEN/8, x4, x1, x2)

inst_17261:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x18000ff; valaddr_reg:x3; val_offset:51783*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51783*0 + 3*365*FLEN/8, x4, x1, x2)

inst_17262:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x18001ff; valaddr_reg:x3; val_offset:51786*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51786*0 + 3*366*FLEN/8, x4, x1, x2)

inst_17263:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x18003ff; valaddr_reg:x3; val_offset:51789*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51789*0 + 3*367*FLEN/8, x4, x1, x2)

inst_17264:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x18007ff; valaddr_reg:x3; val_offset:51792*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51792*0 + 3*368*FLEN/8, x4, x1, x2)

inst_17265:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1800fff; valaddr_reg:x3; val_offset:51795*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51795*0 + 3*369*FLEN/8, x4, x1, x2)

inst_17266:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1801fff; valaddr_reg:x3; val_offset:51798*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51798*0 + 3*370*FLEN/8, x4, x1, x2)

inst_17267:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1803fff; valaddr_reg:x3; val_offset:51801*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51801*0 + 3*371*FLEN/8, x4, x1, x2)

inst_17268:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1807fff; valaddr_reg:x3; val_offset:51804*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51804*0 + 3*372*FLEN/8, x4, x1, x2)

inst_17269:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x180ffff; valaddr_reg:x3; val_offset:51807*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51807*0 + 3*373*FLEN/8, x4, x1, x2)

inst_17270:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x181ffff; valaddr_reg:x3; val_offset:51810*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51810*0 + 3*374*FLEN/8, x4, x1, x2)

inst_17271:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x183ffff; valaddr_reg:x3; val_offset:51813*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51813*0 + 3*375*FLEN/8, x4, x1, x2)

inst_17272:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x187ffff; valaddr_reg:x3; val_offset:51816*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51816*0 + 3*376*FLEN/8, x4, x1, x2)

inst_17273:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x18fffff; valaddr_reg:x3; val_offset:51819*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51819*0 + 3*377*FLEN/8, x4, x1, x2)

inst_17274:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x19fffff; valaddr_reg:x3; val_offset:51822*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51822*0 + 3*378*FLEN/8, x4, x1, x2)

inst_17275:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1bfffff; valaddr_reg:x3; val_offset:51825*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51825*0 + 3*379*FLEN/8, x4, x1, x2)

inst_17276:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1c00000; valaddr_reg:x3; val_offset:51828*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51828*0 + 3*380*FLEN/8, x4, x1, x2)

inst_17277:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1e00000; valaddr_reg:x3; val_offset:51831*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51831*0 + 3*381*FLEN/8, x4, x1, x2)

inst_17278:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1f00000; valaddr_reg:x3; val_offset:51834*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51834*0 + 3*382*FLEN/8, x4, x1, x2)

inst_17279:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1f80000; valaddr_reg:x3; val_offset:51837*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51837*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_17280:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1fc0000; valaddr_reg:x3; val_offset:51840*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51840*0 + 3*384*FLEN/8, x4, x1, x2)

inst_17281:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1fe0000; valaddr_reg:x3; val_offset:51843*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51843*0 + 3*385*FLEN/8, x4, x1, x2)

inst_17282:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1ff0000; valaddr_reg:x3; val_offset:51846*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51846*0 + 3*386*FLEN/8, x4, x1, x2)

inst_17283:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1ff8000; valaddr_reg:x3; val_offset:51849*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51849*0 + 3*387*FLEN/8, x4, x1, x2)

inst_17284:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1ffc000; valaddr_reg:x3; val_offset:51852*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51852*0 + 3*388*FLEN/8, x4, x1, x2)

inst_17285:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1ffe000; valaddr_reg:x3; val_offset:51855*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51855*0 + 3*389*FLEN/8, x4, x1, x2)

inst_17286:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1fff000; valaddr_reg:x3; val_offset:51858*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51858*0 + 3*390*FLEN/8, x4, x1, x2)

inst_17287:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1fff800; valaddr_reg:x3; val_offset:51861*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51861*0 + 3*391*FLEN/8, x4, x1, x2)

inst_17288:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1fffc00; valaddr_reg:x3; val_offset:51864*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51864*0 + 3*392*FLEN/8, x4, x1, x2)

inst_17289:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1fffe00; valaddr_reg:x3; val_offset:51867*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51867*0 + 3*393*FLEN/8, x4, x1, x2)

inst_17290:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1ffff00; valaddr_reg:x3; val_offset:51870*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51870*0 + 3*394*FLEN/8, x4, x1, x2)

inst_17291:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1ffff80; valaddr_reg:x3; val_offset:51873*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51873*0 + 3*395*FLEN/8, x4, x1, x2)

inst_17292:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1ffffc0; valaddr_reg:x3; val_offset:51876*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51876*0 + 3*396*FLEN/8, x4, x1, x2)

inst_17293:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1ffffe0; valaddr_reg:x3; val_offset:51879*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51879*0 + 3*397*FLEN/8, x4, x1, x2)

inst_17294:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1fffff0; valaddr_reg:x3; val_offset:51882*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51882*0 + 3*398*FLEN/8, x4, x1, x2)

inst_17295:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1fffff8; valaddr_reg:x3; val_offset:51885*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51885*0 + 3*399*FLEN/8, x4, x1, x2)

inst_17296:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1fffffc; valaddr_reg:x3; val_offset:51888*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51888*0 + 3*400*FLEN/8, x4, x1, x2)

inst_17297:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1fffffe; valaddr_reg:x3; val_offset:51891*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51891*0 + 3*401*FLEN/8, x4, x1, x2)

inst_17298:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x355798 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb55798; op2val:0x0;
op3val:0x1ffffff; valaddr_reg:x3; val_offset:51894*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51894*0 + 3*402*FLEN/8, x4, x1, x2)

inst_17299:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:51897*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51897*0 + 3*403*FLEN/8, x4, x1, x2)

inst_17300:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:51900*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51900*0 + 3*404*FLEN/8, x4, x1, x2)

inst_17301:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:51903*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51903*0 + 3*405*FLEN/8, x4, x1, x2)

inst_17302:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:51906*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51906*0 + 3*406*FLEN/8, x4, x1, x2)

inst_17303:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:51909*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51909*0 + 3*407*FLEN/8, x4, x1, x2)

inst_17304:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:51912*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51912*0 + 3*408*FLEN/8, x4, x1, x2)

inst_17305:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:51915*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51915*0 + 3*409*FLEN/8, x4, x1, x2)

inst_17306:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:51918*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51918*0 + 3*410*FLEN/8, x4, x1, x2)

inst_17307:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:51921*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51921*0 + 3*411*FLEN/8, x4, x1, x2)

inst_17308:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:51924*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51924*0 + 3*412*FLEN/8, x4, x1, x2)

inst_17309:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:51927*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51927*0 + 3*413*FLEN/8, x4, x1, x2)

inst_17310:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:51930*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51930*0 + 3*414*FLEN/8, x4, x1, x2)

inst_17311:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:51933*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51933*0 + 3*415*FLEN/8, x4, x1, x2)

inst_17312:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:51936*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51936*0 + 3*416*FLEN/8, x4, x1, x2)

inst_17313:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:51939*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51939*0 + 3*417*FLEN/8, x4, x1, x2)

inst_17314:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:51942*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51942*0 + 3*418*FLEN/8, x4, x1, x2)

inst_17315:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x800000; valaddr_reg:x3; val_offset:51945*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51945*0 + 3*419*FLEN/8, x4, x1, x2)

inst_17316:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:51948*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51948*0 + 3*420*FLEN/8, x4, x1, x2)

inst_17317:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:51951*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51951*0 + 3*421*FLEN/8, x4, x1, x2)

inst_17318:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:51954*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51954*0 + 3*422*FLEN/8, x4, x1, x2)

inst_17319:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x80000f; valaddr_reg:x3; val_offset:51957*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51957*0 + 3*423*FLEN/8, x4, x1, x2)

inst_17320:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x80001f; valaddr_reg:x3; val_offset:51960*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51960*0 + 3*424*FLEN/8, x4, x1, x2)

inst_17321:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x80003f; valaddr_reg:x3; val_offset:51963*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51963*0 + 3*425*FLEN/8, x4, x1, x2)

inst_17322:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x80007f; valaddr_reg:x3; val_offset:51966*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51966*0 + 3*426*FLEN/8, x4, x1, x2)

inst_17323:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x8000ff; valaddr_reg:x3; val_offset:51969*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51969*0 + 3*427*FLEN/8, x4, x1, x2)

inst_17324:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x8001ff; valaddr_reg:x3; val_offset:51972*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51972*0 + 3*428*FLEN/8, x4, x1, x2)

inst_17325:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x8003ff; valaddr_reg:x3; val_offset:51975*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51975*0 + 3*429*FLEN/8, x4, x1, x2)

inst_17326:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x8007ff; valaddr_reg:x3; val_offset:51978*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51978*0 + 3*430*FLEN/8, x4, x1, x2)

inst_17327:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x800fff; valaddr_reg:x3; val_offset:51981*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51981*0 + 3*431*FLEN/8, x4, x1, x2)

inst_17328:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x801fff; valaddr_reg:x3; val_offset:51984*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51984*0 + 3*432*FLEN/8, x4, x1, x2)

inst_17329:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x803fff; valaddr_reg:x3; val_offset:51987*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51987*0 + 3*433*FLEN/8, x4, x1, x2)

inst_17330:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x807fff; valaddr_reg:x3; val_offset:51990*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51990*0 + 3*434*FLEN/8, x4, x1, x2)

inst_17331:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x80ffff; valaddr_reg:x3; val_offset:51993*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51993*0 + 3*435*FLEN/8, x4, x1, x2)

inst_17332:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x81ffff; valaddr_reg:x3; val_offset:51996*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51996*0 + 3*436*FLEN/8, x4, x1, x2)

inst_17333:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x83ffff; valaddr_reg:x3; val_offset:51999*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 51999*0 + 3*437*FLEN/8, x4, x1, x2)

inst_17334:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x87ffff; valaddr_reg:x3; val_offset:52002*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52002*0 + 3*438*FLEN/8, x4, x1, x2)

inst_17335:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x8fffff; valaddr_reg:x3; val_offset:52005*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52005*0 + 3*439*FLEN/8, x4, x1, x2)

inst_17336:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0x9fffff; valaddr_reg:x3; val_offset:52008*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52008*0 + 3*440*FLEN/8, x4, x1, x2)

inst_17337:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xbfffff; valaddr_reg:x3; val_offset:52011*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52011*0 + 3*441*FLEN/8, x4, x1, x2)

inst_17338:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xc00000; valaddr_reg:x3; val_offset:52014*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52014*0 + 3*442*FLEN/8, x4, x1, x2)

inst_17339:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xe00000; valaddr_reg:x3; val_offset:52017*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52017*0 + 3*443*FLEN/8, x4, x1, x2)

inst_17340:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xf00000; valaddr_reg:x3; val_offset:52020*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52020*0 + 3*444*FLEN/8, x4, x1, x2)

inst_17341:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xf80000; valaddr_reg:x3; val_offset:52023*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52023*0 + 3*445*FLEN/8, x4, x1, x2)

inst_17342:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xfc0000; valaddr_reg:x3; val_offset:52026*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52026*0 + 3*446*FLEN/8, x4, x1, x2)

inst_17343:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xfe0000; valaddr_reg:x3; val_offset:52029*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52029*0 + 3*447*FLEN/8, x4, x1, x2)

inst_17344:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xff0000; valaddr_reg:x3; val_offset:52032*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52032*0 + 3*448*FLEN/8, x4, x1, x2)

inst_17345:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xff8000; valaddr_reg:x3; val_offset:52035*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52035*0 + 3*449*FLEN/8, x4, x1, x2)

inst_17346:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xffc000; valaddr_reg:x3; val_offset:52038*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52038*0 + 3*450*FLEN/8, x4, x1, x2)

inst_17347:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xffe000; valaddr_reg:x3; val_offset:52041*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52041*0 + 3*451*FLEN/8, x4, x1, x2)

inst_17348:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xfff000; valaddr_reg:x3; val_offset:52044*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52044*0 + 3*452*FLEN/8, x4, x1, x2)

inst_17349:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xfff800; valaddr_reg:x3; val_offset:52047*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52047*0 + 3*453*FLEN/8, x4, x1, x2)

inst_17350:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xfffc00; valaddr_reg:x3; val_offset:52050*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52050*0 + 3*454*FLEN/8, x4, x1, x2)

inst_17351:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xfffe00; valaddr_reg:x3; val_offset:52053*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52053*0 + 3*455*FLEN/8, x4, x1, x2)

inst_17352:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xffff00; valaddr_reg:x3; val_offset:52056*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52056*0 + 3*456*FLEN/8, x4, x1, x2)

inst_17353:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xffff80; valaddr_reg:x3; val_offset:52059*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52059*0 + 3*457*FLEN/8, x4, x1, x2)

inst_17354:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xffffc0; valaddr_reg:x3; val_offset:52062*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52062*0 + 3*458*FLEN/8, x4, x1, x2)

inst_17355:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xffffe0; valaddr_reg:x3; val_offset:52065*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52065*0 + 3*459*FLEN/8, x4, x1, x2)

inst_17356:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xfffff0; valaddr_reg:x3; val_offset:52068*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52068*0 + 3*460*FLEN/8, x4, x1, x2)

inst_17357:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:52071*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52071*0 + 3*461*FLEN/8, x4, x1, x2)

inst_17358:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:52074*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52074*0 + 3*462*FLEN/8, x4, x1, x2)

inst_17359:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:52077*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52077*0 + 3*463*FLEN/8, x4, x1, x2)

inst_17360:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x372bff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb72bff; op2val:0x0;
op3val:0xffffff; valaddr_reg:x3; val_offset:52080*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52080*0 + 3*464*FLEN/8, x4, x1, x2)

inst_17361:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:52083*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52083*0 + 3*465*FLEN/8, x4, x1, x2)

inst_17362:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:52086*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52086*0 + 3*466*FLEN/8, x4, x1, x2)

inst_17363:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:52089*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52089*0 + 3*467*FLEN/8, x4, x1, x2)

inst_17364:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:52092*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52092*0 + 3*468*FLEN/8, x4, x1, x2)

inst_17365:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:52095*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52095*0 + 3*469*FLEN/8, x4, x1, x2)

inst_17366:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:52098*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52098*0 + 3*470*FLEN/8, x4, x1, x2)

inst_17367:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:52101*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52101*0 + 3*471*FLEN/8, x4, x1, x2)

inst_17368:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:52104*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52104*0 + 3*472*FLEN/8, x4, x1, x2)

inst_17369:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:52107*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52107*0 + 3*473*FLEN/8, x4, x1, x2)

inst_17370:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:52110*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52110*0 + 3*474*FLEN/8, x4, x1, x2)

inst_17371:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:52113*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52113*0 + 3*475*FLEN/8, x4, x1, x2)

inst_17372:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:52116*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52116*0 + 3*476*FLEN/8, x4, x1, x2)

inst_17373:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:52119*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52119*0 + 3*477*FLEN/8, x4, x1, x2)

inst_17374:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:52122*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52122*0 + 3*478*FLEN/8, x4, x1, x2)

inst_17375:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:52125*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52125*0 + 3*479*FLEN/8, x4, x1, x2)

inst_17376:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:52128*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52128*0 + 3*480*FLEN/8, x4, x1, x2)

inst_17377:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89000000; valaddr_reg:x3; val_offset:52131*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52131*0 + 3*481*FLEN/8, x4, x1, x2)

inst_17378:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89000001; valaddr_reg:x3; val_offset:52134*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52134*0 + 3*482*FLEN/8, x4, x1, x2)

inst_17379:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89000003; valaddr_reg:x3; val_offset:52137*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52137*0 + 3*483*FLEN/8, x4, x1, x2)

inst_17380:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89000007; valaddr_reg:x3; val_offset:52140*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52140*0 + 3*484*FLEN/8, x4, x1, x2)

inst_17381:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x8900000f; valaddr_reg:x3; val_offset:52143*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52143*0 + 3*485*FLEN/8, x4, x1, x2)

inst_17382:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x8900001f; valaddr_reg:x3; val_offset:52146*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52146*0 + 3*486*FLEN/8, x4, x1, x2)

inst_17383:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x8900003f; valaddr_reg:x3; val_offset:52149*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52149*0 + 3*487*FLEN/8, x4, x1, x2)

inst_17384:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x8900007f; valaddr_reg:x3; val_offset:52152*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52152*0 + 3*488*FLEN/8, x4, x1, x2)

inst_17385:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x890000ff; valaddr_reg:x3; val_offset:52155*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52155*0 + 3*489*FLEN/8, x4, x1, x2)

inst_17386:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x890001ff; valaddr_reg:x3; val_offset:52158*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52158*0 + 3*490*FLEN/8, x4, x1, x2)

inst_17387:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x890003ff; valaddr_reg:x3; val_offset:52161*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52161*0 + 3*491*FLEN/8, x4, x1, x2)

inst_17388:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x890007ff; valaddr_reg:x3; val_offset:52164*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52164*0 + 3*492*FLEN/8, x4, x1, x2)

inst_17389:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89000fff; valaddr_reg:x3; val_offset:52167*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52167*0 + 3*493*FLEN/8, x4, x1, x2)

inst_17390:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89001fff; valaddr_reg:x3; val_offset:52170*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52170*0 + 3*494*FLEN/8, x4, x1, x2)

inst_17391:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89003fff; valaddr_reg:x3; val_offset:52173*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52173*0 + 3*495*FLEN/8, x4, x1, x2)

inst_17392:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89007fff; valaddr_reg:x3; val_offset:52176*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52176*0 + 3*496*FLEN/8, x4, x1, x2)

inst_17393:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x8900ffff; valaddr_reg:x3; val_offset:52179*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52179*0 + 3*497*FLEN/8, x4, x1, x2)

inst_17394:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x8901ffff; valaddr_reg:x3; val_offset:52182*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52182*0 + 3*498*FLEN/8, x4, x1, x2)

inst_17395:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x8903ffff; valaddr_reg:x3; val_offset:52185*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52185*0 + 3*499*FLEN/8, x4, x1, x2)

inst_17396:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x8907ffff; valaddr_reg:x3; val_offset:52188*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52188*0 + 3*500*FLEN/8, x4, x1, x2)

inst_17397:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x890fffff; valaddr_reg:x3; val_offset:52191*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52191*0 + 3*501*FLEN/8, x4, x1, x2)

inst_17398:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x891fffff; valaddr_reg:x3; val_offset:52194*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52194*0 + 3*502*FLEN/8, x4, x1, x2)

inst_17399:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x893fffff; valaddr_reg:x3; val_offset:52197*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52197*0 + 3*503*FLEN/8, x4, x1, x2)

inst_17400:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89400000; valaddr_reg:x3; val_offset:52200*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52200*0 + 3*504*FLEN/8, x4, x1, x2)

inst_17401:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89600000; valaddr_reg:x3; val_offset:52203*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52203*0 + 3*505*FLEN/8, x4, x1, x2)

inst_17402:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89700000; valaddr_reg:x3; val_offset:52206*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52206*0 + 3*506*FLEN/8, x4, x1, x2)

inst_17403:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x89780000; valaddr_reg:x3; val_offset:52209*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52209*0 + 3*507*FLEN/8, x4, x1, x2)

inst_17404:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897c0000; valaddr_reg:x3; val_offset:52212*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52212*0 + 3*508*FLEN/8, x4, x1, x2)

inst_17405:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897e0000; valaddr_reg:x3; val_offset:52215*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52215*0 + 3*509*FLEN/8, x4, x1, x2)

inst_17406:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897f0000; valaddr_reg:x3; val_offset:52218*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52218*0 + 3*510*FLEN/8, x4, x1, x2)

inst_17407:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897f8000; valaddr_reg:x3; val_offset:52221*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52221*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_17408:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897fc000; valaddr_reg:x3; val_offset:52224*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52224*0 + 3*512*FLEN/8, x4, x1, x2)

inst_17409:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897fe000; valaddr_reg:x3; val_offset:52227*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52227*0 + 3*513*FLEN/8, x4, x1, x2)

inst_17410:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897ff000; valaddr_reg:x3; val_offset:52230*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52230*0 + 3*514*FLEN/8, x4, x1, x2)

inst_17411:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897ff800; valaddr_reg:x3; val_offset:52233*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52233*0 + 3*515*FLEN/8, x4, x1, x2)

inst_17412:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897ffc00; valaddr_reg:x3; val_offset:52236*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52236*0 + 3*516*FLEN/8, x4, x1, x2)

inst_17413:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897ffe00; valaddr_reg:x3; val_offset:52239*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52239*0 + 3*517*FLEN/8, x4, x1, x2)

inst_17414:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897fff00; valaddr_reg:x3; val_offset:52242*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52242*0 + 3*518*FLEN/8, x4, x1, x2)

inst_17415:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897fff80; valaddr_reg:x3; val_offset:52245*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52245*0 + 3*519*FLEN/8, x4, x1, x2)

inst_17416:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897fffc0; valaddr_reg:x3; val_offset:52248*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52248*0 + 3*520*FLEN/8, x4, x1, x2)

inst_17417:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897fffe0; valaddr_reg:x3; val_offset:52251*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52251*0 + 3*521*FLEN/8, x4, x1, x2)

inst_17418:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897ffff0; valaddr_reg:x3; val_offset:52254*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52254*0 + 3*522*FLEN/8, x4, x1, x2)

inst_17419:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897ffff8; valaddr_reg:x3; val_offset:52257*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52257*0 + 3*523*FLEN/8, x4, x1, x2)

inst_17420:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897ffffc; valaddr_reg:x3; val_offset:52260*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52260*0 + 3*524*FLEN/8, x4, x1, x2)

inst_17421:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897ffffe; valaddr_reg:x3; val_offset:52263*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52263*0 + 3*525*FLEN/8, x4, x1, x2)

inst_17422:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38683b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x12 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8683b; op2val:0x80000000;
op3val:0x897fffff; valaddr_reg:x3; val_offset:52266*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52266*0 + 3*526*FLEN/8, x4, x1, x2)

inst_17423:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c000000; valaddr_reg:x3; val_offset:52269*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52269*0 + 3*527*FLEN/8, x4, x1, x2)

inst_17424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c000001; valaddr_reg:x3; val_offset:52272*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52272*0 + 3*528*FLEN/8, x4, x1, x2)

inst_17425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c000003; valaddr_reg:x3; val_offset:52275*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52275*0 + 3*529*FLEN/8, x4, x1, x2)

inst_17426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c000007; valaddr_reg:x3; val_offset:52278*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52278*0 + 3*530*FLEN/8, x4, x1, x2)

inst_17427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c00000f; valaddr_reg:x3; val_offset:52281*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52281*0 + 3*531*FLEN/8, x4, x1, x2)

inst_17428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c00001f; valaddr_reg:x3; val_offset:52284*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52284*0 + 3*532*FLEN/8, x4, x1, x2)

inst_17429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c00003f; valaddr_reg:x3; val_offset:52287*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52287*0 + 3*533*FLEN/8, x4, x1, x2)

inst_17430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c00007f; valaddr_reg:x3; val_offset:52290*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52290*0 + 3*534*FLEN/8, x4, x1, x2)

inst_17431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c0000ff; valaddr_reg:x3; val_offset:52293*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52293*0 + 3*535*FLEN/8, x4, x1, x2)

inst_17432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c0001ff; valaddr_reg:x3; val_offset:52296*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52296*0 + 3*536*FLEN/8, x4, x1, x2)

inst_17433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c0003ff; valaddr_reg:x3; val_offset:52299*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52299*0 + 3*537*FLEN/8, x4, x1, x2)

inst_17434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c0007ff; valaddr_reg:x3; val_offset:52302*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52302*0 + 3*538*FLEN/8, x4, x1, x2)

inst_17435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c000fff; valaddr_reg:x3; val_offset:52305*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52305*0 + 3*539*FLEN/8, x4, x1, x2)

inst_17436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c001fff; valaddr_reg:x3; val_offset:52308*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52308*0 + 3*540*FLEN/8, x4, x1, x2)

inst_17437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c003fff; valaddr_reg:x3; val_offset:52311*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52311*0 + 3*541*FLEN/8, x4, x1, x2)

inst_17438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c007fff; valaddr_reg:x3; val_offset:52314*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52314*0 + 3*542*FLEN/8, x4, x1, x2)

inst_17439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c00ffff; valaddr_reg:x3; val_offset:52317*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52317*0 + 3*543*FLEN/8, x4, x1, x2)

inst_17440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c01ffff; valaddr_reg:x3; val_offset:52320*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52320*0 + 3*544*FLEN/8, x4, x1, x2)

inst_17441:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c03ffff; valaddr_reg:x3; val_offset:52323*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52323*0 + 3*545*FLEN/8, x4, x1, x2)

inst_17442:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c07ffff; valaddr_reg:x3; val_offset:52326*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52326*0 + 3*546*FLEN/8, x4, x1, x2)

inst_17443:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c0fffff; valaddr_reg:x3; val_offset:52329*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52329*0 + 3*547*FLEN/8, x4, x1, x2)

inst_17444:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c1fffff; valaddr_reg:x3; val_offset:52332*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52332*0 + 3*548*FLEN/8, x4, x1, x2)

inst_17445:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c3fffff; valaddr_reg:x3; val_offset:52335*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52335*0 + 3*549*FLEN/8, x4, x1, x2)

inst_17446:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c400000; valaddr_reg:x3; val_offset:52338*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52338*0 + 3*550*FLEN/8, x4, x1, x2)

inst_17447:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c600000; valaddr_reg:x3; val_offset:52341*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52341*0 + 3*551*FLEN/8, x4, x1, x2)

inst_17448:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c700000; valaddr_reg:x3; val_offset:52344*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52344*0 + 3*552*FLEN/8, x4, x1, x2)

inst_17449:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c780000; valaddr_reg:x3; val_offset:52347*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52347*0 + 3*553*FLEN/8, x4, x1, x2)

inst_17450:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7c0000; valaddr_reg:x3; val_offset:52350*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52350*0 + 3*554*FLEN/8, x4, x1, x2)

inst_17451:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7e0000; valaddr_reg:x3; val_offset:52353*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52353*0 + 3*555*FLEN/8, x4, x1, x2)

inst_17452:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7f0000; valaddr_reg:x3; val_offset:52356*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52356*0 + 3*556*FLEN/8, x4, x1, x2)

inst_17453:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7f8000; valaddr_reg:x3; val_offset:52359*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52359*0 + 3*557*FLEN/8, x4, x1, x2)

inst_17454:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7fc000; valaddr_reg:x3; val_offset:52362*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52362*0 + 3*558*FLEN/8, x4, x1, x2)

inst_17455:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7fe000; valaddr_reg:x3; val_offset:52365*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52365*0 + 3*559*FLEN/8, x4, x1, x2)

inst_17456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7ff000; valaddr_reg:x3; val_offset:52368*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52368*0 + 3*560*FLEN/8, x4, x1, x2)

inst_17457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7ff800; valaddr_reg:x3; val_offset:52371*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52371*0 + 3*561*FLEN/8, x4, x1, x2)

inst_17458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7ffc00; valaddr_reg:x3; val_offset:52374*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52374*0 + 3*562*FLEN/8, x4, x1, x2)

inst_17459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7ffe00; valaddr_reg:x3; val_offset:52377*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52377*0 + 3*563*FLEN/8, x4, x1, x2)

inst_17460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7fff00; valaddr_reg:x3; val_offset:52380*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52380*0 + 3*564*FLEN/8, x4, x1, x2)

inst_17461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7fff80; valaddr_reg:x3; val_offset:52383*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52383*0 + 3*565*FLEN/8, x4, x1, x2)

inst_17462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7fffc0; valaddr_reg:x3; val_offset:52386*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52386*0 + 3*566*FLEN/8, x4, x1, x2)

inst_17463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7fffe0; valaddr_reg:x3; val_offset:52389*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52389*0 + 3*567*FLEN/8, x4, x1, x2)

inst_17464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7ffff0; valaddr_reg:x3; val_offset:52392*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52392*0 + 3*568*FLEN/8, x4, x1, x2)

inst_17465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7ffff8; valaddr_reg:x3; val_offset:52395*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52395*0 + 3*569*FLEN/8, x4, x1, x2)

inst_17466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7ffffc; valaddr_reg:x3; val_offset:52398*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52398*0 + 3*570*FLEN/8, x4, x1, x2)

inst_17467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7ffffe; valaddr_reg:x3; val_offset:52401*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52401*0 + 3*571*FLEN/8, x4, x1, x2)

inst_17468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x58 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x2c7fffff; valaddr_reg:x3; val_offset:52404*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52404*0 + 3*572*FLEN/8, x4, x1, x2)

inst_17469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3f800001; valaddr_reg:x3; val_offset:52407*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52407*0 + 3*573*FLEN/8, x4, x1, x2)

inst_17470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3f800003; valaddr_reg:x3; val_offset:52410*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52410*0 + 3*574*FLEN/8, x4, x1, x2)

inst_17471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3f800007; valaddr_reg:x3; val_offset:52413*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52413*0 + 3*575*FLEN/8, x4, x1, x2)

inst_17472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3f999999; valaddr_reg:x3; val_offset:52416*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52416*0 + 3*576*FLEN/8, x4, x1, x2)

inst_17473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:52419*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52419*0 + 3*577*FLEN/8, x4, x1, x2)

inst_17474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:52422*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52422*0 + 3*578*FLEN/8, x4, x1, x2)

inst_17475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:52425*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52425*0 + 3*579*FLEN/8, x4, x1, x2)

inst_17476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:52428*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52428*0 + 3*580*FLEN/8, x4, x1, x2)

inst_17477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:52431*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52431*0 + 3*581*FLEN/8, x4, x1, x2)

inst_17478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:52434*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52434*0 + 3*582*FLEN/8, x4, x1, x2)

inst_17479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:52437*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52437*0 + 3*583*FLEN/8, x4, x1, x2)

inst_17480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:52440*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52440*0 + 3*584*FLEN/8, x4, x1, x2)

inst_17481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:52443*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52443*0 + 3*585*FLEN/8, x4, x1, x2)

inst_17482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:52446*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52446*0 + 3*586*FLEN/8, x4, x1, x2)

inst_17483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:52449*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52449*0 + 3*587*FLEN/8, x4, x1, x2)

inst_17484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x38be3b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x58af71 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb8be3b; op2val:0x58af71;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:52452*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52452*0 + 3*588*FLEN/8, x4, x1, x2)

inst_17485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef800000; valaddr_reg:x3; val_offset:52455*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52455*0 + 3*589*FLEN/8, x4, x1, x2)

inst_17486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef800001; valaddr_reg:x3; val_offset:52458*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52458*0 + 3*590*FLEN/8, x4, x1, x2)

inst_17487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef800003; valaddr_reg:x3; val_offset:52461*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52461*0 + 3*591*FLEN/8, x4, x1, x2)

inst_17488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef800007; valaddr_reg:x3; val_offset:52464*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52464*0 + 3*592*FLEN/8, x4, x1, x2)

inst_17489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef80000f; valaddr_reg:x3; val_offset:52467*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52467*0 + 3*593*FLEN/8, x4, x1, x2)

inst_17490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef80001f; valaddr_reg:x3; val_offset:52470*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52470*0 + 3*594*FLEN/8, x4, x1, x2)

inst_17491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef80003f; valaddr_reg:x3; val_offset:52473*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52473*0 + 3*595*FLEN/8, x4, x1, x2)

inst_17492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef80007f; valaddr_reg:x3; val_offset:52476*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52476*0 + 3*596*FLEN/8, x4, x1, x2)

inst_17493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef8000ff; valaddr_reg:x3; val_offset:52479*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52479*0 + 3*597*FLEN/8, x4, x1, x2)

inst_17494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef8001ff; valaddr_reg:x3; val_offset:52482*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52482*0 + 3*598*FLEN/8, x4, x1, x2)

inst_17495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef8003ff; valaddr_reg:x3; val_offset:52485*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52485*0 + 3*599*FLEN/8, x4, x1, x2)

inst_17496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef8007ff; valaddr_reg:x3; val_offset:52488*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52488*0 + 3*600*FLEN/8, x4, x1, x2)

inst_17497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef800fff; valaddr_reg:x3; val_offset:52491*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52491*0 + 3*601*FLEN/8, x4, x1, x2)

inst_17498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef801fff; valaddr_reg:x3; val_offset:52494*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52494*0 + 3*602*FLEN/8, x4, x1, x2)

inst_17499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef803fff; valaddr_reg:x3; val_offset:52497*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52497*0 + 3*603*FLEN/8, x4, x1, x2)

inst_17500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef807fff; valaddr_reg:x3; val_offset:52500*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52500*0 + 3*604*FLEN/8, x4, x1, x2)

inst_17501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef80ffff; valaddr_reg:x3; val_offset:52503*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52503*0 + 3*605*FLEN/8, x4, x1, x2)

inst_17502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef81ffff; valaddr_reg:x3; val_offset:52506*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52506*0 + 3*606*FLEN/8, x4, x1, x2)

inst_17503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef83ffff; valaddr_reg:x3; val_offset:52509*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52509*0 + 3*607*FLEN/8, x4, x1, x2)

inst_17504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef87ffff; valaddr_reg:x3; val_offset:52512*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52512*0 + 3*608*FLEN/8, x4, x1, x2)

inst_17505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef8fffff; valaddr_reg:x3; val_offset:52515*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52515*0 + 3*609*FLEN/8, x4, x1, x2)

inst_17506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xef9fffff; valaddr_reg:x3; val_offset:52518*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52518*0 + 3*610*FLEN/8, x4, x1, x2)

inst_17507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefbfffff; valaddr_reg:x3; val_offset:52521*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52521*0 + 3*611*FLEN/8, x4, x1, x2)

inst_17508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefc00000; valaddr_reg:x3; val_offset:52524*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52524*0 + 3*612*FLEN/8, x4, x1, x2)

inst_17509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefe00000; valaddr_reg:x3; val_offset:52527*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52527*0 + 3*613*FLEN/8, x4, x1, x2)

inst_17510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeff00000; valaddr_reg:x3; val_offset:52530*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52530*0 + 3*614*FLEN/8, x4, x1, x2)

inst_17511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeff80000; valaddr_reg:x3; val_offset:52533*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52533*0 + 3*615*FLEN/8, x4, x1, x2)

inst_17512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeffc0000; valaddr_reg:x3; val_offset:52536*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52536*0 + 3*616*FLEN/8, x4, x1, x2)

inst_17513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeffe0000; valaddr_reg:x3; val_offset:52539*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52539*0 + 3*617*FLEN/8, x4, x1, x2)

inst_17514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefff0000; valaddr_reg:x3; val_offset:52542*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52542*0 + 3*618*FLEN/8, x4, x1, x2)

inst_17515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefff8000; valaddr_reg:x3; val_offset:52545*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52545*0 + 3*619*FLEN/8, x4, x1, x2)

inst_17516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefffc000; valaddr_reg:x3; val_offset:52548*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52548*0 + 3*620*FLEN/8, x4, x1, x2)

inst_17517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefffe000; valaddr_reg:x3; val_offset:52551*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52551*0 + 3*621*FLEN/8, x4, x1, x2)

inst_17518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeffff000; valaddr_reg:x3; val_offset:52554*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52554*0 + 3*622*FLEN/8, x4, x1, x2)

inst_17519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeffff800; valaddr_reg:x3; val_offset:52557*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52557*0 + 3*623*FLEN/8, x4, x1, x2)

inst_17520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeffffc00; valaddr_reg:x3; val_offset:52560*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52560*0 + 3*624*FLEN/8, x4, x1, x2)

inst_17521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeffffe00; valaddr_reg:x3; val_offset:52563*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52563*0 + 3*625*FLEN/8, x4, x1, x2)

inst_17522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefffff00; valaddr_reg:x3; val_offset:52566*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52566*0 + 3*626*FLEN/8, x4, x1, x2)

inst_17523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefffff80; valaddr_reg:x3; val_offset:52569*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52569*0 + 3*627*FLEN/8, x4, x1, x2)

inst_17524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefffffc0; valaddr_reg:x3; val_offset:52572*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52572*0 + 3*628*FLEN/8, x4, x1, x2)

inst_17525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefffffe0; valaddr_reg:x3; val_offset:52575*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52575*0 + 3*629*FLEN/8, x4, x1, x2)

inst_17526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeffffff0; valaddr_reg:x3; val_offset:52578*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52578*0 + 3*630*FLEN/8, x4, x1, x2)

inst_17527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeffffff8; valaddr_reg:x3; val_offset:52581*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52581*0 + 3*631*FLEN/8, x4, x1, x2)

inst_17528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeffffffc; valaddr_reg:x3; val_offset:52584*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52584*0 + 3*632*FLEN/8, x4, x1, x2)

inst_17529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xeffffffe; valaddr_reg:x3; val_offset:52587*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52587*0 + 3*633*FLEN/8, x4, x1, x2)

inst_17530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xdf and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xefffffff; valaddr_reg:x3; val_offset:52590*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52590*0 + 3*634*FLEN/8, x4, x1, x2)

inst_17531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff000001; valaddr_reg:x3; val_offset:52593*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52593*0 + 3*635*FLEN/8, x4, x1, x2)

inst_17532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff000003; valaddr_reg:x3; val_offset:52596*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52596*0 + 3*636*FLEN/8, x4, x1, x2)

inst_17533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff000007; valaddr_reg:x3; val_offset:52599*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52599*0 + 3*637*FLEN/8, x4, x1, x2)

inst_17534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff199999; valaddr_reg:x3; val_offset:52602*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52602*0 + 3*638*FLEN/8, x4, x1, x2)

inst_17535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff249249; valaddr_reg:x3; val_offset:52605*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52605*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_17536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff333333; valaddr_reg:x3; val_offset:52608*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52608*0 + 3*640*FLEN/8, x4, x1, x2)

inst_17537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:52611*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52611*0 + 3*641*FLEN/8, x4, x1, x2)

inst_17538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:52614*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52614*0 + 3*642*FLEN/8, x4, x1, x2)

inst_17539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff444444; valaddr_reg:x3; val_offset:52617*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52617*0 + 3*643*FLEN/8, x4, x1, x2)

inst_17540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:52620*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52620*0 + 3*644*FLEN/8, x4, x1, x2)

inst_17541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:52623*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52623*0 + 3*645*FLEN/8, x4, x1, x2)

inst_17542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff666666; valaddr_reg:x3; val_offset:52626*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52626*0 + 3*646*FLEN/8, x4, x1, x2)

inst_17543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:52629*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52629*0 + 3*647*FLEN/8, x4, x1, x2)

inst_17544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:52632*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52632*0 + 3*648*FLEN/8, x4, x1, x2)

inst_17545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:52635*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52635*0 + 3*649*FLEN/8, x4, x1, x2)

inst_17546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x39b62c and fs2 == 1 and fe2 == 0x80 and fm2 == 0x307213 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eb9b62c; op2val:0xc0307213;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:52638*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52638*0 + 3*650*FLEN/8, x4, x1, x2)

inst_17547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:52641*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52641*0 + 3*651*FLEN/8, x4, x1, x2)

inst_17548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:52644*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52644*0 + 3*652*FLEN/8, x4, x1, x2)

inst_17549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:52647*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52647*0 + 3*653*FLEN/8, x4, x1, x2)

inst_17550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:52650*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52650*0 + 3*654*FLEN/8, x4, x1, x2)

inst_17551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:52653*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52653*0 + 3*655*FLEN/8, x4, x1, x2)

inst_17552:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:52656*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52656*0 + 3*656*FLEN/8, x4, x1, x2)

inst_17553:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:52659*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52659*0 + 3*657*FLEN/8, x4, x1, x2)

inst_17554:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:52662*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52662*0 + 3*658*FLEN/8, x4, x1, x2)

inst_17555:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:52665*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52665*0 + 3*659*FLEN/8, x4, x1, x2)

inst_17556:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:52668*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52668*0 + 3*660*FLEN/8, x4, x1, x2)

inst_17557:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:52671*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52671*0 + 3*661*FLEN/8, x4, x1, x2)

inst_17558:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:52674*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52674*0 + 3*662*FLEN/8, x4, x1, x2)

inst_17559:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:52677*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52677*0 + 3*663*FLEN/8, x4, x1, x2)

inst_17560:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:52680*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52680*0 + 3*664*FLEN/8, x4, x1, x2)

inst_17561:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:52683*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52683*0 + 3*665*FLEN/8, x4, x1, x2)

inst_17562:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:52686*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52686*0 + 3*666*FLEN/8, x4, x1, x2)

inst_17563:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82000000; valaddr_reg:x3; val_offset:52689*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52689*0 + 3*667*FLEN/8, x4, x1, x2)

inst_17564:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82000001; valaddr_reg:x3; val_offset:52692*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52692*0 + 3*668*FLEN/8, x4, x1, x2)

inst_17565:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82000003; valaddr_reg:x3; val_offset:52695*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52695*0 + 3*669*FLEN/8, x4, x1, x2)

inst_17566:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82000007; valaddr_reg:x3; val_offset:52698*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52698*0 + 3*670*FLEN/8, x4, x1, x2)

inst_17567:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x8200000f; valaddr_reg:x3; val_offset:52701*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52701*0 + 3*671*FLEN/8, x4, x1, x2)

inst_17568:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x8200001f; valaddr_reg:x3; val_offset:52704*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52704*0 + 3*672*FLEN/8, x4, x1, x2)

inst_17569:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x8200003f; valaddr_reg:x3; val_offset:52707*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52707*0 + 3*673*FLEN/8, x4, x1, x2)

inst_17570:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x8200007f; valaddr_reg:x3; val_offset:52710*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52710*0 + 3*674*FLEN/8, x4, x1, x2)

inst_17571:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x820000ff; valaddr_reg:x3; val_offset:52713*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52713*0 + 3*675*FLEN/8, x4, x1, x2)

inst_17572:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x820001ff; valaddr_reg:x3; val_offset:52716*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52716*0 + 3*676*FLEN/8, x4, x1, x2)

inst_17573:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x820003ff; valaddr_reg:x3; val_offset:52719*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52719*0 + 3*677*FLEN/8, x4, x1, x2)

inst_17574:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x820007ff; valaddr_reg:x3; val_offset:52722*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52722*0 + 3*678*FLEN/8, x4, x1, x2)

inst_17575:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82000fff; valaddr_reg:x3; val_offset:52725*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52725*0 + 3*679*FLEN/8, x4, x1, x2)

inst_17576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82001fff; valaddr_reg:x3; val_offset:52728*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52728*0 + 3*680*FLEN/8, x4, x1, x2)

inst_17577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82003fff; valaddr_reg:x3; val_offset:52731*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52731*0 + 3*681*FLEN/8, x4, x1, x2)

inst_17578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82007fff; valaddr_reg:x3; val_offset:52734*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52734*0 + 3*682*FLEN/8, x4, x1, x2)

inst_17579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x8200ffff; valaddr_reg:x3; val_offset:52737*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52737*0 + 3*683*FLEN/8, x4, x1, x2)

inst_17580:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x8201ffff; valaddr_reg:x3; val_offset:52740*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52740*0 + 3*684*FLEN/8, x4, x1, x2)

inst_17581:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x8203ffff; valaddr_reg:x3; val_offset:52743*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52743*0 + 3*685*FLEN/8, x4, x1, x2)

inst_17582:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x8207ffff; valaddr_reg:x3; val_offset:52746*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52746*0 + 3*686*FLEN/8, x4, x1, x2)

inst_17583:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x820fffff; valaddr_reg:x3; val_offset:52749*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52749*0 + 3*687*FLEN/8, x4, x1, x2)

inst_17584:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x821fffff; valaddr_reg:x3; val_offset:52752*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52752*0 + 3*688*FLEN/8, x4, x1, x2)

inst_17585:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x823fffff; valaddr_reg:x3; val_offset:52755*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52755*0 + 3*689*FLEN/8, x4, x1, x2)

inst_17586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82400000; valaddr_reg:x3; val_offset:52758*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52758*0 + 3*690*FLEN/8, x4, x1, x2)

inst_17587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82600000; valaddr_reg:x3; val_offset:52761*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52761*0 + 3*691*FLEN/8, x4, x1, x2)

inst_17588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82700000; valaddr_reg:x3; val_offset:52764*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52764*0 + 3*692*FLEN/8, x4, x1, x2)

inst_17589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x82780000; valaddr_reg:x3; val_offset:52767*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52767*0 + 3*693*FLEN/8, x4, x1, x2)

inst_17590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827c0000; valaddr_reg:x3; val_offset:52770*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52770*0 + 3*694*FLEN/8, x4, x1, x2)

inst_17591:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827e0000; valaddr_reg:x3; val_offset:52773*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52773*0 + 3*695*FLEN/8, x4, x1, x2)

inst_17592:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827f0000; valaddr_reg:x3; val_offset:52776*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52776*0 + 3*696*FLEN/8, x4, x1, x2)

inst_17593:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827f8000; valaddr_reg:x3; val_offset:52779*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52779*0 + 3*697*FLEN/8, x4, x1, x2)

inst_17594:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827fc000; valaddr_reg:x3; val_offset:52782*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52782*0 + 3*698*FLEN/8, x4, x1, x2)

inst_17595:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827fe000; valaddr_reg:x3; val_offset:52785*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52785*0 + 3*699*FLEN/8, x4, x1, x2)

inst_17596:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827ff000; valaddr_reg:x3; val_offset:52788*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52788*0 + 3*700*FLEN/8, x4, x1, x2)

inst_17597:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827ff800; valaddr_reg:x3; val_offset:52791*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52791*0 + 3*701*FLEN/8, x4, x1, x2)

inst_17598:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827ffc00; valaddr_reg:x3; val_offset:52794*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52794*0 + 3*702*FLEN/8, x4, x1, x2)

inst_17599:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827ffe00; valaddr_reg:x3; val_offset:52797*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52797*0 + 3*703*FLEN/8, x4, x1, x2)

inst_17600:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827fff00; valaddr_reg:x3; val_offset:52800*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52800*0 + 3*704*FLEN/8, x4, x1, x2)

inst_17601:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827fff80; valaddr_reg:x3; val_offset:52803*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52803*0 + 3*705*FLEN/8, x4, x1, x2)

inst_17602:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827fffc0; valaddr_reg:x3; val_offset:52806*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52806*0 + 3*706*FLEN/8, x4, x1, x2)

inst_17603:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827fffe0; valaddr_reg:x3; val_offset:52809*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52809*0 + 3*707*FLEN/8, x4, x1, x2)

inst_17604:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827ffff0; valaddr_reg:x3; val_offset:52812*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52812*0 + 3*708*FLEN/8, x4, x1, x2)

inst_17605:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827ffff8; valaddr_reg:x3; val_offset:52815*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52815*0 + 3*709*FLEN/8, x4, x1, x2)

inst_17606:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827ffffc; valaddr_reg:x3; val_offset:52818*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52818*0 + 3*710*FLEN/8, x4, x1, x2)

inst_17607:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827ffffe; valaddr_reg:x3; val_offset:52821*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52821*0 + 3*711*FLEN/8, x4, x1, x2)

inst_17608:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3a9f6a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eba9f6a; op2val:0x80000000;
op3val:0x827fffff; valaddr_reg:x3; val_offset:52824*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52824*0 + 3*712*FLEN/8, x4, x1, x2)

inst_17609:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:52827*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52827*0 + 3*713*FLEN/8, x4, x1, x2)

inst_17610:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:52830*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52830*0 + 3*714*FLEN/8, x4, x1, x2)

inst_17611:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:52833*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52833*0 + 3*715*FLEN/8, x4, x1, x2)

inst_17612:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:52836*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52836*0 + 3*716*FLEN/8, x4, x1, x2)

inst_17613:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:52839*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52839*0 + 3*717*FLEN/8, x4, x1, x2)

inst_17614:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:52842*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52842*0 + 3*718*FLEN/8, x4, x1, x2)

inst_17615:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:52845*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52845*0 + 3*719*FLEN/8, x4, x1, x2)

inst_17616:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:52848*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52848*0 + 3*720*FLEN/8, x4, x1, x2)

inst_17617:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:52851*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52851*0 + 3*721*FLEN/8, x4, x1, x2)

inst_17618:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:52854*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52854*0 + 3*722*FLEN/8, x4, x1, x2)

inst_17619:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:52857*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52857*0 + 3*723*FLEN/8, x4, x1, x2)

inst_17620:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:52860*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52860*0 + 3*724*FLEN/8, x4, x1, x2)

inst_17621:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:52863*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52863*0 + 3*725*FLEN/8, x4, x1, x2)

inst_17622:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:52866*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52866*0 + 3*726*FLEN/8, x4, x1, x2)

inst_17623:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:52869*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52869*0 + 3*727*FLEN/8, x4, x1, x2)

inst_17624:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:52872*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52872*0 + 3*728*FLEN/8, x4, x1, x2)

inst_17625:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3000000; valaddr_reg:x3; val_offset:52875*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52875*0 + 3*729*FLEN/8, x4, x1, x2)

inst_17626:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3000001; valaddr_reg:x3; val_offset:52878*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52878*0 + 3*730*FLEN/8, x4, x1, x2)

inst_17627:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3000003; valaddr_reg:x3; val_offset:52881*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52881*0 + 3*731*FLEN/8, x4, x1, x2)

inst_17628:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3000007; valaddr_reg:x3; val_offset:52884*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52884*0 + 3*732*FLEN/8, x4, x1, x2)

inst_17629:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x300000f; valaddr_reg:x3; val_offset:52887*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52887*0 + 3*733*FLEN/8, x4, x1, x2)

inst_17630:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x300001f; valaddr_reg:x3; val_offset:52890*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52890*0 + 3*734*FLEN/8, x4, x1, x2)

inst_17631:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x300003f; valaddr_reg:x3; val_offset:52893*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52893*0 + 3*735*FLEN/8, x4, x1, x2)

inst_17632:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x300007f; valaddr_reg:x3; val_offset:52896*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52896*0 + 3*736*FLEN/8, x4, x1, x2)

inst_17633:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x30000ff; valaddr_reg:x3; val_offset:52899*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52899*0 + 3*737*FLEN/8, x4, x1, x2)

inst_17634:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x30001ff; valaddr_reg:x3; val_offset:52902*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52902*0 + 3*738*FLEN/8, x4, x1, x2)

inst_17635:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x30003ff; valaddr_reg:x3; val_offset:52905*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52905*0 + 3*739*FLEN/8, x4, x1, x2)

inst_17636:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x30007ff; valaddr_reg:x3; val_offset:52908*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52908*0 + 3*740*FLEN/8, x4, x1, x2)

inst_17637:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3000fff; valaddr_reg:x3; val_offset:52911*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52911*0 + 3*741*FLEN/8, x4, x1, x2)

inst_17638:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3001fff; valaddr_reg:x3; val_offset:52914*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52914*0 + 3*742*FLEN/8, x4, x1, x2)

inst_17639:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3003fff; valaddr_reg:x3; val_offset:52917*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52917*0 + 3*743*FLEN/8, x4, x1, x2)

inst_17640:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3007fff; valaddr_reg:x3; val_offset:52920*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52920*0 + 3*744*FLEN/8, x4, x1, x2)

inst_17641:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x300ffff; valaddr_reg:x3; val_offset:52923*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52923*0 + 3*745*FLEN/8, x4, x1, x2)

inst_17642:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x301ffff; valaddr_reg:x3; val_offset:52926*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52926*0 + 3*746*FLEN/8, x4, x1, x2)

inst_17643:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x303ffff; valaddr_reg:x3; val_offset:52929*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52929*0 + 3*747*FLEN/8, x4, x1, x2)

inst_17644:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x307ffff; valaddr_reg:x3; val_offset:52932*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52932*0 + 3*748*FLEN/8, x4, x1, x2)

inst_17645:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x30fffff; valaddr_reg:x3; val_offset:52935*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52935*0 + 3*749*FLEN/8, x4, x1, x2)

inst_17646:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x31fffff; valaddr_reg:x3; val_offset:52938*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52938*0 + 3*750*FLEN/8, x4, x1, x2)

inst_17647:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x33fffff; valaddr_reg:x3; val_offset:52941*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52941*0 + 3*751*FLEN/8, x4, x1, x2)

inst_17648:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3400000; valaddr_reg:x3; val_offset:52944*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52944*0 + 3*752*FLEN/8, x4, x1, x2)

inst_17649:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3600000; valaddr_reg:x3; val_offset:52947*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52947*0 + 3*753*FLEN/8, x4, x1, x2)

inst_17650:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3700000; valaddr_reg:x3; val_offset:52950*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52950*0 + 3*754*FLEN/8, x4, x1, x2)

inst_17651:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x3780000; valaddr_reg:x3; val_offset:52953*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52953*0 + 3*755*FLEN/8, x4, x1, x2)

inst_17652:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37c0000; valaddr_reg:x3; val_offset:52956*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52956*0 + 3*756*FLEN/8, x4, x1, x2)

inst_17653:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37e0000; valaddr_reg:x3; val_offset:52959*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52959*0 + 3*757*FLEN/8, x4, x1, x2)

inst_17654:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37f0000; valaddr_reg:x3; val_offset:52962*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52962*0 + 3*758*FLEN/8, x4, x1, x2)

inst_17655:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37f8000; valaddr_reg:x3; val_offset:52965*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52965*0 + 3*759*FLEN/8, x4, x1, x2)

inst_17656:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37fc000; valaddr_reg:x3; val_offset:52968*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52968*0 + 3*760*FLEN/8, x4, x1, x2)

inst_17657:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37fe000; valaddr_reg:x3; val_offset:52971*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52971*0 + 3*761*FLEN/8, x4, x1, x2)

inst_17658:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37ff000; valaddr_reg:x3; val_offset:52974*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52974*0 + 3*762*FLEN/8, x4, x1, x2)

inst_17659:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37ff800; valaddr_reg:x3; val_offset:52977*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52977*0 + 3*763*FLEN/8, x4, x1, x2)

inst_17660:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37ffc00; valaddr_reg:x3; val_offset:52980*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52980*0 + 3*764*FLEN/8, x4, x1, x2)

inst_17661:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37ffe00; valaddr_reg:x3; val_offset:52983*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52983*0 + 3*765*FLEN/8, x4, x1, x2)

inst_17662:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37fff00; valaddr_reg:x3; val_offset:52986*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52986*0 + 3*766*FLEN/8, x4, x1, x2)

inst_17663:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37fff80; valaddr_reg:x3; val_offset:52989*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52989*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192929792,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192933888,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192935936,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192936960,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192937472,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192937728,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192937856,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192937920,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192937952,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192937968,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192937976,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192937980,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192937982,32,FLEN)
NAN_BOXED(2125337127,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(192937983,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211081216,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211081217,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211081219,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211081223,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211081231,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211081247,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211081279,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211081343,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211081471,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211081727,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211082239,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211083263,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211085311,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211089407,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211097599,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211113983,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211146751,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211212287,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211343359,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4211605503,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4212129791,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4213178367,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4215275519,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4215275520,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4217372672,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4218421248,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4218945536,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219207680,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219338752,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219404288,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219437056,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219453440,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219461632,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219465728,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219467776,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219468800,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219469312,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219469568,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219469696,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219469760,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219469792,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219469808,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219469816,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219469820,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219469822,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4219469823,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2125490181,32,FLEN)
NAN_BOXED(3225010369,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743074816,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743074817,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743074819,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743074823,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743074831,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743074847,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743074879,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743074943,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743075071,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743075327,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743075839,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743076863,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743078911,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743083007,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743091199,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743107583,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743140351,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743205887,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743336959,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2743599103,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2744123391,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2745171967,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2747269119,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2747269120,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2749366272,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2750414848,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2750939136,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751201280,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751332352,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751397888,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751430656,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751447040,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751455232,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751459328,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751461376,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751462400,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751462912,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751463168,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751463296,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751463360,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751463392,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751463408,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751463416,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751463420,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751463422,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(2751463423,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2125526948,32,FLEN)
NAN_BOXED(2153551105,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828716544,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828716545,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828716547,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828716551,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828716559,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828716575,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828716607,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828716671,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828716799,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828717055,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828717567,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828718591,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828720639,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828724735,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828732927,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828749311,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828782079,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828847615,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1828978687,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1829240831,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1829765119,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1830813695,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1832910847,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1832910848,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1835008000,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1836056576,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1836580864,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1836843008,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1836974080,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837039616,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837072384,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837088768,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837096960,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837101056,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837103104,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837104128,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837104640,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837104896,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837105024,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837105088,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837105120,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837105136,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837105144,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837105148,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837105150,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(1837105151,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2125545281,32,FLEN)
NAN_BOXED(1077468977,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2125557607,32,FLEN)
NAN_BOXED(3224939783,32,FLEN)
NAN_BOXED(4286578687,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925868544,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925868545,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925868547,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925868551,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925868559,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925868575,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925868607,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925868671,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925868799,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925869055,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925869567,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925870591,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925872639,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925876735,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925884927,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925901311,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925934079,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3925999615,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3926130687,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3926392831,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3926917119,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3927965695,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3930062847,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3930062848,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3932160000,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3933208576,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3933732864,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3933995008,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934126080,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934191616,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934224384,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934240768,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934248960,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934253056,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934255104,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934256128,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934256640,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934256896,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257024,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257088,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257120,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257136,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257144,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257148,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257150,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(3934257151,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2125705226,32,FLEN)
NAN_BOXED(3224788066,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867200,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867201,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867203,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867207,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867215,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867231,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867263,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867327,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867455,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867711,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306868223,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306869247,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306871295,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306875391,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306883583,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306899967,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306932735,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306998271,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2307129343,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2307391487,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2307915775,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2308964351,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2311061503,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2311061504,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2313158656,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2314207232,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2314731520,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2314993664,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315124736,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315190272,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315223040,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315239424,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315247616,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315251712,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315253760,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315254784,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255296,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255552,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255680,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255744,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255776,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255792,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255800,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255804,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255806,32,FLEN)
NAN_BOXED(2125727819,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255807,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165824,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165825,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165827,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165831,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165839,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165855,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165887,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165951,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25166079,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25166335,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25166847,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25167871,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25169919,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25174015,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25182207,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25198591,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25231359,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25296895,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25427967,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25690111,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(26214399,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(27262975,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(29360127,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(29360128,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31457280,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32505856,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33030144,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33292288,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33423360,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33488896,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33521664,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33538048,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33546240,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33550336,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33552384,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33553408,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33553920,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554176,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554304,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554368,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554400,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554416,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554424,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554428,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554430,32,FLEN)
NAN_BOXED(2125813656,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554431,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388608,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388623,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388639,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388671,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388735,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388863,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8389119,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8389631,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8390655,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8392703,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8396799,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8404991,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8421375,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8454143,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8519679,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8650751,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8912895,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(9437183,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10485759,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12582911,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12582912,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14680064,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15728640,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16252928,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16515072,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16646144,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16711680,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16744448,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16760832,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16769024,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16773120,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16775168,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16776192,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16776704,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16776960,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777088,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777152,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777184,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777200,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2125933567,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777215,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478592,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478593,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478595,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478599,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478607,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478623,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478655,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478719,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478847,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298479103,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298479615,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298480639,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298482687,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298486783,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298494975,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298511359,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298544127,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298609663,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298740735,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2299002879,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2299527167,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2300575743,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2302672895,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2302672896,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2304770048,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2305818624,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306342912,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306605056,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306736128,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306801664,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306834432,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306850816,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306859008,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306863104,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306865152,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306866176,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306866688,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306866944,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867072,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867136,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867168,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867184,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867192,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867196,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867198,32,FLEN)
NAN_BOXED(2126014523,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2306867199,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738197504,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738197505,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738197507,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738197511,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738197519,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738197535,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738197567,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738197631,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738197759,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738198015,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738198527,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738199551,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738201599,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738205695,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738213887,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738230271,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738263039,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738328575,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738459647,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(738721791,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(739246079,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(740294655,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(742391807,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(742391808,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(744488960,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(745537536,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746061824,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746323968,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746455040,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746520576,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746553344,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746569728,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746577920,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746582016,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746584064,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746585088,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746585600,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746585856,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746585984,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746586048,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746586080,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746586096,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746586104,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746586108,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746586110,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(746586111,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2126036539,32,FLEN)
NAN_BOXED(5812081,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018143232,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018143233,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018143235,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018143239,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018143247,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018143263,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018143295,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018143359,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018143487,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018143743,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018144255,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018145279,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018147327,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018151423,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018159615,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018175999,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018208767,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018274303,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018405375,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4018667519,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4019191807,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4020240383,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4022337535,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4022337536,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4024434688,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4025483264,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026007552,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026269696,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026400768,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026466304,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026499072,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026515456,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026523648,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026527744,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026529792,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026530816,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026531328,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026531584,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026531712,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026531776,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026531808,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026531824,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026531832,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026531836,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026531838,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4026531839,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2126100012,32,FLEN)
NAN_BOXED(3224400403,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038080,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038081,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038083,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038087,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038095,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038111,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038143,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038207,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038335,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038591,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181039103,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181040127,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181042175,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181046271,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181054463,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181070847,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181103615,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181169151,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181300223,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181562367,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2182086655,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2183135231,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2185232383,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2185232384,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2187329536,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2188378112,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2188902400,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189164544,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189295616,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189361152,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189393920,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189410304,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189418496,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189422592,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189424640,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189425664,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426176,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426432,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426560,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426624,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426656,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426672,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426680,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426684,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426686,32,FLEN)
NAN_BOXED(2126159722,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426687,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331648,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331649,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331651,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331655,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331663,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331679,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331711,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331775,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331903,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50332159,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50332671,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50333695,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50335743,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50339839,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50348031,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50364415,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50397183,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50462719,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50593791,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50855935,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(51380223,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(52428799,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(54525951,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(54525952,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(56623104,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(57671680,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58195968,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58458112,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58589184,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58654720,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58687488,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58703872,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58712064,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58716160,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58718208,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58719232,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58719744,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720000,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720128,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
