digraph "CFG for '_Z28ComputeInternalEnergy_kernelPfS_S_S_S_S_S_S_S_i' function" {
	label="CFG for '_Z28ComputeInternalEnergy_kernelPfS_S_S_S_S_S_S_S_i' function";

	Node0x63ecd90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = shl i32 %12, 6\l  %15 = add i32 %14, %11\l  %16 = mul i32 %13, 40960\l  %17 = add i32 %15, %16\l  %18 = icmp slt i32 %17, %9\l  br i1 %18, label %19, label %58\l|{<s0>T|<s1>F}}"];
	Node0x63ecd90:s0 -> Node0x63ef480;
	Node0x63ecd90:s1 -> Node0x63ef510;
	Node0x63ef480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%19:\l19:                                               \l  %20 = sext i32 %17 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %4, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %23 = fpext float %22 to double\l  %24 = getelementptr inbounds float, float addrspace(1)* %1, i64 %20\l  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %26 = fmul contract float %25, %25\l  %27 = getelementptr inbounds float, float addrspace(1)* %2, i64 %20\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %29 = fmul contract float %28, %28\l  %30 = fadd contract float %26, %29\l  %31 = getelementptr inbounds float, float addrspace(1)* %3, i64 %20\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %33 = fmul contract float %32, %32\l  %34 = fadd contract float %30, %33\l  %35 = fpext float %34 to double\l  %36 = fmul contract double %35, 5.000000e-01\l  %37 = fsub contract double %23, %36\l  %38 = getelementptr inbounds float, float addrspace(1)* %6, i64 %20\l  %39 = load float, float addrspace(1)* %38, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %40 = fmul contract float %39, %39\l  %41 = getelementptr inbounds float, float addrspace(1)* %7, i64 %20\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %43 = fmul contract float %42, %42\l  %44 = fadd contract float %40, %43\l  %45 = getelementptr inbounds float, float addrspace(1)* %8, i64 %20\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %47 = fmul contract float %46, %46\l  %48 = fadd contract float %44, %47\l  %49 = fpext float %48 to double\l  %50 = fmul contract double %49, 5.000000e-01\l  %51 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %53 = fpext float %52 to double\l  %54 = fdiv contract double %50, %53\l  %55 = fsub contract double %37, %54\l  %56 = fptrunc double %55 to float\l  %57 = getelementptr inbounds float, float addrspace(1)* %5, i64 %20\l  store float %56, float addrspace(1)* %57, align 4, !tbaa !5\l  br label %58\l}"];
	Node0x63ef480 -> Node0x63ef510;
	Node0x63ef510 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%58:\l58:                                               \l  ret void\l}"];
}
