/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:23:49 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[13].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54466 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111329 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     1.359
| (CHANX:103397 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.478
| (CHANY:110190 L4 length:4 (5,5,0)-> (5,8,0))                                                                 0.119     1.596
| (IPIN:67940 side: (RIGHT,) (5,7,0)0))                                                                        0.101     1.697
| (intra 'clb' routing)                                                                                        0.085     1.782
rq_a[13].in[2] (.names at (5,7))                                                                               0.000     1.782
| (primitive '.names' combinational delay)                                                                     0.197     1.979
rq_a[13].out[0] (.names at (5,7))                                                                              0.000     1.979
| (intra 'clb' routing)                                                                                        0.000     1.979
| (OPIN:67897 side: (RIGHT,) (5,7,0)0))                                                                        0.000     1.979
| (CHANY:110269 L1 length:1 (5,7,0)-> (5,7,0))                                                                 0.061     2.040
| (CHANX:104741 L4 length:4 (5,6,0)-> (2,6,0))                                                                 0.119     2.159
| (CHANY:109102 L4 length:2 (3,7,0)-> (3,8,0))                                                                 0.119     2.278
| (CHANX:105515 L1 length:1 (3,7,0)-> (3,7,0))                                                                 0.061     2.339
| (CHANY:108520 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     2.400
| (CHANX:106187 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     2.461
| (IPIN:75821 side: (TOP,) (2,8,0)0))                                                                          0.101     2.562
| (intra 'io' routing)                                                                                         0.733     3.294
out:rq_a[13].outpad[0] (.output at (2,8))                                                                     -0.000     3.294
data arrival time                                                                                                        3.294

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.294
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.794


#Path 2
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[6] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54290 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104125 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANY:109975 L4 length:4 (5,5,0)-> (5,2,0))                                                                0.119     1.425
| (IPIN:53733 side: (RIGHT,) (5,5,0)0))                                                                       0.101     1.526
| (intra 'clb' routing)                                                                                       0.085     1.611
rq_b[6].in[1] (.names at (5,5))                                                                               0.000     1.611
| (primitive '.names' combinational delay)                                                                    0.218     1.829
rq_b[6].out[0] (.names at (5,5))                                                                              0.000     1.829
| (intra 'clb' routing)                                                                                       0.000     1.829
| (OPIN:53676 side: (TOP,) (5,5,0)0))                                                                         0.000     1.829
| (CHANX:104164 L1 length:1 (5,5,0)-> (5,5,0))                                                                0.061     1.890
| (CHANY:110147 L1 length:1 (5,5,0)-> (5,5,0))                                                                0.061     1.951
| (CHANX:103263 L4 length:4 (5,4,0)-> (2,4,0))                                                                0.119     2.070
| (CHANY:107740 L4 length:4 (1,5,0)-> (1,8,0))                                                                0.119     2.188
| (CHANX:105464 L4 length:4 (2,7,0)-> (5,7,0))                                                                0.119     2.307
| (CHANY:109130 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.368
| (CHANX:106253 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.429
| (IPIN:78686 side: (TOP,) (3,8,0)0))                                                                         0.101     2.530
| (intra 'io' routing)                                                                                        0.733     3.263
out:rq_b[6].outpad[0] (.output at (3,8))                                                                      0.000     3.263
data arrival time                                                                                                       3.263

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.263
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.763


#Path 3
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[15].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54468 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111477 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.301
| (CHANX:104877 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     1.420
| (IPIN:61242 side: (TOP,) (5,6,0)0))                                                                          0.101     1.520
| (intra 'clb' routing)                                                                                        0.085     1.605
rq_a[15].in[1] (.names at (5,6))                                                                              -0.000     1.605
| (primitive '.names' combinational delay)                                                                     0.148     1.753
rq_a[15].out[0] (.names at (5,6))                                                                              0.000     1.753
| (intra 'clb' routing)                                                                                        0.000     1.753
| (OPIN:61229 side: (RIGHT,) (5,6,0)0))                                                                        0.000     1.753
| (CHANY:110201 L1 length:1 (5,6,0)-> (5,6,0))                                                                 0.061     1.814
| (CHANX:104009 L4 length:4 (5,5,0)-> (2,5,0))                                                                 0.119     1.933
| (CHANY:107814 L4 length:3 (1,6,0)-> (1,8,0))                                                                 0.119     2.052
| (CHANX:104531 L1 length:1 (1,6,0)-> (1,6,0))                                                                 0.061     2.113
| (CHANY:107216 L1 length:1 (0,7,0)-> (0,7,0))                                                                 0.061     2.174
| (CHANX:105420 L4 length:2 (1,7,0)-> (2,7,0))                                                                 0.119     2.293
| (CHANY:107918 L1 length:1 (1,8,0)-> (1,8,0))                                                                 0.061     2.354
| (CHANX:106190 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     2.415
| (IPIN:75823 side: (TOP,) (2,8,0)0))                                                                          0.101     2.515
| (intra 'io' routing)                                                                                         0.733     3.248
out:rq_a[15].outpad[0] (.output at (2,8))                                                                     -0.000     3.248
data arrival time                                                                                                        3.248

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.248
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.748


#Path 4
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[5] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54289 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104123 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANY:109969 L4 length:4 (5,5,0)-> (5,2,0))                                                                0.119     1.425
| (CHANX:103472 L1 length:1 (6,4,0)-> (6,4,0))                                                                0.061     1.486
| (IPIN:46801 side: (TOP,) (6,4,0)0))                                                                         0.101     1.586
| (intra 'clb' routing)                                                                                       0.085     1.672
rq_b[5].in[2] (.names at (6,4))                                                                               0.000     1.672
| (primitive '.names' combinational delay)                                                                    0.099     1.771
rq_b[5].out[0] (.names at (6,4))                                                                              0.000     1.771
| (intra 'clb' routing)                                                                                       0.000     1.771
| (OPIN:46787 side: (RIGHT,) (6,4,0)0))                                                                       0.000     1.771
| (CHANY:110706 L4 length:4 (6,4,0)-> (6,7,0))                                                                0.119     1.890
| (CHANX:105525 L4 length:4 (6,7,0)-> (3,7,0))                                                                0.119     2.009
| (CHANY:109057 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     2.070
| (CHANX:104629 L4 length:3 (3,6,0)-> (1,6,0))                                                                0.119     2.188
| (CHANY:108480 L4 length:2 (2,7,0)-> (2,8,0))                                                                0.119     2.307
| (CHANX:106250 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.368
| (IPIN:78685 side: (TOP,) (3,8,0)0))                                                                         0.101     2.469
| (intra 'io' routing)                                                                                        0.733     3.202
out:rq_b[5].outpad[0] (.output at (3,8))                                                                      0.000     3.202
data arrival time                                                                                                       3.202

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.202
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.702


#Path 5
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[16] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[8].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54470 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111481 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.301
| (CHANX:105082 L1 length:1 (8,6,0)-> (8,6,0))                                                                 0.061     1.362
| (CHANY:112025 L1 length:1 (8,6,0)-> (8,6,0))                                                                 0.061     1.423
| (CHANX:104201 L4 length:4 (8,5,0)-> (5,5,0))                                                                 0.119     1.542
| (CHANY:110204 L1 length:1 (5,6,0)-> (5,6,0))                                                                 0.061     1.603
| (IPIN:61274 side: (RIGHT,) (5,6,0)0))                                                                        0.101     1.703
| (intra 'clb' routing)                                                                                        0.085     1.788
rq_a[8].in[1] (.names at (5,6))                                                                                0.000     1.788
| (primitive '.names' combinational delay)                                                                     0.148     1.936
rq_a[8].out[0] (.names at (5,6))                                                                               0.000     1.936
| (intra 'clb' routing)                                                                                        0.000     1.936
| (OPIN:61217 side: (TOP,) (5,6,0)0))                                                                          0.000     1.936
| (CHANX:104729 L4 length:4 (5,6,0)-> (2,6,0))                                                                 0.119     2.055
| (CHANY:108460 L1 length:1 (2,7,0)-> (2,7,0))                                                                 0.061     2.116
| (CHANX:105455 L1 length:1 (2,7,0)-> (2,7,0))                                                                 0.061     2.177
| (CHANY:107916 L1 length:1 (1,8,0)-> (1,8,0))                                                                 0.061     2.238
| (CHANX:106192 L4 length:4 (2,8,0)-> (5,8,0))                                                                 0.119     2.357
| (IPIN:75816 side: (TOP,) (2,8,0)0))                                                                          0.101     2.458
| (intra 'io' routing)                                                                                         0.733     3.190
out:rq_a[8].outpad[0] (.output at (2,8))                                                                       0.000     3.190
data arrival time                                                                                                        3.190

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.190
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.690


#Path 6
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[10].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54463 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105587 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:110265 L1 length:1 (5,7,0)-> (5,7,0))                                                                0.061     1.420
| (IPIN:67938 side: (RIGHT,) (5,7,0)0))                                                                       0.101     1.520
| (intra 'clb' routing)                                                                                       0.085     1.605
rq_a[10].in[1] (.names at (5,7))                                                                             -0.000     1.605
| (primitive '.names' combinational delay)                                                                    0.148     1.753
rq_a[10].out[0] (.names at (5,7))                                                                             0.000     1.753
| (intra 'clb' routing)                                                                                       0.000     1.753
| (OPIN:67894 side: (RIGHT,) (5,7,0)0))                                                                       0.000     1.753
| (CHANY:110103 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     1.872
| (CHANY:110149 L1 length:1 (5,5,0)-> (5,5,0))                                                                0.061     1.933
| (CHANX:103261 L4 length:4 (5,4,0)-> (2,4,0))                                                                0.119     2.052
| (CHANY:107738 L4 length:4 (1,5,0)-> (1,8,0))                                                                0.119     2.171
| (CHANY:107922 L4 length:1 (1,8,0)-> (1,8,0))                                                                0.119     2.290
| (CHANX:106180 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.351
| (IPIN:75818 side: (TOP,) (2,8,0)0))                                                                         0.101     2.451
| (intra 'io' routing)                                                                                        0.733     3.184
out:rq_a[10].outpad[0] (.output at (2,8))                                                                     0.000     3.184
data arrival time                                                                                                       3.184

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.184
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.684


#Path 7
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[14] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[15].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54298 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111349 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.248
| (CHANX:103405 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.367
| (CHANY:110150 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     1.428
| (CHANX:104169 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     1.489
| (IPIN:53705 side: (TOP,) (5,5,0)0))                                                                          0.101     1.590
| (intra 'clb' routing)                                                                                        0.085     1.675
rq_b[15].in[1] (.names at (5,5))                                                                              -0.000     1.675
| (primitive '.names' combinational delay)                                                                     0.197     1.872
rq_b[15].out[0] (.names at (5,5))                                                                              0.000     1.872
| (intra 'clb' routing)                                                                                        0.000     1.872
| (OPIN:53670 side: (TOP,) (5,5,0)0))                                                                          0.000     1.872
| (CHANX:103993 L4 length:4 (5,5,0)-> (2,5,0))                                                                 0.119     1.990
| (CHANY:107798 L4 length:3 (1,6,0)-> (1,8,0))                                                                 0.119     2.109
| (CHANX:105285 L1 length:1 (1,7,0)-> (1,7,0))                                                                 0.061     2.170
| (CHANY:107298 L1 length:1 (0,8,0)-> (0,8,0))                                                                 0.061     2.231
| (CHANX:106138 L4 length:3 (1,8,0)-> (3,8,0))                                                                 0.119     2.350
| (IPIN:78695 side: (TOP,) (3,8,0)0))                                                                          0.101     2.451
| (intra 'io' routing)                                                                                         0.733     3.184
out:rq_b[15].outpad[0] (.output at (3,8))                                                                     -0.000     3.184
data arrival time                                                                                                        3.184

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.184
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.684


#Path 8
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[13].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54296 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111392 L4 length:4 (7,5,0)-> (7,8,0))                                                                 0.119     1.306
| (CHANX:104129 L4 length:4 (7,5,0)-> (4,5,0))                                                                 0.119     1.425
| (CHANY:109987 L4 length:4 (5,5,0)-> (5,2,0))                                                                 0.119     1.544
| (IPIN:53725 side: (RIGHT,) (5,5,0)0))                                                                        0.101     1.644
| (intra 'clb' routing)                                                                                        0.085     1.730
rq_b[13].in[1] (.names at (5,5))                                                                               0.000     1.730
| (primitive '.names' combinational delay)                                                                     0.197     1.926
rq_b[13].out[0] (.names at (5,5))                                                                              0.000     1.926
| (intra 'clb' routing)                                                                                        0.000     1.926
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                          0.000     1.926
| (CHANX:104158 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     1.987
| (CHANY:110242 L4 length:3 (5,6,0)-> (5,8,0))                                                                 0.119     2.106
| (CHANX:106207 L4 length:4 (5,8,0)-> (2,8,0))                                                                 0.119     2.225
| (CHANX:106079 L4 length:4 (4,8,0)-> (1,8,0))                                                                 0.119     2.344
| (IPIN:78693 side: (TOP,) (3,8,0)0))                                                                          0.101     2.445
| (intra 'io' routing)                                                                                         0.733     3.178
out:rq_b[13].outpad[0] (.output at (3,8))                                                                      0.000     3.178
data arrival time                                                                                                        3.178

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.178
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.678


#Path 9
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[12].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54465 side: (TOP,) (7,7,0)0))                                                                          0.000     1.240
| (CHANX:105591 L4 length:4 (7,7,0)-> (4,7,0))                                                                 0.119     1.359
| (CHANY:110883 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     1.420
| (CHANX:104799 L4 length:4 (6,6,0)-> (3,6,0))                                                                 0.119     1.539
| (IPIN:61253 side: (TOP,) (5,6,0)0))                                                                          0.101     1.639
| (intra 'clb' routing)                                                                                        0.085     1.724
rq_a[12].in[1] (.names at (5,6))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                     0.135     1.860
rq_a[12].out[0] (.names at (5,6))                                                                              0.000     1.860
| (intra 'clb' routing)                                                                                        0.000     1.860
| (OPIN:61235 side: (RIGHT,) (5,6,0)0))                                                                        0.000     1.860
| (CHANY:110053 L4 length:4 (5,6,0)-> (5,3,0))                                                                 0.119     1.979
| (CHANX:103279 L4 length:4 (5,4,0)-> (2,4,0))                                                                 0.119     2.098
| (CHANY:107756 L4 length:4 (1,5,0)-> (1,8,0))                                                                 0.119     2.217
| (CHANX:106198 L4 length:4 (2,8,0)-> (5,8,0))                                                                 0.119     2.335
| (IPIN:75820 side: (TOP,) (2,8,0)0))                                                                          0.101     2.436
| (intra 'io' routing)                                                                                         0.733     3.169
out:rq_a[12].outpad[0] (.output at (2,8))                                                                     -0.000     3.169
data arrival time                                                                                                        3.169

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.169
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.669


#Path 10
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[16] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[8].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54300 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111353 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.248
| (CHANX:103401 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.367
| (CHANY:110138 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     1.428
| (IPIN:53726 side: (RIGHT,) (5,5,0)0))                                                                        0.101     1.529
| (intra 'clb' routing)                                                                                        0.085     1.614
rq_b[8].in[1] (.names at (5,5))                                                                                0.000     1.614
| (primitive '.names' combinational delay)                                                                     0.197     1.811
rq_b[8].out[0] (.names at (5,5))                                                                               0.000     1.811
| (intra 'clb' routing)                                                                                        0.000     1.811
| (OPIN:53687 side: (RIGHT,) (5,5,0)0))                                                                        0.000     1.811
| (CHANY:110162 L4 length:4 (5,5,0)-> (5,8,0))                                                                 0.119     1.929
| (CHANX:106209 L4 length:4 (5,8,0)-> (2,8,0))                                                                 0.119     2.048
| (CHANX:106103 L4 length:4 (4,8,0)-> (1,8,0))                                                                 0.119     2.167
| (CHANX:106101 L4 length:3 (3,8,0)-> (1,8,0))                                                                 0.119     2.286
| (IPIN:78688 side: (TOP,) (3,8,0)0))                                                                          0.101     2.387
| (intra 'io' routing)                                                                                         0.733     3.120
out:rq_b[8].outpad[0] (.output at (3,8))                                                                      -0.000     3.120
data arrival time                                                                                                        3.120

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.120
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.620


#Path 11
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54454 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105601 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:110115 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     1.478
| (IPIN:61273 side: (RIGHT,) (5,6,0)0))                                                                       0.101     1.578
| (intra 'clb' routing)                                                                                       0.085     1.663
rq_a[0].in[1] (.names at (5,6))                                                                               0.000     1.663
| (primitive '.names' combinational delay)                                                                    0.197     1.860
rq_a[0].out[0] (.names at (5,6))                                                                              0.000     1.860
| (intra 'clb' routing)                                                                                       0.000     1.860
| (OPIN:61226 side: (RIGHT,) (5,6,0)0))                                                                       0.000     1.860
| (CHANY:110195 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     1.921
| (CHANX:104015 L4 length:4 (5,5,0)-> (2,5,0))                                                                0.119     2.040
| (CHANY:107820 L4 length:3 (1,6,0)-> (1,8,0))                                                                0.119     2.159
| (CHANX:106200 L4 length:4 (2,8,0)-> (5,8,0))                                                                0.119     2.278
| (IPIN:75808 side: (TOP,) (2,8,0)0))                                                                         0.101     2.379
| (intra 'io' routing)                                                                                        0.733     3.111
out:rq_a[0].outpad[0] (.output at (2,8))                                                                      0.000     3.111
data arrival time                                                                                                       3.111

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.111
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.611


#Path 12
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[8] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[9].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54292 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104289 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     1.248
| (CHANY:110589 L4 length:4 (6,5,0)-> (6,2,0))                                                                0.119     1.367
| (CHANX:103317 L4 length:4 (6,4,0)-> (3,4,0))                                                                0.119     1.486
| (IPIN:46809 side: (TOP,) (6,4,0)0))                                                                         0.101     1.586
| (intra 'clb' routing)                                                                                       0.085     1.672
rq_b[9].in[1] (.names at (6,4))                                                                               0.000     1.672
| (primitive '.names' combinational delay)                                                                    0.099     1.771
rq_b[9].out[0] (.names at (6,4))                                                                              0.000     1.771
| (intra 'clb' routing)                                                                                       0.000     1.771
| (OPIN:46780 side: (TOP,) (6,4,0)0))                                                                         0.000     1.771
| (CHANX:103341 L4 length:4 (6,4,0)-> (3,4,0))                                                                0.119     1.890
| (CHANY:108362 L4 length:4 (2,5,0)-> (2,8,0))                                                                0.119     2.009
| (CHANX:105443 L1 length:1 (2,7,0)-> (2,7,0))                                                                0.061     2.070
| (CHANY:107904 L1 length:1 (1,8,0)-> (1,8,0))                                                                0.061     2.131
| (CHANX:106204 L4 length:4 (2,8,0)-> (5,8,0))                                                                0.119     2.249
| (IPIN:78689 side: (TOP,) (3,8,0)0))                                                                         0.101     2.350
| (intra 'io' routing)                                                                                        0.733     3.083
out:rq_b[9].outpad[0] (.output at (3,8))                                                                      0.000     3.083
data arrival time                                                                                                       3.083

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.083
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.583


#Path 13
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[9].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54462 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105585 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANX:105681 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.420
| (CHANY:110125 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     1.539
| (IPIN:61285 side: (RIGHT,) (5,6,0)0))                                                                       0.101     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[9].in[1] (.names at (5,6))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.218     1.942
rq_a[9].out[0] (.names at (5,6))                                                                              0.000     1.942
| (intra 'clb' routing)                                                                                       0.000     1.942
| (OPIN:61223 side: (TOP,) (5,6,0)0))                                                                         0.000     1.942
| (CHANX:104725 L4 length:4 (5,6,0)-> (2,6,0))                                                                0.119     2.061
| (CHANY:107858 L4 length:2 (1,7,0)-> (1,8,0))                                                                0.119     2.180
| (CHANX:106178 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.241
| (IPIN:75817 side: (TOP,) (2,8,0)0))                                                                         0.101     2.342
| (intra 'io' routing)                                                                                        0.733     3.075
out:rq_a[9].outpad[0] (.output at (2,8))                                                                      0.000     3.075
data arrival time                                                                                                       3.075

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.075
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.575


#Path 14
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                              0.000     1.048
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                       0.119     1.167
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                       0.119     1.286
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                0.101     1.387
| (intra 'clb' routing)                                                              0.085     1.472
rq_b[3].in[0] (.names at (5,5))                                                      0.000     1.472
| (primitive '.names' combinational delay)                                           0.218     1.690
rq_b[3].out[0] (.names at (5,5))                                                     0.000     1.690
| (intra 'clb' routing)                                                              0.000     1.690
| (OPIN:53669 side: (TOP,) (5,5,0)0))                                                0.000     1.690
| (CHANX:103991 L4 length:4 (5,5,0)-> (2,5,0))                                       0.119     1.809
| (CHANY:108390 L1 length:1 (2,6,0)-> (2,6,0))                                       0.061     1.870
| (CHANX:104713 L1 length:1 (2,6,0)-> (2,6,0))                                       0.061     1.931
| (CHANY:107846 L1 length:1 (1,7,0)-> (1,7,0))                                       0.061     1.992
| (CHANX:105462 L4 length:4 (2,7,0)-> (5,7,0))                                       0.119     2.111
| (CHANY:109124 L1 length:1 (3,8,0)-> (3,8,0))                                       0.061     2.172
| (CHANX:106247 L1 length:1 (3,8,0)-> (3,8,0))                                       0.061     2.233
| (IPIN:78683 side: (TOP,) (3,8,0)0))                                                0.101     2.333
| (intra 'io' routing)                                                               0.733     3.066
out:rq_b[3].outpad[0] (.output at (3,8))                                             0.000     3.066
data arrival time                                                                              3.066

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -3.066
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.566


#Path 15
Startpoint: $auto$memory_libmap.cc:2266:execute$6344[7].Q[0] (dffre at (5,4) clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2266:execute$6344[7].C[0] (dffre at (5,4))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                           0.154     1.048
$auto$memory_libmap.cc:2266:execute$6344[7].Q[0] (dffre at (5,4)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                 0.000     1.048
| (OPIN:46630 side: (TOP,) (5,4,0)0))                                                   0.000     1.048
| (CHANX:103422 L1 length:1 (5,4,0)-> (5,4,0))                                          0.061     1.109
| (CHANY:110077 L1 length:1 (5,4,0)-> (5,4,0))                                          0.061     1.170
| (CHANX:102533 L4 length:4 (5,3,0)-> (2,3,0))                                          0.119     1.289
| (CHANY:109516 L4 length:4 (4,4,0)-> (4,7,0))                                          0.119     1.408
| (CHANX:104166 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     1.469
| (IPIN:53704 side: (TOP,) (5,5,0)0))                                                   0.101     1.570
| (intra 'clb' routing)                                                                 0.085     1.655
rq_b[7].in[2] (.names at (5,5))                                                        -0.000     1.655
| (primitive '.names' combinational delay)                                              0.099     1.754
rq_b[7].out[0] (.names at (5,5))                                                        0.000     1.754
| (intra 'clb' routing)                                                                 0.000     1.754
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                 0.000     1.754
| (CHANY:110143 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     1.815
| (CHANX:103488 L1 length:1 (6,4,0)-> (6,4,0))                                          0.061     1.876
| (CHANY:110784 L4 length:4 (6,5,0)-> (6,8,0))                                          0.119     1.995
| (CHANY:110980 L4 length:1 (6,8,0)-> (6,8,0))                                          0.119     2.114
| (CHANX:106275 L4 length:4 (6,8,0)-> (3,8,0))                                          0.119     2.233
| (IPIN:78687 side: (TOP,) (3,8,0)0))                                                   0.101     2.333
| (intra 'io' routing)                                                                  0.733     3.066
out:rq_b[7].outpad[0] (.output at (3,8))                                                0.000     3.066
data arrival time                                                                                 3.066

clock clock0 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock uncertainty                                                                       0.000     2.500
output external delay                                                                  -1.000     1.500
data required time                                                                                1.500
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.500
data arrival time                                                                                -3.066
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.566


#Path 16
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[9] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[10].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54293 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104131 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANX:104071 L4 length:4 (6,5,0)-> (3,5,0))                                                                0.119     1.425
| (IPIN:53714 side: (TOP,) (5,5,0)0))                                                                         0.101     1.526
| (intra 'clb' routing)                                                                                       0.085     1.611
rq_b[10].in[1] (.names at (5,5))                                                                              0.000     1.611
| (primitive '.names' combinational delay)                                                                    0.197     1.808
rq_b[10].out[0] (.names at (5,5))                                                                             0.000     1.808
| (intra 'clb' routing)                                                                                       0.000     1.808
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                                       0.000     1.808
| (CHANY:110182 L4 length:4 (5,5,0)-> (5,8,0))                                                                0.119     1.926
| (CHANX:104885 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     1.987
| (CHANY:109650 L1 length:1 (4,7,0)-> (4,7,0))                                                                0.061     2.048
| (CHANX:105557 L1 length:1 (4,7,0)-> (4,7,0))                                                                0.061     2.109
| (CHANY:109106 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.170
| (CHANX:106229 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.231
| (IPIN:78690 side: (TOP,) (3,8,0)0))                                                                         0.101     2.332
| (intra 'io' routing)                                                                                        0.733     3.065
out:rq_b[10].outpad[0] (.output at (3,8))                                                                     0.000     3.065
data arrival time                                                                                                       3.065

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.065
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.565


#Path 17
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[4] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54288 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104121 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANX:104171 L1 length:1 (5,5,0)-> (5,5,0))                                                                0.061     1.367
| (IPIN:53706 side: (TOP,) (5,5,0)0))                                                                         0.101     1.468
| (intra 'clb' routing)                                                                                       0.085     1.553
rq_b[4].in[1] (.names at (5,5))                                                                              -0.000     1.553
| (primitive '.names' combinational delay)                                                                    0.136     1.688
rq_b[4].out[0] (.names at (5,5))                                                                              0.000     1.688
| (intra 'clb' routing)                                                                                       0.000     1.688
| (OPIN:53667 side: (TOP,) (5,5,0)0))                                                                         0.000     1.688
| (CHANX:103987 L4 length:4 (5,5,0)-> (2,5,0))                                                                0.119     1.807
| (CHANY:109590 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     1.868
| (CHANX:104825 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     1.929
| (CHANY:109046 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.990
| (CHANX:105497 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     2.051
| (CHANY:108502 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.112
| (CHANX:106278 L4 length:4 (3,8,0)-> (6,8,0))                                                                0.119     2.231
| (IPIN:78684 side: (TOP,) (3,8,0)0))                                                                         0.101     2.332
| (intra 'io' routing)                                                                                        0.733     3.064
out:rq_b[4].outpad[0] (.output at (3,8))                                                                      0.000     3.064
data arrival time                                                                                                       3.064

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.064
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.564


#Path 18
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                              0.000     1.048
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                       0.119     1.167
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                       0.119     1.286
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                0.101     1.387
| (intra 'clb' routing)                                                              0.085     1.472
rq_b[0].in[0] (.names at (5,5))                                                      0.000     1.472
| (primitive '.names' combinational delay)                                           0.218     1.690
rq_b[0].out[0] (.names at (5,5))                                                     0.000     1.690
| (intra 'clb' routing)                                                              0.000     1.690
| (OPIN:53688 side: (RIGHT,) (5,5,0)0))                                              0.000     1.690
| (CHANY:110180 L4 length:4 (5,5,0)-> (5,8,0))                                       0.119     1.809
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                       0.119     1.928
| (CHANY:109068 L1 length:1 (3,7,0)-> (3,7,0))                                       0.061     1.989
| (CHANX:105519 L1 length:1 (3,7,0)-> (3,7,0))                                       0.061     2.050
| (CHANY:108524 L1 length:1 (2,8,0)-> (2,8,0))                                       0.061     2.111
| (CHANX:106256 L4 length:4 (3,8,0)-> (6,8,0))                                       0.119     2.230
| (IPIN:78680 side: (TOP,) (3,8,0)0))                                                0.101     2.330
| (intra 'io' routing)                                                               0.733     3.063
out:rq_b[0].outpad[0] (.output at (3,8))                                            -0.000     3.063
data arrival time                                                                              3.063

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -3.063
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.563


#Path 19
Startpoint: $auto$memory_libmap.cc:2266:execute$6344[11].Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : out:rq_b[11].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$6344[11].C[0] (dffre at (6,4))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$6344[11].Q[0] (dffre at (6,4)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:46790 side: (RIGHT,) (6,4,0)0))                                                  0.000     1.048
| (CHANY:110712 L4 length:4 (6,4,0)-> (6,7,0))                                           0.119     1.167
| (CHANX:104973 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     1.228
| (CHANY:110033 L4 length:4 (5,6,0)-> (5,3,0))                                           0.119     1.347
| (CHANX:104145 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     1.408
| (IPIN:53693 side: (TOP,) (5,5,0)0))                                                    0.101     1.509
| (intra 'clb' routing)                                                                  0.085     1.594
rq_b[11].in[2] (.names at (5,5))                                                         0.000     1.594
| (primitive '.names' combinational delay)                                               0.218     1.812
rq_b[11].out[0] (.names at (5,5))                                                        0.000     1.812
| (intra 'clb' routing)                                                                  0.000     1.812
| (OPIN:53682 side: (RIGHT,) (5,5,0)0))                                                  0.000     1.812
| (CHANY:110184 L4 length:4 (5,5,0)-> (5,8,0))                                           0.119     1.931
| (CHANX:104954 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     1.992
| (CHANY:110918 L4 length:2 (6,7,0)-> (6,8,0))                                           0.119     2.111
| (CHANX:106285 L4 length:4 (6,8,0)-> (3,8,0))                                           0.119     2.230
| (IPIN:78691 side: (TOP,) (3,8,0)0))                                                    0.101     2.330
| (intra 'io' routing)                                                                   0.733     3.063
out:rq_b[11].outpad[0] (.output at (3,8))                                                0.000     3.063
data arrival time                                                                                  3.063

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -3.063
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.563


#Path 20
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54455 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105603 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:110121 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     1.478
| (IPIN:53723 side: (RIGHT,) (5,5,0)0))                                                                       0.101     1.578
| (intra 'clb' routing)                                                                                       0.085     1.663
rq_a[1].in[1] (.names at (5,5))                                                                               0.000     1.663
| (primitive '.names' combinational delay)                                                                    0.148     1.811
rq_a[1].out[0] (.names at (5,5))                                                                              0.000     1.811
| (intra 'clb' routing)                                                                                       0.000     1.811
| (OPIN:53679 side: (RIGHT,) (5,5,0)0))                                                                       0.000     1.811
| (CHANY:110178 L4 length:4 (5,5,0)-> (5,8,0))                                                                0.119     1.930
| (CHANX:104745 L4 length:4 (5,6,0)-> (2,6,0))                                                                0.119     2.049
| (CHANY:107878 L4 length:2 (1,7,0)-> (1,8,0))                                                                0.119     2.168
| (CHANX:106162 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.229
| (IPIN:75809 side: (TOP,) (2,8,0)0))                                                                         0.101     2.330
| (intra 'io' routing)                                                                                        0.733     3.062
out:rq_a[1].outpad[0] (.output at (2,8))                                                                      0.000     3.062
data arrival time                                                                                                       3.062

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.062
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.562


#Path 21
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[2] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54456 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105605 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:109649 L1 length:1 (4,7,0)-> (4,7,0))                                                                0.061     1.420
| (CHANX:104882 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     1.481
| (IPIN:61257 side: (TOP,) (5,6,0)0))                                                                         0.101     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[2].in[1] (.names at (5,6))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.136     1.802
rq_a[2].out[0] (.names at (5,6))                                                                              0.000     1.802
| (intra 'clb' routing)                                                                                       0.000     1.802
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                         0.000     1.802
| (CHANX:104735 L4 length:4 (5,6,0)-> (2,6,0))                                                                0.119     1.921
| (CHANY:109690 L4 length:2 (4,7,0)-> (4,8,0))                                                                0.119     2.040
| (CHANY:109742 L1 length:1 (4,8,0)-> (4,8,0))                                                                0.061     2.101
| (CHANX:106039 L4 length:4 (4,8,0)-> (1,8,0))                                                                0.119     2.220
| (IPIN:75810 side: (TOP,) (2,8,0)0))                                                                         0.101     2.320
| (intra 'io' routing)                                                                                        0.733     3.053
out:rq_a[2].outpad[0] (.output at (2,8))                                                                      0.000     3.053
data arrival time                                                                                                       3.053

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.053
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.553


#Path 22
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[14].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54467 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111331 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     1.359
| (CHANX:104871 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     1.478
| (IPIN:61254 side: (TOP,) (5,6,0)0))                                                                          0.101     1.578
| (intra 'clb' routing)                                                                                        0.085     1.663
rq_a[14].in[1] (.names at (5,6))                                                                               0.000     1.663
| (primitive '.names' combinational delay)                                                                     0.136     1.799
rq_a[14].out[0] (.names at (5,6))                                                                              0.000     1.799
| (intra 'clb' routing)                                                                                        0.000     1.799
| (OPIN:61214 side: (TOP,) (5,6,0)0))                                                                          0.000     1.799
| (CHANX:104739 L4 length:4 (5,6,0)-> (2,6,0))                                                                 0.119     1.918
| (CHANY:107872 L4 length:2 (1,7,0)-> (1,8,0))                                                                 0.119     2.037
| (CHANY:107936 L4 length:1 (1,8,0)-> (1,8,0))                                                                 0.119     2.156
| (CHANX:106188 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     2.217
| (IPIN:75822 side: (TOP,) (2,8,0)0))                                                                          0.101     2.317
| (intra 'io' routing)                                                                                         0.733     3.050
out:rq_a[14].outpad[0] (.output at (2,8))                                                                      0.000     3.050
data arrival time                                                                                                        3.050

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.050
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.550


#Path 23
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[7] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54461 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105615 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:110891 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.420
| (CHANX:104791 L4 length:4 (6,6,0)-> (3,6,0))                                                                0.119     1.539
| (IPIN:61261 side: (TOP,) (5,6,0)0))                                                                         0.101     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[7].in[1] (.names at (5,6))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.135     1.860
rq_a[7].out[0] (.names at (5,6))                                                                              0.000     1.860
| (intra 'clb' routing)                                                                                       0.000     1.860
| (OPIN:61231 side: (RIGHT,) (5,6,0)0))                                                                       0.000     1.860
| (CHANY:110236 L4 length:3 (5,6,0)-> (5,8,0))                                                                0.119     1.979
| (CHANY:110358 L4 length:1 (5,8,0)-> (5,8,0))                                                                0.119     2.098
| (CHANX:106219 L4 length:4 (5,8,0)-> (2,8,0))                                                                0.119     2.217
| (IPIN:75815 side: (TOP,) (2,8,0)0))                                                                         0.101     2.317
| (intra 'io' routing)                                                                                        0.733     3.050
out:rq_a[7].outpad[0] (.output at (2,8))                                                                     -0.000     3.050
data arrival time                                                                                                       3.050

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.050
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.550


#Path 24
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[13] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[14].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54297 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111347 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.248
| (CHANX:103407 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.367
| (CHANY:110156 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     1.428
| (CHANX:104175 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     1.489
| (IPIN:53708 side: (TOP,) (5,5,0)0))                                                                          0.101     1.590
| (intra 'clb' routing)                                                                                        0.085     1.675
rq_b[14].in[1] (.names at (5,5))                                                                              -0.000     1.675
| (primitive '.names' combinational delay)                                                                     0.136     1.810
rq_b[14].out[0] (.names at (5,5))                                                                              0.000     1.810
| (intra 'clb' routing)                                                                                        0.000     1.810
| (OPIN:53675 side: (TOP,) (5,5,0)0))                                                                          0.000     1.810
| (CHANX:104003 L4 length:4 (5,5,0)-> (2,5,0))                                                                 0.119     1.929
| (CHANY:109032 L4 length:3 (3,6,0)-> (3,8,0))                                                                 0.119     2.048
| (CHANY:109114 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.109
| (CHANX:106237 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.170
| (IPIN:78694 side: (TOP,) (3,8,0)0))                                                                          0.101     2.271
| (intra 'io' routing)                                                                                         0.733     3.003
out:rq_b[14].outpad[0] (.output at (3,8))                                                                      0.000     3.003
data arrival time                                                                                                        3.003

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.003
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.503


#Path 25
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[5] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54459 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105595 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (IPIN:67920 side: (TOP,) (5,7,0)0))                                                                         0.101     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[5].in[1] (.names at (5,7))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.136     1.680
rq_a[5].out[0] (.names at (5,7))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                       0.000     1.680
| (OPIN:67882 side: (TOP,) (5,7,0)0))                                                                         0.000     1.680
| (CHANX:105479 L4 length:4 (5,7,0)-> (2,7,0))                                                                0.119     1.799
| (CHANY:107831 L1 length:1 (1,7,0)-> (1,7,0))                                                                0.061     1.860
| (CHANX:104696 L1 length:1 (2,6,0)-> (2,6,0))                                                                0.061     1.921
| (CHANY:108488 L4 length:2 (2,7,0)-> (2,8,0))                                                                0.119     2.040
| (CHANY:108504 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.101
| (CHANX:106171 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.162
| (IPIN:75813 side: (TOP,) (2,8,0)0))                                                                         0.101     2.262
| (intra 'io' routing)                                                                                        0.733     2.995
out:rq_a[5].outpad[0] (.output at (2,8))                                                                      0.000     2.995
data arrival time                                                                                                       2.995

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.995
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.495


#Path 26
Startpoint: $auto$memory_libmap.cc:2266:execute$6344[2].Q[0] (dffre at (5,4) clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2266:execute$6344[2].C[0] (dffre at (5,4))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                           0.154     1.048
$auto$memory_libmap.cc:2266:execute$6344[2].Q[0] (dffre at (5,4)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                 0.000     1.048
| (OPIN:46623 side: (TOP,) (5,4,0)0))                                                   0.000     1.048
| (CHANX:103249 L4 length:4 (5,4,0)-> (2,4,0))                                          0.119     1.167
| (CHANY:108308 L1 length:1 (2,5,0)-> (2,5,0))                                          0.061     1.228
| (CHANX:104072 L4 length:4 (3,5,0)-> (6,5,0))                                          0.119     1.347
| (IPIN:53695 side: (TOP,) (5,5,0)0))                                                   0.101     1.448
| (intra 'clb' routing)                                                                 0.085     1.533
rq_b[2].in[2] (.names at (5,5))                                                         0.000     1.533
| (primitive '.names' combinational delay)                                              0.218     1.751
rq_b[2].out[0] (.names at (5,5))                                                        0.000     1.751
| (intra 'clb' routing)                                                                 0.000     1.751
| (OPIN:53684 side: (RIGHT,) (5,5,0)0))                                                 0.000     1.751
| (CHANY:110172 L4 length:4 (5,5,0)-> (5,8,0))                                          0.119     1.870
| (CHANY:110294 L4 length:2 (5,7,0)-> (5,8,0))                                          0.119     1.989
| (CHANX:106221 L4 length:4 (5,8,0)-> (2,8,0))                                          0.119     2.108
| (IPIN:78682 side: (TOP,) (3,8,0)0))                                                   0.101     2.208
| (intra 'io' routing)                                                                  0.733     2.941
out:rq_b[2].outpad[0] (.output at (3,8))                                                0.000     2.941
data arrival time                                                                                 2.941

clock clock0 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock uncertainty                                                                       0.000     2.500
output external delay                                                                  -1.000     1.500
data required time                                                                                1.500
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.500
data arrival time                                                                                -2.941
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.441


#Path 27
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[1] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54285 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104115 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (IPIN:53707 side: (TOP,) (5,5,0)0))                                                                         0.101     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[1].in[1] (.names at (5,5))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.197     1.689
rq_b[1].out[0] (.names at (5,5))                                                                              0.000     1.689
| (intra 'clb' routing)                                                                                       0.000     1.689
| (OPIN:53666 side: (TOP,) (5,5,0)0))                                                                         0.000     1.689
| (CHANX:104001 L4 length:4 (5,5,0)-> (2,5,0))                                                                0.119     1.808
| (CHANY:109632 L4 length:3 (4,6,0)-> (4,8,0))                                                                0.119     1.926
| (CHANX:106063 L4 length:4 (4,8,0)-> (1,8,0))                                                                0.119     2.045
| (CHANX:106243 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.106
| (IPIN:78681 side: (TOP,) (3,8,0)0))                                                                         0.101     2.207
| (intra 'io' routing)                                                                                        0.733     2.940
out:rq_b[1].outpad[0] (.output at (3,8))                                                                      0.000     2.940
data arrival time                                                                                                       2.940

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.940
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.440


#Path 28
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[4] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54458 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105593 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:110283 L1 length:1 (5,7,0)-> (5,7,0))                                                                0.061     1.420
| (IPIN:67947 side: (RIGHT,) (5,7,0)0))                                                                       0.101     1.520
| (intra 'clb' routing)                                                                                       0.085     1.605
rq_a[4].in[1] (.names at (5,7))                                                                              -0.000     1.605
| (primitive '.names' combinational delay)                                                                    0.136     1.741
rq_a[4].out[0] (.names at (5,7))                                                                              0.000     1.741
| (intra 'clb' routing)                                                                                       0.000     1.741
| (OPIN:67879 side: (TOP,) (5,7,0)0))                                                                         0.000     1.741
| (CHANX:105457 L4 length:4 (5,7,0)-> (2,7,0))                                                                0.119     1.860
| (CHANX:105429 L1 length:1 (2,7,0)-> (2,7,0))                                                                0.061     1.921
| (CHANY:107890 L1 length:1 (1,8,0)-> (1,8,0))                                                                0.061     1.982
| (CHANX:106218 L4 length:4 (2,8,0)-> (5,8,0))                                                                0.119     2.101
| (IPIN:75812 side: (TOP,) (2,8,0)0))                                                                         0.101     2.201
| (intra 'io' routing)                                                                                        0.733     2.934
out:rq_a[4].outpad[0] (.output at (2,8))                                                                      0.000     2.934
data arrival time                                                                                                       2.934

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.934
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.434


#Path 29
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : out:rq_b[12].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                              0.000     1.048
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                       0.119     1.167
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                       0.119     1.286
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                0.101     1.387
| (intra 'clb' routing)                                                              0.085     1.472
rq_b[12].in[0] (.names at (5,5))                                                     0.000     1.472
| (primitive '.names' combinational delay)                                           0.218     1.690
rq_b[12].out[0] (.names at (5,5))                                                    0.000     1.690
| (intra 'clb' routing)                                                              0.000     1.690
| (OPIN:53672 side: (TOP,) (5,5,0)0))                                                0.000     1.690
| (CHANX:103997 L4 length:4 (5,5,0)-> (2,5,0))                                       0.119     1.809
| (CHANY:109014 L4 length:3 (3,6,0)-> (3,8,0))                                       0.119     1.928
| (CHANX:106157 L4 length:3 (3,8,0)-> (1,8,0))                                       0.119     2.047
| (IPIN:78692 side: (TOP,) (3,8,0)0))                                                0.101     2.147
| (intra 'io' routing)                                                               0.733     2.880
out:rq_b[12].outpad[0] (.output at (3,8))                                            0.000     2.880
data arrival time                                                                              2.880

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.880
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.380


#Path 30
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[6] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54460 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105597 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (IPIN:67908 side: (TOP,) (5,7,0)0))                                                                         0.101     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[6].in[1] (.names at (5,7))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.218     1.763
rq_a[6].out[0] (.names at (5,7))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                       0.000     1.763
| (OPIN:67888 side: (TOP,) (5,7,0)0))                                                                         0.000     1.763
| (CHANX:105459 L4 length:4 (5,7,0)-> (2,7,0))                                                                0.119     1.882
| (CHANY:108506 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     1.942
| (CHANX:106173 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.003
| (IPIN:75814 side: (TOP,) (2,8,0)0))                                                                         0.101     2.104
| (intra 'io' routing)                                                                                        0.733     2.837
out:rq_a[6].outpad[0] (.output at (2,8))                                                                      0.000     2.837
data arrival time                                                                                                       2.837

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.837
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.337


#Path 31
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[10] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[11].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54464 side: (TOP,) (7,7,0)0))                                                                          0.000     1.240
| (CHANX:105589 L4 length:4 (7,7,0)-> (4,7,0))                                                                 0.119     1.359
| (IPIN:67916 side: (TOP,) (5,7,0)0))                                                                          0.101     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[11].in[1] (.names at (5,7))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.218     1.763
rq_a[11].out[0] (.names at (5,7))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                        0.000     1.763
| (OPIN:67892 side: (RIGHT,) (5,7,0)0))                                                                        0.000     1.763
| (CHANY:110290 L4 length:2 (5,7,0)-> (5,8,0))                                                                 0.119     1.882
| (CHANX:106205 L4 length:4 (5,8,0)-> (2,8,0))                                                                 0.119     2.000
| (IPIN:75819 side: (TOP,) (2,8,0)0))                                                                          0.101     2.101
| (intra 'io' routing)                                                                                         0.733     2.834
out:rq_a[11].outpad[0] (.output at (2,8))                                                                     -0.000     2.834
data arrival time                                                                                                        2.834

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.834
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.334


#Path 32
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[3] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54457 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105607 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (IPIN:67928 side: (TOP,) (5,7,0)0))                                                                         0.101     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[3].in[1] (.names at (5,7))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.136     1.680
rq_a[3].out[0] (.names at (5,7))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                       0.000     1.680
| (OPIN:67901 side: (RIGHT,) (5,7,0)0))                                                                       0.000     1.680
| (CHANY:110308 L4 length:2 (5,7,0)-> (5,8,0))                                                                0.119     1.799
| (CHANX:106213 L4 length:4 (5,8,0)-> (2,8,0))                                                                0.119     1.918
| (IPIN:75811 side: (TOP,) (2,8,0)0))                                                                         0.101     2.019
| (intra 'io' routing)                                                                                        0.733     2.751
out:rq_a[3].outpad[0] (.output at (2,8))                                                                      0.000     2.751
data arrival time                                                                                                       2.751

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.751
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.251


#Path 33
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[0].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103506 L4 length:4 (6,4,0)-> (9,4,0))                                                                                                                                                                                                                 0.119     2.777
| (CHANX:103608 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.838
| (CHANY:111895 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANX:102731 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.018
| (CHANY:110082 L1 length:1 (5,4,0)-> (5,4,0))                                                                                                                                                                                                                 0.061     3.079
| (IPIN:46703 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.265
$auto$memory_libmap.cc:2266:execute$6344[0].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.265
data arrival time                                                                                                                                                                                                                                                        3.265

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[0].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.265
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.098


#Path 34
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[1].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103506 L4 length:4 (6,4,0)-> (9,4,0))                                                                                                                                                                                                                 0.119     2.777
| (CHANX:103608 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.838
| (CHANY:111895 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANX:102731 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.018
| (CHANY:110082 L1 length:1 (5,4,0)-> (5,4,0))                                                                                                                                                                                                                 0.061     3.079
| (IPIN:46703 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.265
$auto$memory_libmap.cc:2266:execute$6344[1].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.265
data arrival time                                                                                                                                                                                                                                                        3.265

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[1].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.265
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.098


#Path 35
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[2].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103506 L4 length:4 (6,4,0)-> (9,4,0))                                                                                                                                                                                                                 0.119     2.777
| (CHANX:103608 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.838
| (CHANY:111895 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANX:102731 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.018
| (CHANY:110082 L1 length:1 (5,4,0)-> (5,4,0))                                                                                                                                                                                                                 0.061     3.079
| (IPIN:46703 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.265
$auto$memory_libmap.cc:2266:execute$6344[2].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.265
data arrival time                                                                                                                                                                                                                                                        3.265

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[2].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.265
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.098


#Path 36
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[3].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103506 L4 length:4 (6,4,0)-> (9,4,0))                                                                                                                                                                                                                 0.119     2.777
| (CHANX:103608 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.838
| (CHANY:111895 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANX:102731 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.018
| (CHANY:110082 L1 length:1 (5,4,0)-> (5,4,0))                                                                                                                                                                                                                 0.061     3.079
| (IPIN:46703 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.265
$auto$memory_libmap.cc:2266:execute$6344[3].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.265
data arrival time                                                                                                                                                                                                                                                        3.265

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[3].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.265
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.098


#Path 37
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[4].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103506 L4 length:4 (6,4,0)-> (9,4,0))                                                                                                                                                                                                                 0.119     2.777
| (CHANX:103608 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.838
| (CHANY:111895 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANX:102731 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.018
| (CHANY:110082 L1 length:1 (5,4,0)-> (5,4,0))                                                                                                                                                                                                                 0.061     3.079
| (IPIN:46703 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.265
$auto$memory_libmap.cc:2266:execute$6344[4].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.265
data arrival time                                                                                                                                                                                                                                                        3.265

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[4].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.265
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.098


#Path 38
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[6].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103506 L4 length:4 (6,4,0)-> (9,4,0))                                                                                                                                                                                                                 0.119     2.777
| (CHANX:103608 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.838
| (CHANY:111895 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANX:102731 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.018
| (CHANY:110082 L1 length:1 (5,4,0)-> (5,4,0))                                                                                                                                                                                                                 0.061     3.079
| (IPIN:46703 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.265
$auto$memory_libmap.cc:2266:execute$6344[6].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.265
data arrival time                                                                                                                                                                                                                                                        3.265

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[6].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.265
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.098


#Path 39
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[7].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103506 L4 length:4 (6,4,0)-> (9,4,0))                                                                                                                                                                                                                 0.119     2.777
| (CHANX:103608 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.838
| (CHANY:111895 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANX:102731 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.018
| (CHANY:110082 L1 length:1 (5,4,0)-> (5,4,0))                                                                                                                                                                                                                 0.061     3.079
| (IPIN:46703 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.265
$auto$memory_libmap.cc:2266:execute$6344[7].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.265
data arrival time                                                                                                                                                                                                                                                        3.265

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[7].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.265
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.098


#Path 40
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[8].E[0] (dffre at (5,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103506 L4 length:4 (6,4,0)-> (9,4,0))                                                                                                                                                                                                                 0.119     2.777
| (CHANX:103608 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.838
| (CHANY:111895 L1 length:1 (8,4,0)-> (8,4,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANX:102731 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.018
| (CHANY:110082 L1 length:1 (5,4,0)-> (5,4,0))                                                                                                                                                                                                                 0.061     3.079
| (IPIN:46703 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.179
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.265
$auto$memory_libmap.cc:2266:execute$6344[8].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.265
data arrival time                                                                                                                                                                                                                                                        3.265

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[8].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.265
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.098


#Path 41
Startpoint: wce_b.inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A2[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_b.inpad[0] (.input at (1,4))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:44836 side: (TOP,) (1,4,0)0))                                                                       0.000     1.894
| (CHANX:103180 L4 length:2 (1,4,0)-> (2,4,0))                                                              0.119     2.013
| (CHANY:108071 L4 length:4 (2,4,0)-> (2,1,0))                                                              0.119     2.132
| (CHANX:102604 L4 length:4 (3,3,0)-> (6,3,0))                                                              0.119     2.251
| (CHANY:110676 L1 length:1 (6,4,0)-> (6,4,0))                                                              0.061     2.312
| (IPIN:46847 side: (RIGHT,) (6,4,0)0))                                                                     0.101     2.413
| (intra 'clb' routing)                                                                                     0.085     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names at (6,4))                                          0.000     2.498
| (primitive '.names' combinational delay)                                                                  0.218     2.716
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names at (6,4))                                         0.000     2.716
| (intra 'clb' routing)                                                                                     0.000     2.716
| (OPIN:46792 side: (RIGHT,) (6,4,0)0))                                                                     0.000     2.716
| (CHANY:110732 L4 length:4 (6,4,0)-> (6,7,0))                                                              0.119     2.835
| (CHANX:104294 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     2.896
| (CHANY:111365 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     2.957
| (IPIN:54531 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.057
| (intra 'bram' routing)                                                                                    0.000     3.057
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A2[0] (RS_TDP36K at (7,5))                       0.000     3.057
data arrival time                                                                                                     3.057

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.199     3.196
data required time                                                                                                    3.196
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.196
data arrival time                                                                                                    -3.057
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.138


#Path 42
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$6352.D[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                        0.000     1.000
| (intra 'io' routing)                                                                  0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                   0.000     1.894
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                          0.119     2.013
| (CHANY:111989 L4 length:4 (8,8,0)-> (8,5,0))                                          0.119     2.132
| (CHANY:111969 L1 length:1 (8,5,0)-> (8,5,0))                                          0.061     2.193
| (CHANX:103457 L4 length:4 (8,4,0)-> (5,4,0))                                          0.119     2.312
| (IPIN:46811 side: (TOP,) (6,4,0)0))                                                   0.101     2.413
| (intra 'clb' routing)                                                                 0.085     2.498
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names at (6,4))                        0.000     2.498
| (primitive '.names' combinational delay)                                              0.148     2.646
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names at (6,4))                       0.000     2.646
| (intra 'clb' routing)                                                                 0.000     2.646
| (OPIN:46789 side: (RIGHT,) (6,4,0)0))                                                 0.000     2.646
| (CHANY:110726 L4 length:4 (6,4,0)-> (6,7,0))                                          0.119     2.765
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                          0.061     2.826
| (CHANY:110194 L1 length:1 (5,6,0)-> (5,6,0))                                          0.061     2.886
| (IPIN:61269 side: (RIGHT,) (5,6,0)0))                                                 0.101     2.987
| (intra 'clb' routing)                                                                 0.233     3.220
$auto$memory_libmap.cc:2267:execute$6352.D[0] (dffre at (5,6))                          0.000     3.220
data arrival time                                                                                 3.220

clock clock0 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                       0.000     2.500
| (intra 'io' routing)                                                                  0.894     3.394
| (inter-block routing:global net)                                                      0.000     3.394
| (intra 'clb' routing)                                                                 0.000     3.394
$auto$memory_libmap.cc:2267:execute$6352.C[0] (dffre at (5,6))                          0.000     3.394
clock uncertainty                                                                       0.000     3.394
cell setup time                                                                        -0.032     3.363
data required time                                                                                3.363
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.363
data arrival time                                                                                -3.220
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.143


#Path 43
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[9].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103475 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.719
| (CHANY:109919 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.838
| (CHANX:102016 L1 length:1 (6,2,0)-> (6,2,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANY:110656 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     3.018
| (IPIN:46854 side: (RIGHT,) (6,4,0)0))                                                                                                                                                                                                                        0.101     3.118
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.204
$auto$memory_libmap.cc:2266:execute$6344[9].E[0] (dffre at (6,4))                                                                                                                                                                                              0.000     3.204
data arrival time                                                                                                                                                                                                                                                        3.204

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[9].C[0] (dffre at (6,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.204
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.159


#Path 44
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[10].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103475 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.719
| (CHANY:109919 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.838
| (CHANX:102016 L1 length:1 (6,2,0)-> (6,2,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANY:110656 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     3.018
| (IPIN:46854 side: (RIGHT,) (6,4,0)0))                                                                                                                                                                                                                        0.101     3.118
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.204
$auto$memory_libmap.cc:2266:execute$6344[10].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.204
data arrival time                                                                                                                                                                                                                                                        3.204

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[10].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.204
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.159


#Path 45
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[5].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103475 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.719
| (CHANY:109919 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.838
| (CHANX:102016 L1 length:1 (6,2,0)-> (6,2,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANY:110656 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     3.018
| (IPIN:46854 side: (RIGHT,) (6,4,0)0))                                                                                                                                                                                                                        0.101     3.118
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.204
$auto$memory_libmap.cc:2266:execute$6344[5].E[0] (dffre at (6,4))                                                                                                                                                                                              0.000     3.204
data arrival time                                                                                                                                                                                                                                                        3.204

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[5].C[0] (dffre at (6,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.204
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.159


#Path 46
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[11].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103475 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.719
| (CHANY:109919 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.838
| (CHANX:102016 L1 length:1 (6,2,0)-> (6,2,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANY:110656 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     3.018
| (IPIN:46854 side: (RIGHT,) (6,4,0)0))                                                                                                                                                                                                                        0.101     3.118
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.204
$auto$memory_libmap.cc:2266:execute$6344[11].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.204
data arrival time                                                                                                                                                                                                                                                        3.204

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[11].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.204
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.159


#Path 47
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[12].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103475 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.719
| (CHANY:109919 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.838
| (CHANX:102016 L1 length:1 (6,2,0)-> (6,2,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANY:110656 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     3.018
| (IPIN:46854 side: (RIGHT,) (6,4,0)0))                                                                                                                                                                                                                        0.101     3.118
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.204
$auto$memory_libmap.cc:2266:execute$6344[12].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.204
data arrival time                                                                                                                                                                                                                                                        3.204

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[12].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.204
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.159


#Path 48
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[13].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103475 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.719
| (CHANY:109919 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.838
| (CHANX:102016 L1 length:1 (6,2,0)-> (6,2,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANY:110656 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     3.018
| (IPIN:46854 side: (RIGHT,) (6,4,0)0))                                                                                                                                                                                                                        0.101     3.118
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.204
$auto$memory_libmap.cc:2266:execute$6344[13].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.204
data arrival time                                                                                                                                                                                                                                                        3.204

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[13].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.204
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.159


#Path 49
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[14].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103475 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.719
| (CHANY:109919 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.838
| (CHANX:102016 L1 length:1 (6,2,0)-> (6,2,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANY:110656 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     3.018
| (IPIN:46854 side: (RIGHT,) (6,4,0)0))                                                                                                                                                                                                                        0.101     3.118
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.204
$auto$memory_libmap.cc:2266:execute$6344[14].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.204
data arrival time                                                                                                                                                                                                                                                        3.204

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[14].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.204
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.159


#Path 50
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[15].E[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                                                                                                                                                                        0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                                                                                                                                                                                 0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                                                                                                                                                                                 0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.101     2.355
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.658
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.658
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                                                                                                                                                                          0.000     2.658
| (CHANX:103475 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.719
| (CHANY:109919 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.838
| (CHANX:102016 L1 length:1 (6,2,0)-> (6,2,0))                                                                                                                                                                                                                 0.061     2.899
| (CHANY:110656 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     3.018
| (IPIN:46854 side: (RIGHT,) (6,4,0)0))                                                                                                                                                                                                                        0.101     3.118
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.204
$auto$memory_libmap.cc:2266:execute$6344[15].E[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.204
data arrival time                                                                                                                                                                                                                                                        3.204

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[15].C[0] (dffre at (6,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.204
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.159


#Path 51
Startpoint: wce_b.inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_b.inpad[0] (.input at (1,4))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:44836 side: (TOP,) (1,4,0)0))                                                                       0.000     1.894
| (CHANX:103180 L4 length:2 (1,4,0)-> (2,4,0))                                                              0.119     2.013
| (CHANY:108071 L4 length:4 (2,4,0)-> (2,1,0))                                                              0.119     2.132
| (CHANX:102604 L4 length:4 (3,3,0)-> (6,3,0))                                                              0.119     2.251
| (CHANY:110676 L1 length:1 (6,4,0)-> (6,4,0))                                                              0.061     2.312
| (IPIN:46847 side: (RIGHT,) (6,4,0)0))                                                                     0.101     2.413
| (intra 'clb' routing)                                                                                     0.085     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names at (6,4))                                          0.000     2.498
| (primitive '.names' combinational delay)                                                                  0.218     2.716
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names at (6,4))                                         0.000     2.716
| (intra 'clb' routing)                                                                                     0.000     2.716
| (OPIN:46792 side: (RIGHT,) (6,4,0)0))                                                                     0.000     2.716
| (CHANY:110732 L4 length:4 (6,4,0)-> (6,7,0))                                                              0.119     2.835
| (CHANX:104294 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     2.896
| (CHANY:111365 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     2.957
| (IPIN:54531 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.057
| (intra 'bram' routing)                                                                                    0.000     3.057
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A1[0] (RS_TDP36K at (7,5))                       0.000     3.057
data arrival time                                                                                                     3.057

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.159     3.236
data required time                                                                                                    3.236
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.236
data arrival time                                                                                                    -3.057
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.178


#Path 52
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                       0.000     1.894
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                              0.119     2.013
| (CHANY:111989 L4 length:4 (8,8,0)-> (8,5,0))                                                              0.119     2.132
| (CHANY:111969 L1 length:1 (8,5,0)-> (8,5,0))                                                              0.061     2.193
| (CHANX:103457 L4 length:4 (8,4,0)-> (5,4,0))                                                              0.119     2.312
| (IPIN:46811 side: (TOP,) (6,4,0)0))                                                                       0.101     2.413
| (intra 'clb' routing)                                                                                     0.085     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[1] (.names at (6,4))                                          0.000     2.498
| (primitive '.names' combinational delay)                                                                  0.148     2.646
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names at (6,4))                                         0.000     2.646
| (intra 'clb' routing)                                                                                     0.000     2.646
| (OPIN:46795 side: (RIGHT,) (6,4,0)0))                                                                     0.000     2.646
| (CHANY:110722 L4 length:4 (6,4,0)-> (6,7,0))                                                              0.119     2.765
| (CHANX:104328 L4 length:4 (7,5,0)-> (10,5,0))                                                             0.119     2.883
| (IPIN:54502 side: (TOP,) (7,5,0)0))                                                                       0.101     2.984
| (intra 'bram' routing)                                                                                    0.000     2.984
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B1[0] (RS_TDP36K at (7,5))                       0.000     2.984
data arrival time                                                                                                     2.984

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.231     3.164
data required time                                                                                                    3.164
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.164
data arrival time                                                                                                    -2.984
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.180


#Path 53
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                       0.000     1.894
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                              0.119     2.013
| (CHANY:111989 L4 length:4 (8,8,0)-> (8,5,0))                                                              0.119     2.132
| (CHANY:111969 L1 length:1 (8,5,0)-> (8,5,0))                                                              0.061     2.193
| (CHANX:103457 L4 length:4 (8,4,0)-> (5,4,0))                                                              0.119     2.312
| (IPIN:46811 side: (TOP,) (6,4,0)0))                                                                       0.101     2.413
| (intra 'clb' routing)                                                                                     0.085     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[1] (.names at (6,4))                                          0.000     2.498
| (primitive '.names' combinational delay)                                                                  0.148     2.646
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names at (6,4))                                         0.000     2.646
| (intra 'clb' routing)                                                                                     0.000     2.646
| (OPIN:46795 side: (RIGHT,) (6,4,0)0))                                                                     0.000     2.646
| (CHANY:110722 L4 length:4 (6,4,0)-> (6,7,0))                                                              0.119     2.765
| (CHANX:104328 L4 length:4 (7,5,0)-> (10,5,0))                                                             0.119     2.883
| (IPIN:54502 side: (TOP,) (7,5,0)0))                                                                       0.101     2.984
| (intra 'bram' routing)                                                                                    0.000     2.984
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B2[0] (RS_TDP36K at (7,5))                       0.000     2.984
data arrival time                                                                                                     2.984

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.228     3.167
data required time                                                                                                    3.167
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.167
data arrival time                                                                                                    -2.984
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.182


#Path 54
Startpoint: wce_b.inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_b.inpad[0] (.input at (1,4))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:44836 side: (TOP,) (1,4,0)0))                                                                       0.000     1.894
| (CHANX:103180 L4 length:2 (1,4,0)-> (2,4,0))                                                              0.119     2.013
| (CHANY:108071 L4 length:4 (2,4,0)-> (2,1,0))                                                              0.119     2.132
| (CHANX:102604 L4 length:4 (3,3,0)-> (6,3,0))                                                              0.119     2.251
| (CHANY:110676 L1 length:1 (6,4,0)-> (6,4,0))                                                              0.061     2.312
| (IPIN:46847 side: (RIGHT,) (6,4,0)0))                                                                     0.101     2.413
| (intra 'clb' routing)                                                                                     0.085     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names at (6,4))                                          0.000     2.498
| (primitive '.names' combinational delay)                                                                  0.218     2.716
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names at (6,4))                                         0.000     2.716
| (intra 'clb' routing)                                                                                     0.000     2.716
| (OPIN:46792 side: (RIGHT,) (6,4,0)0))                                                                     0.000     2.716
| (CHANY:110732 L4 length:4 (6,4,0)-> (6,7,0))                                                              0.119     2.835
| (CHANX:104294 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     2.896
| (CHANY:111365 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     2.957
| (IPIN:54531 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.057
| (intra 'bram' routing)                                                                                    0.000     3.057
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[0] (RS_TDP36K at (7,5))                        0.000     3.057
data arrival time                                                                                                     3.057

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.112     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -3.057
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.225


#Path 55
Startpoint: wce_b.inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[1] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
wce_b.inpad[0] (.input at (1,4))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:44836 side: (TOP,) (1,4,0)0))                                                                       0.000     1.894
| (CHANX:103180 L4 length:2 (1,4,0)-> (2,4,0))                                                              0.119     2.013
| (CHANY:108071 L4 length:4 (2,4,0)-> (2,1,0))                                                              0.119     2.132
| (CHANX:102604 L4 length:4 (3,3,0)-> (6,3,0))                                                              0.119     2.251
| (CHANY:110676 L1 length:1 (6,4,0)-> (6,4,0))                                                              0.061     2.312
| (IPIN:46847 side: (RIGHT,) (6,4,0)0))                                                                     0.101     2.413
| (intra 'clb' routing)                                                                                     0.085     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names at (6,4))                                          0.000     2.498
| (primitive '.names' combinational delay)                                                                  0.218     2.716
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names at (6,4))                                         0.000     2.716
| (intra 'clb' routing)                                                                                     0.000     2.716
| (OPIN:46792 side: (RIGHT,) (6,4,0)0))                                                                     0.000     2.716
| (CHANY:110732 L4 length:4 (6,4,0)-> (6,7,0))                                                              0.119     2.835
| (CHANX:104294 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     2.896
| (CHANY:111365 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     2.957
| (IPIN:54531 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.057
| (intra 'bram' routing)                                                                                    0.000     3.057
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[1] (RS_TDP36K at (7,5))                        0.000     3.057
data arrival time                                                                                                     3.057

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.112     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -3.057
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.225


#Path 56
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[13].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:109675 L1 length:1 (4,7,0)-> (4,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104908 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.817
| (CHANY:110292 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     2.936
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.036
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.121
$auto$memory_libmap.cc:2266:execute$6351[13].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.121
data arrival time                                                                                                                                                                                                                                                        3.121

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[13].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.121
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.241


#Path 57
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[15].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:109675 L1 length:1 (4,7,0)-> (4,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104908 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.817
| (CHANY:110292 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     2.936
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.036
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.121
$auto$memory_libmap.cc:2266:execute$6351[15].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.121
data arrival time                                                                                                                                                                                                                                                        3.121

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[15].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.121
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.241


#Path 58
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[3].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:109675 L1 length:1 (4,7,0)-> (4,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104908 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.817
| (CHANY:110292 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     2.936
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.036
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.121
$auto$memory_libmap.cc:2266:execute$6351[3].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.121
data arrival time                                                                                                                                                                                                                                                        3.121

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[3].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.121
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.241


#Path 59
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[4].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:109675 L1 length:1 (4,7,0)-> (4,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104908 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.817
| (CHANY:110292 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     2.936
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.036
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.121
$auto$memory_libmap.cc:2266:execute$6351[4].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.121
data arrival time                                                                                                                                                                                                                                                        3.121

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[4].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.121
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.241


#Path 60
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[5].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:109675 L1 length:1 (4,7,0)-> (4,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104908 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.817
| (CHANY:110292 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     2.936
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.036
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.121
$auto$memory_libmap.cc:2266:execute$6351[5].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.121
data arrival time                                                                                                                                                                                                                                                        3.121

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[5].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.121
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.241


#Path 61
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[10].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:109675 L1 length:1 (4,7,0)-> (4,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104908 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.817
| (CHANY:110292 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     2.936
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.036
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.121
$auto$memory_libmap.cc:2266:execute$6351[10].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.121
data arrival time                                                                                                                                                                                                                                                        3.121

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[10].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.121
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.241


#Path 62
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[11].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:109675 L1 length:1 (4,7,0)-> (4,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104908 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.817
| (CHANY:110292 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     2.936
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.036
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.121
$auto$memory_libmap.cc:2266:execute$6351[11].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.121
data arrival time                                                                                                                                                                                                                                                        3.121

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[11].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.121
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.241


#Path 63
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[6].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:109675 L1 length:1 (4,7,0)-> (4,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104908 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.817
| (CHANY:110292 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     2.936
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.036
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.121
$auto$memory_libmap.cc:2266:execute$6351[6].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.121
data arrival time                                                                                                                                                                                                                                                        3.121

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[6].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.121
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.241


#Path 64
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[1].E[0] (dffre at (5,5) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105471 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:109499 L4 length:4 (4,7,0)-> (4,4,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                                                                                                                                                                 0.119     2.933
| (IPIN:53717 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     3.033
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.118
$auto$memory_libmap.cc:2266:execute$6351[1].E[0] (dffre at (5,5))                                                                                                                                                                                              0.000     3.118
data arrival time                                                                                                                                                                                                                                                        3.118

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[1].C[0] (dffre at (5,5))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.118
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.244


#Path 65
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A2[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                     0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                              0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                              0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                              0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                              0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                       0.101     2.355
| (intra 'clb' routing)                                                                                     0.085     2.440
genblk1[0].dpram_16x2048_submodule.rce_b.in[0] (.names at (6,4))                                            0.000     2.440
| (primitive '.names' combinational delay)                                                                  0.218     2.658
genblk1[0].dpram_16x2048_submodule.rce_b.out[0] (.names at (6,4))                                           0.000     2.658
| (intra 'clb' routing)                                                                                     0.000     2.658
| (OPIN:46778 side: (TOP,) (6,4,0)0))                                                                       0.000     2.658
| (CHANX:103528 L4 length:4 (6,4,0)-> (9,4,0))                                                              0.119     2.777
| (CHANX:103544 L1 length:1 (7,4,0)-> (7,4,0))                                                              0.061     2.838
| (CHANY:111400 L4 length:4 (7,5,0)-> (7,8,0))                                                              0.119     2.957
| (IPIN:54529 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.057
| (intra 'bram' routing)                                                                                    0.000     3.057
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A2[0] (RS_TDP36K at (7,5))                       0.000     3.057
data arrival time                                                                                                     3.057

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.085     3.309
data required time                                                                                                    3.309
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.309
data arrival time                                                                                                    -3.057
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.252


#Path 66
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                     0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                                              0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                                              0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                                              0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                                              0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                                       0.101     2.355
| (intra 'clb' routing)                                                                                     0.085     2.440
genblk1[0].dpram_16x2048_submodule.rce_b.in[0] (.names at (6,4))                                            0.000     2.440
| (primitive '.names' combinational delay)                                                                  0.218     2.658
genblk1[0].dpram_16x2048_submodule.rce_b.out[0] (.names at (6,4))                                           0.000     2.658
| (intra 'clb' routing)                                                                                     0.000     2.658
| (OPIN:46778 side: (TOP,) (6,4,0)0))                                                                       0.000     2.658
| (CHANX:103528 L4 length:4 (6,4,0)-> (9,4,0))                                                              0.119     2.777
| (CHANX:103544 L1 length:1 (7,4,0)-> (7,4,0))                                                              0.061     2.838
| (CHANY:111400 L4 length:4 (7,5,0)-> (7,8,0))                                                              0.119     2.957
| (IPIN:54529 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.057
| (intra 'bram' routing)                                                                                    0.000     3.057
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A1[0] (RS_TDP36K at (7,5))                       0.000     3.057
data arrival time                                                                                                     3.057

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.081     3.313
data required time                                                                                                    3.313
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.313
data arrival time                                                                                                    -3.057
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.256


#Path 67
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                       0.000     1.894
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                              0.119     2.013
| (CHANY:111989 L4 length:4 (8,8,0)-> (8,5,0))                                                              0.119     2.132
| (CHANY:111969 L1 length:1 (8,5,0)-> (8,5,0))                                                              0.061     2.193
| (CHANX:103457 L4 length:4 (8,4,0)-> (5,4,0))                                                              0.119     2.312
| (IPIN:46811 side: (TOP,) (6,4,0)0))                                                                       0.101     2.413
| (intra 'clb' routing)                                                                                     0.085     2.498
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names at (6,4))                                            0.000     2.498
| (primitive '.names' combinational delay)                                                                  0.148     2.646
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names at (6,4))                                           0.000     2.646
| (intra 'clb' routing)                                                                                     0.000     2.646
| (OPIN:46789 side: (RIGHT,) (6,4,0)0))                                                                     0.000     2.646
| (CHANY:110679 L1 length:1 (6,4,0)-> (6,4,0))                                                              0.061     2.707
| (CHANX:102808 L1 length:1 (7,3,0)-> (7,3,0))                                                              0.061     2.768
| (CHANY:111336 L4 length:4 (7,4,0)-> (7,7,0))                                                              0.119     2.886
| (IPIN:54649 side: (RIGHT,) (7,6,0)0))                                                                     0.101     2.987
| (intra 'bram' routing)                                                                                    0.000     2.987
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B1[0] (RS_TDP36K at (7,5))                       0.000     2.987
data arrival time                                                                                                     2.987

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.140     3.254
data required time                                                                                                    3.254
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.254
data arrival time                                                                                                    -2.987
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.267


#Path 68
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                       0.000     1.894
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                              0.119     2.013
| (CHANY:111989 L4 length:4 (8,8,0)-> (8,5,0))                                                              0.119     2.132
| (CHANY:111969 L1 length:1 (8,5,0)-> (8,5,0))                                                              0.061     2.193
| (CHANX:103457 L4 length:4 (8,4,0)-> (5,4,0))                                                              0.119     2.312
| (IPIN:46811 side: (TOP,) (6,4,0)0))                                                                       0.101     2.413
| (intra 'clb' routing)                                                                                     0.085     2.498
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names at (6,4))                                            0.000     2.498
| (primitive '.names' combinational delay)                                                                  0.148     2.646
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names at (6,4))                                           0.000     2.646
| (intra 'clb' routing)                                                                                     0.000     2.646
| (OPIN:46789 side: (RIGHT,) (6,4,0)0))                                                                     0.000     2.646
| (CHANY:110679 L1 length:1 (6,4,0)-> (6,4,0))                                                              0.061     2.707
| (CHANX:102808 L1 length:1 (7,3,0)-> (7,3,0))                                                              0.061     2.768
| (CHANY:111336 L4 length:4 (7,4,0)-> (7,7,0))                                                              0.119     2.886
| (IPIN:54649 side: (RIGHT,) (7,6,0)0))                                                                     0.101     2.987
| (intra 'bram' routing)                                                                                    0.000     2.987
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B2[0] (RS_TDP36K at (7,5))                       0.000     2.987
data arrival time                                                                                                     2.987

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.121     3.273
data required time                                                                                                    3.273
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.273
data arrival time                                                                                                    -2.987
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.286


#Path 69
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                       0.000     1.894
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                              0.119     2.013
| (CHANY:111989 L4 length:4 (8,8,0)-> (8,5,0))                                                              0.119     2.132
| (CHANY:111969 L1 length:1 (8,5,0)-> (8,5,0))                                                              0.061     2.193
| (CHANX:103457 L4 length:4 (8,4,0)-> (5,4,0))                                                              0.119     2.312
| (IPIN:46811 side: (TOP,) (6,4,0)0))                                                                       0.101     2.413
| (intra 'clb' routing)                                                                                     0.085     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[1] (.names at (6,4))                                          0.000     2.498
| (primitive '.names' combinational delay)                                                                  0.148     2.646
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names at (6,4))                                         0.000     2.646
| (intra 'clb' routing)                                                                                     0.000     2.646
| (OPIN:46795 side: (RIGHT,) (6,4,0)0))                                                                     0.000     2.646
| (CHANY:110722 L4 length:4 (6,4,0)-> (6,7,0))                                                              0.119     2.765
| (CHANX:104328 L4 length:4 (7,5,0)-> (10,5,0))                                                             0.119     2.883
| (IPIN:54502 side: (TOP,) (7,5,0)0))                                                                       0.101     2.984
| (intra 'bram' routing)                                                                                    0.000     2.984
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[0] (RS_TDP36K at (7,5))                        0.000     2.984
data arrival time                                                                                                     2.984

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.111     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -2.984
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.299


#Path 70
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                       0.000     1.894
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                              0.119     2.013
| (CHANY:111989 L4 length:4 (8,8,0)-> (8,5,0))                                                              0.119     2.132
| (CHANY:111969 L1 length:1 (8,5,0)-> (8,5,0))                                                              0.061     2.193
| (CHANX:103457 L4 length:4 (8,4,0)-> (5,4,0))                                                              0.119     2.312
| (IPIN:46811 side: (TOP,) (6,4,0)0))                                                                       0.101     2.413
| (intra 'clb' routing)                                                                                     0.085     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[1] (.names at (6,4))                                          0.000     2.498
| (primitive '.names' combinational delay)                                                                  0.148     2.646
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names at (6,4))                                         0.000     2.646
| (intra 'clb' routing)                                                                                     0.000     2.646
| (OPIN:46795 side: (RIGHT,) (6,4,0)0))                                                                     0.000     2.646
| (CHANY:110722 L4 length:4 (6,4,0)-> (6,7,0))                                                              0.119     2.765
| (CHANX:104328 L4 length:4 (7,5,0)-> (10,5,0))                                                             0.119     2.883
| (IPIN:54502 side: (TOP,) (7,5,0)0))                                                                       0.101     2.984
| (intra 'bram' routing)                                                                                    0.000     2.984
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[1] (RS_TDP36K at (7,5))                        0.000     2.984
data arrival time                                                                                                     2.984

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.111     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -2.984
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.299


#Path 71
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[12].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:108463 L1 length:1 (2,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104784 L4 length:4 (3,6,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     2.875
| (IPIN:61266 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.101     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$6351[12].E[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[12].C[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 72
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[14].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:108463 L1 length:1 (2,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104784 L4 length:4 (3,6,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     2.875
| (IPIN:61266 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.101     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$6351[14].E[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[14].C[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 73
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[0].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:108463 L1 length:1 (2,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104784 L4 length:4 (3,6,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     2.875
| (IPIN:61266 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.101     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$6351[0].E[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[0].C[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 74
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[2].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:108463 L1 length:1 (2,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104784 L4 length:4 (3,6,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     2.875
| (IPIN:61266 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.101     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$6351[2].E[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[2].C[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 75
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[9].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:108463 L1 length:1 (2,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104784 L4 length:4 (3,6,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     2.875
| (IPIN:61266 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.101     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$6351[9].E[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[9].C[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 76
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[8].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:108463 L1 length:1 (2,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104784 L4 length:4 (3,6,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     2.875
| (IPIN:61266 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.101     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$6351[8].E[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[8].C[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 77
Startpoint: id[0].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[7].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (1,4))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:44837 side: (TOP,) (1,4,0)0))                                                                                                                                                                                                                          0.000     1.894
| (CHANX:103070 L1 length:1 (1,4,0)-> (1,4,0))                                                                                                                                                                                                                 0.061     1.955
| (CHANY:107746 L4 length:4 (1,5,0)-> (1,8,0))                                                                                                                                                                                                                 0.119     2.074
| (CHANX:105482 L4 length:4 (2,7,0)-> (5,7,0))                                                                                                                                                                                                                 0.119     2.193
| (IPIN:67921 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.101     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names at (5,7))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.576
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names at (5,7))                       0.000     2.576
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.576
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                                                                                                                                                                          0.000     2.576
| (CHANX:105487 L4 length:4 (5,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.119     2.695
| (CHANY:108463 L1 length:1 (2,7,0)-> (2,7,0))                                                                                                                                                                                                                 0.061     2.756
| (CHANX:104784 L4 length:4 (3,6,0)-> (6,6,0))                                                                                                                                                                                                                 0.119     2.875
| (IPIN:61266 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.101     2.975
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.060
$auto$memory_libmap.cc:2266:execute$6351[7].E[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.060
data arrival time                                                                                                                                                                                                                                                        3.060

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6351[7].C[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.302


#Path 78
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$6345.D[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                        0.000     1.000
| (intra 'io' routing)                                                                  0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                 0.000     1.894
| (CHANY:110965 L4 length:1 (6,8,0)-> (6,8,0))                                          0.119     2.013
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                          0.061     2.074
| (CHANY:110097 L4 length:4 (5,7,0)-> (5,4,0))                                          0.119     2.193
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                          0.061     2.254
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                   0.101     2.355
| (intra 'clb' routing)                                                                 0.085     2.440
genblk1[0].dpram_16x2048_submodule.rce_b.in[0] (.names at (6,4))                        0.000     2.440
| (primitive '.names' combinational delay)                                              0.218     2.658
genblk1[0].dpram_16x2048_submodule.rce_b.out[0] (.names at (6,4))                       0.000     2.658
| (intra 'clb' routing)                                                                 0.282     2.940
$auto$memory_libmap.cc:2267:execute$6345.D[0] (dffre at (6,4))                          0.000     2.940
data arrival time                                                                                 2.940

clock clock1 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                       0.000     2.500
| (intra 'io' routing)                                                                  0.894     3.394
| (inter-block routing:global net)                                                      0.000     3.394
| (intra 'clb' routing)                                                                 0.000     3.394
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                          0.000     3.394
clock uncertainty                                                                       0.000     3.394
cell setup time                                                                        -0.032     3.363
data required time                                                                                3.363
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.363
data arrival time                                                                                -2.940
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.423


#Path 79
Startpoint: addr_b[8].inpad[0] (.input at (1,2) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[12] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[8].inpad[0] (.input at (1,2))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:30246 side: (TOP,) (1,2,0)0))                                                                         0.000     1.894
| (CHANX:101724 L4 length:2 (1,2,0)-> (2,2,0))                                                                0.119     2.013
| (CHANY:108182 L1 length:1 (2,3,0)-> (2,3,0))                                                                0.061     2.074
| (CHANX:102598 L4 length:4 (3,3,0)-> (6,3,0))                                                                0.119     2.193
| (CHANX:102742 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.254
| (CHANY:110730 L4 length:4 (6,4,0)-> (6,7,0))                                                                0.119     2.373
| (CHANX:105026 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     2.434
| (IPIN:54605 side: (TOP,) (7,6,0)0))                                                                         0.101     2.535
| (intra 'bram' routing)                                                                                      0.000     2.535
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[12] (RS_TDP36K at (7,5))                       0.000     2.535
data arrival time                                                                                                       2.535

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.212     3.182
data required time                                                                                                      3.182
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.182
data arrival time                                                                                                      -2.535
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.648


#Path 80
Startpoint: wd_a[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[4] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[4].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:87154 side: (TOP,) (6,8,0)0))                                                                         0.000     1.894
| (CHANX:106421 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.955
| (CHANY:110191 L4 length:4 (5,8,0)-> (5,5,0))                                                                0.119     2.074
| (CHANX:104238 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     2.135
| (CHANY:110765 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     2.196
| (CHANX:103566 L1 length:1 (7,4,0)-> (7,4,0))                                                                0.061     2.257
| (CHANY:111378 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     2.376
| (IPIN:54628 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.477
| (intra 'bram' routing)                                                                                      0.000     2.477
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[4] (RS_TDP36K at (7,5))                       0.000     2.477
data arrival time                                                                                                       2.477

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.477
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.677


#Path 81
Startpoint: wd_a[8].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[16] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[8].inpad[0] (.input at (6,8))                                                                             0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87158 side: (TOP,) (6,8,0)0))                                                                          0.000     1.894
| (CHANX:106460 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     2.013
| (CHANY:111987 L4 length:4 (8,8,0)-> (8,5,0))                                                                 0.119     2.132
| (CHANY:112087 L1 length:1 (8,7,0)-> (8,7,0))                                                                 0.061     2.193
| (CHANX:104939 L4 length:4 (8,6,0)-> (5,6,0))                                                                 0.119     2.312
| (CHANX:105023 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     2.373
| (IPIN:54603 side: (TOP,) (7,6,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[16] (RS_TDP36K at (7,5))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.241     3.154
data required time                                                                                                       3.154
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.154
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.680


#Path 82
Startpoint: wd_a[13].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[13].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87163 side: (TOP,) (6,8,0)0))                                                                          0.000     1.894
| (CHANX:106263 L4 length:4 (6,8,0)-> (3,8,0))                                                                 0.119     2.013
| (CHANX:106309 L1 length:1 (4,8,0)-> (4,8,0))                                                                 0.061     2.074
| (CHANY:108971 L4 length:4 (3,8,0)-> (3,5,0))                                                                 0.119     2.193
| (CHANX:103404 L4 length:4 (4,4,0)-> (7,4,0))                                                                 0.119     2.312
| (CHANY:111348 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     2.373
| (IPIN:54507 side: (RIGHT,) (7,5,0)0))                                                                        0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[12] (RS_TDP36K at (7,5))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.241     3.154
data required time                                                                                                       3.154
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.154
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.680


#Path 83
Startpoint: addr_b[10].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[14] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[10].inpad[0] (.input at (1,3))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:38175 side: (TOP,) (1,3,0)0))                                                                         0.000     1.894
| (CHANX:102342 L1 length:1 (1,3,0)-> (1,3,0))                                                                0.061     1.955
| (CHANY:107674 L4 length:4 (1,4,0)-> (1,7,0))                                                                0.119     2.074
| (CHANX:104722 L4 length:4 (2,6,0)-> (5,6,0))                                                                0.119     2.193
| (CHANY:109658 L1 length:1 (4,7,0)-> (4,7,0))                                                                0.061     2.254
| (CHANX:105666 L4 length:4 (5,7,0)-> (8,7,0))                                                                0.119     2.373
| (IPIN:54676 side: (TOP,) (7,7,0)0))                                                                         0.101     2.474
| (intra 'bram' routing)                                                                                      0.000     2.474
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[14] (RS_TDP36K at (7,5))                       0.000     2.474
data arrival time                                                                                                       2.474

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.212     3.182
data required time                                                                                                      3.182
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.182
data arrival time                                                                                                      -2.474
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.709


#Path 84
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[13].D[0] (dffre at (6,4) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54296 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111392 L4 length:4 (7,5,0)-> (7,8,0))                                                                 0.119     1.306
| (CHANX:104129 L4 length:4 (7,5,0)-> (4,5,0))                                                                 0.119     1.425
| (CHANY:109987 L4 length:4 (5,5,0)-> (5,2,0))                                                                 0.119     1.544
| (IPIN:53725 side: (RIGHT,) (5,5,0)0))                                                                        0.101     1.644
| (intra 'clb' routing)                                                                                        0.085     1.730
rq_b[13].in[1] (.names at (5,5))                                                                               0.000     1.730
| (primitive '.names' combinational delay)                                                                     0.197     1.926
rq_b[13].out[0] (.names at (5,5))                                                                              0.000     1.926
| (intra 'clb' routing)                                                                                        0.000     1.926
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                          0.000     1.926
| (CHANX:104206 L4 length:4 (5,5,0)-> (8,5,0))                                                                 0.119     2.045
| (CHANY:111375 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     2.106
| (CHANX:103379 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     2.225
| (IPIN:46806 side: (TOP,) (6,4,0)0))                                                                          0.101     2.326
| (intra 'clb' routing)                                                                                        0.303     2.629
$auto$memory_libmap.cc:2266:execute$6344[13].D[0] (dffre at (6,4))                                             0.000     2.629
data arrival time                                                                                                        2.629

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$6344[13].C[0] (dffre at (6,4))                                             0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -2.629
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.734


#Path 85
Startpoint: addr_b[8].inpad[0] (.input at (1,2) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[12] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[8].inpad[0] (.input at (1,2))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:30246 side: (TOP,) (1,2,0)0))                                                                         0.000     1.894
| (CHANX:101724 L4 length:2 (1,2,0)-> (2,2,0))                                                                0.119     2.013
| (CHANY:108182 L1 length:1 (2,3,0)-> (2,3,0))                                                                0.061     2.074
| (CHANX:102598 L4 length:4 (3,3,0)-> (6,3,0))                                                                0.119     2.193
| (CHANX:102742 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.254
| (CHANY:110730 L4 length:4 (6,4,0)-> (6,7,0))                                                                0.119     2.373
| (CHANX:105026 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     2.434
| (IPIN:54605 side: (TOP,) (7,6,0)0))                                                                         0.101     2.535
| (intra 'bram' routing)                                                                                      0.000     2.535
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[12] (RS_TDP36K at (7,5))                       0.000     2.535
data arrival time                                                                                                       2.535

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.125     3.269
data required time                                                                                                      3.269
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.269
data arrival time                                                                                                      -2.535
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.734


#Path 86
Startpoint: wd_a[5].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[5] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[5].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:87155 side: (TOP,) (6,8,0)0))                                                                         0.000     1.894
| (CHANX:106470 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     2.013
| (CHANY:112185 L4 length:1 (8,8,0)-> (8,8,0))                                                                0.119     2.132
| (CHANX:105833 L1 length:1 (8,7,0)-> (8,7,0))                                                                0.061     2.193
| (CHANY:111317 L4 length:4 (7,7,0)-> (7,4,0))                                                                0.119     2.312
| (IPIN:54632 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.413
| (intra 'bram' routing)                                                                                      0.000     2.413
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[5] (RS_TDP36K at (7,5))                       0.000     2.413
data arrival time                                                                                                       2.413

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.413
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.741


#Path 87
Startpoint: wd_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[1].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:84335 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.894
| (CHANY:110369 L4 length:1 (5,8,0)-> (5,8,0))                                                                0.119     2.013
| (CHANX:105730 L4 length:4 (6,7,0)-> (9,7,0))                                                                0.119     2.132
| (CHANY:110727 L4 length:4 (6,7,0)-> (6,4,0))                                                                0.119     2.251
| (CHANX:104276 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     2.312
| (IPIN:54496 side: (TOP,) (7,5,0)0))                                                                         0.101     2.413
| (intra 'bram' routing)                                                                                      0.000     2.413
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[1] (RS_TDP36K at (7,5))                       0.000     2.413
data arrival time                                                                                                       2.413

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.413
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.741


#Path 88
Startpoint: wd_b[1].inpad[0] (.input at (1,5) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[1] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[1].inpad[0] (.input at (1,5))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:51507 side: (TOP,) (1,5,0)0))                                                                         0.000     1.894
| (CHANX:103830 L4 length:1 (1,5,0)-> (1,5,0))                                                                0.119     2.013
| (CHANY:107727 L1 length:1 (1,5,0)-> (1,5,0))                                                                0.061     2.074
| (CHANX:103248 L4 length:4 (2,4,0)-> (5,4,0))                                                                0.119     2.193
| (CHANY:109524 L1 length:1 (4,5,0)-> (4,5,0))                                                                0.061     2.254
| (CHANX:104200 L4 length:4 (5,5,0)-> (8,5,0))                                                                0.119     2.373
| (CHANY:111357 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     2.434
| (IPIN:54511 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.535
| (intra 'bram' routing)                                                                                      0.000     2.535
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[1] (RS_TDP36K at (7,5))                       0.000     2.535
data arrival time                                                                                                       2.535

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.099     3.296
data required time                                                                                                      3.296
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.296
data arrival time                                                                                                      -2.535
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.761


#Path 89
Startpoint: wd_b[8].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[16] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_b[8].inpad[0] (.input at (2,1))                                                                             0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:4326 side: (TOP,) (2,1,0)0))                                                                           0.000     1.894
| (CHANX:101068 L4 length:4 (2,1,0)-> (5,1,0))                                                                 0.119     2.013
| (CHANY:108742 L1 length:1 (3,2,0)-> (3,2,0))                                                                 0.061     2.074
| (CHANX:101910 L4 length:4 (4,2,0)-> (7,2,0))                                                                 0.119     2.193
| (CHANX:102020 L1 length:1 (6,2,0)-> (6,2,0))                                                                 0.061     2.254
| (CHANY:110652 L4 length:4 (6,3,0)-> (6,6,0))                                                                 0.119     2.373
| (CHANX:105024 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     2.434
| (IPIN:54604 side: (TOP,) (7,6,0)0))                                                                          0.101     2.535
| (intra 'bram' routing)                                                                                       0.000     2.535
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[16] (RS_TDP36K at (7,5))                       0.000     2.535
data arrival time                                                                                                        2.535

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.099     3.296
data required time                                                                                                       3.296
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.296
data arrival time                                                                                                       -2.535
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.761


#Path 90
Startpoint: addr_b[9].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[13] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[9].inpad[0] (.input at (1,3))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:38164 side: (TOP,) (1,3,0)0))                                                                         0.000     1.894
| (CHANX:102400 L4 length:4 (1,3,0)-> (4,3,0))                                                                0.119     2.013
| (CHANX:102648 L4 length:4 (4,3,0)-> (7,3,0))                                                                0.119     2.132
| (CHANX:102828 L1 length:1 (7,3,0)-> (7,3,0))                                                                0.061     2.193
| (CHANY:111316 L4 length:4 (7,4,0)-> (7,7,0))                                                                0.119     2.312
| (IPIN:54641 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.413
| (intra 'bram' routing)                                                                                      0.000     2.413
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[13] (RS_TDP36K at (7,5))                       0.000     2.413
data arrival time                                                                                                       2.413

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.212     3.182
data required time                                                                                                      3.182
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.182
data arrival time                                                                                                      -2.413
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.770


#Path 91
Startpoint: wd_a[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[3] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[3].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:87153 side: (TOP,) (6,8,0)0))                                                                         0.000     1.894
| (CHANX:106419 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.955
| (CHANY:110255 L4 length:3 (5,8,0)-> (5,6,0))                                                                0.119     2.074
| (CHANY:110223 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     2.135
| (CHANX:104240 L4 length:4 (6,5,0)-> (9,5,0))                                                                0.119     2.254
| (IPIN:54495 side: (TOP,) (7,5,0)0))                                                                         0.101     2.355
| (intra 'bram' routing)                                                                                      0.000     2.355
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[3] (RS_TDP36K at (7,5))                       0.000     2.355
data arrival time                                                                                                       2.355

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.355
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.799


#Path 92
Startpoint: wd_a[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[2] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[2].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:87152 side: (TOP,) (6,8,0)0))                                                                         0.000     1.894
| (CHANX:106416 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.955
| (CHANY:110991 L4 length:1 (6,8,0)-> (6,8,0))                                                                0.119     2.074
| (CHANX:105744 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.135
| (CHANY:111343 L4 length:4 (7,7,0)-> (7,4,0))                                                                0.119     2.254
| (IPIN:54519 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.355
| (intra 'bram' routing)                                                                                      0.000     2.355
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[2] (RS_TDP36K at (7,5))                       0.000     2.355
data arrival time                                                                                                       2.355

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.355
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.799


#Path 93
Startpoint: wd_a[12].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[12].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87162 side: (TOP,) (6,8,0)0))                                                                          0.000     1.894
| (CHANX:106452 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     2.013
| (CHANX:106624 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     2.074
| (CHANY:112767 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     2.135
| (CHANX:105731 L4 length:4 (9,7,0)-> (6,7,0))                                                                 0.119     2.254
| (IPIN:54684 side: (TOP,) (7,7,0)0))                                                                          0.101     2.355
| (intra 'bram' routing)                                                                                       0.000     2.355
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[11] (RS_TDP36K at (7,5))                       0.000     2.355
data arrival time                                                                                                        2.355

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.241     3.154
data required time                                                                                                       3.154
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.154
data arrival time                                                                                                       -2.355
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.799


#Path 94
Startpoint: wd_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[0].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:84334 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.894
| (CHANY:110297 L4 length:2 (5,8,0)-> (5,7,0))                                                                0.119     2.013
| (CHANX:104986 L4 length:4 (6,6,0)-> (9,6,0))                                                                0.119     2.132
| (CHANY:111249 L4 length:4 (7,6,0)-> (7,3,0))                                                                0.119     2.251
| (IPIN:54506 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.352
| (intra 'bram' routing)                                                                                      0.000     2.352
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[0] (RS_TDP36K at (7,5))                       0.000     2.352
data arrival time                                                                                                       2.352

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.352
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.802


#Path 95
Startpoint: wd_a[7].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[7] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[7].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:87157 side: (TOP,) (6,8,0)0))                                                                         0.000     1.894
| (CHANX:106474 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     2.013
| (CHANY:111389 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     2.132
| (CHANY:111255 L4 length:4 (7,6,0)-> (7,3,0))                                                                0.119     2.251
| (IPIN:54643 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.352
| (intra 'bram' routing)                                                                                      0.000     2.352
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[7] (RS_TDP36K at (7,5))                       0.000     2.352
data arrival time                                                                                                       2.352

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.241     3.154
data required time                                                                                                      3.154
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.154
data arrival time                                                                                                      -2.352
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.802


#Path 96
Startpoint: wd_b[14].inpad[0] (.input at (1,2) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[13] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_b[14].inpad[0] (.input at (1,2))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:30247 side: (TOP,) (1,2,0)0))                                                                          0.000     1.894
| (CHANX:101598 L1 length:1 (1,2,0)-> (1,2,0))                                                                 0.061     1.955
| (CHANY:107618 L4 length:4 (1,3,0)-> (1,6,0))                                                                 0.119     2.074
| (CHANX:103272 L4 length:4 (2,4,0)-> (5,4,0))                                                                 0.119     2.193
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                 0.061     2.254
| (CHANX:104130 L4 length:4 (4,5,0)-> (7,5,0))                                                                 0.119     2.373
| (IPIN:54493 side: (TOP,) (7,5,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[13] (RS_TDP36K at (7,5))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.099     3.296
data required time                                                                                                       3.296
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.296
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.822


#Path 97
Startpoint: wd_b[9].inpad[0] (.input at (3,1) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[8] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[9].inpad[0] (.input at (3,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:7200 side: (TOP,) (3,1,0)0))                                                                          0.000     1.894
| (CHANX:101104 L4 length:4 (3,1,0)-> (6,1,0))                                                                0.119     2.013
| (CHANY:110576 L4 length:4 (6,2,0)-> (6,5,0))                                                                0.119     2.132
| (CHANX:102802 L1 length:1 (7,3,0)-> (7,3,0))                                                                0.061     2.193
| (CHANY:111342 L4 length:4 (7,4,0)-> (7,7,0))                                                                0.119     2.312
| (CHANX:105745 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.373
| (IPIN:54670 side: (TOP,) (7,7,0)0))                                                                         0.101     2.474
| (intra 'bram' routing)                                                                                      0.000     2.474
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[8] (RS_TDP36K at (7,5))                       0.000     2.474
data arrival time                                                                                                       2.474

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.099     3.296
data required time                                                                                                      3.296
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.296
data arrival time                                                                                                      -2.474
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.822


#Path 98
Startpoint: wd_b[11].inpad[0] (.input at (5,1) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[10] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_b[11].inpad[0] (.input at (5,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:12966 side: (TOP,) (5,1,0)0))                                                                          0.000     1.894
| (CHANX:101260 L4 length:4 (5,1,0)-> (8,1,0))                                                                 0.119     2.013
| (CHANX:101284 L1 length:1 (6,1,0)-> (6,1,0))                                                                 0.061     2.074
| (CHANY:110588 L4 length:4 (6,2,0)-> (6,5,0))                                                                 0.119     2.193
| (CHANY:110710 L4 length:4 (6,4,0)-> (6,7,0))                                                                 0.119     2.312
| (CHANX:105766 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     2.373
| (IPIN:54681 side: (TOP,) (7,7,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[10] (RS_TDP36K at (7,5))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.099     3.296
data required time                                                                                                       3.296
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.296
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.822


#Path 99
Startpoint: wd_b[10].inpad[0] (.input at (3,1) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[9] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[10].inpad[0] (.input at (3,1))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:7261 side: (RIGHT,) (3,1,0)0))                                                                        0.000     1.894
| (CHANY:108690 L4 length:3 (3,1,0)-> (3,3,0))                                                                0.119     2.013
| (CHANY:108796 L1 length:1 (3,3,0)-> (3,3,0))                                                                0.061     2.074
| (CHANX:102656 L4 length:4 (4,3,0)-> (7,3,0))                                                                0.119     2.193
| (CHANY:110724 L4 length:4 (6,4,0)-> (6,7,0))                                                                0.119     2.312
| (CHANX:105752 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.373
| (IPIN:54690 side: (TOP,) (7,7,0)0))                                                                         0.101     2.474
| (intra 'bram' routing)                                                                                      0.000     2.474
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[9] (RS_TDP36K at (7,5))                       0.000     2.474
data arrival time                                                                                                       2.474

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.099     3.296
data required time                                                                                                      3.296
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.296
data arrival time                                                                                                      -2.474
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.822


#Path 100
Startpoint: addr_b[2].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[6] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[2].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.894     1.894
| (OPIN:92914 side: (TOP,) (8,8,0)0))                                                                        0.000     1.894
| (CHANX:106389 L4 length:4 (8,8,0)-> (5,8,0))                                                               0.119     2.013
| (CHANX:106493 L1 length:1 (7,8,0)-> (7,8,0))                                                               0.061     2.074
| (CHANY:110797 L4 length:4 (6,8,0)-> (6,5,0))                                                               0.119     2.193
| (CHANX:105030 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.254
| (IPIN:54607 side: (TOP,) (7,6,0)0))                                                                        0.101     2.355
| (intra 'bram' routing)                                                                                     0.000     2.355
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[6] (RS_TDP36K at (7,5))                       0.000     2.355
data arrival time                                                                                                      2.355

clock clock1 (rise edge)                                                                                     2.500     2.500
clock source latency                                                                                         0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                            0.000     2.500
| (intra 'io' routing)                                                                                       0.894     3.394
| (inter-block routing:global net)                                                                           0.000     3.394
| (intra 'bram' routing)                                                                                     0.000     3.394
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                        0.000     3.394
clock uncertainty                                                                                            0.000     3.394
cell setup time                                                                                             -0.212     3.182
data required time                                                                                                     3.182
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     3.182
data arrival time                                                                                                     -2.355
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.828


#End of timing report
