Line 206: [RFCTRL] tRfCtrl_dbgPrt_SPI1: ul_sfn %d, ul_slot %d, UpPchShift %d, arbitor1_base %d, arbitor2_base %d, arbitor3_base %d
Line 207: [RFCTRL] tRfCtrl_dbgPrt_SPI1: dbg_on0 %d, dbg_off0 %d, dbg_on1 %d, dbg_off1 %d, dbg_main3 0x%x
Line 208: [RFCTRL] tRfCtrl_dbgPrt_SPI1: dbg_main0 0x%x, dbg_main1 0x%x, dbg_main2 0x%x, pgc_gain_spi_word 0x%x, ts_en_bitmap_dsp_TS %d, ts_en_bitmap_dsp_TS0UPpCh %d, tx_data_mode %d
Line 212: RFCTRL] tRfCtrl_dbgPrt_SPI1: SINGLE_GEN_MASK 0x%x, BURST_GEN_MASK0 0x%x, WORD_NUMBER_TRIGGER0 0x%x, WORD_NUMBER_TRIGGER1 0x%x 
Line 228: [RFCTRL] tRfCtrl_dbgPrt_SPI1: ul_sfn %d, ul_slot %d, UpPchShift %d
Line 229: [RFCTRL] tRfCtrl_dbgPrt_SPI1: dbg_on0 %d, dbg_off0 %d, dbg_on1 %d, dbg_off1 %d
Line 230: [RFCTRL] tRfCtrl_dbgPrt_SPI1: rfctrl_tx 0x%x, tickgen_tx0_apt_clr23 0x%x, on_off2_word 0x%x, on_off3_word 0x%x
Line 249: [RFCTRL] tRfCtrl_dbgPrt_PA1: dbg_main0 0x%x, dbg_main1 0x%x, dbg_main2 0x%x, pgc_gain_spi_word 0x%x
Line 250: [RFCTRL] tRfCtrl_dbgPrt_PA1: dbg_paon0 %d, dbg_paon1 %d, dbg_paoff0 %d, dbg_paoff1 %d
Line 251: [RFCTRL] tRfCtrl_dbgPrt_PA1: dbg_pamode_on0 %d, dbg_pamode_on1 %d, dbg_pamode_off0 %d, dbg_pamode_off1 %d
Line 270: [RFCTRL] tRfCtrl_dbgPrt_MIPI1: dbg_main0 0x%x, dbg_main1 0x%x, dbg_main2 0x%x, pgc_gain_spi_word 0x%x
Line 271: [RFCTRL] tRfCtrl_dbgPrt_MIPI1: dbg_mipion0 %d, dbg_mipion1 %d, dbg_mipioff0 %d, dbg_mipioff1 %d
Line 272: [RFCTRL] tRfCtrl_dbgPrt_MIPI1: dbg_sm_spion0 %d, dbg_sm_spion1 %d, dbg_sm_spioff0 %d, dbg_sm_spioff1 %d
Line 289: [RFCTRL] tRfCtrl_dbgPrt_PD: dbg_main0 0x%x, dbg_main1 0x%x, dbg_main2 0x%x, dbg_main3 0x%x, pgc_gain_spi_word 0x%x
Line 290: [RFCTRL] tRfCtrl_dbgPrt_PD: dbg_pdon0 %d, dbg_pdon1 %d, dbg_pdoff0 %d, dbg_pdoff1 %d 
Line 333: ReadSWFemsif1 read fail %d
Line 344: ReadSWFemsif0 read fail %d
Line 355: [RFCTRL] mipi_read_type: 0x%x, mipi_sel: 0x%x, mipi_path: 0x%x, mipi_wr_val: 0x%x 
Line 363: ReadSWFemsif1 read fail %d
Line 376: ReadSWFemsif0 read fail %d
Line 388: [RFCTRL] PAM mipi_read_val: 0x%x, TCU timing %d
Line 392: [RFCTRL] SM mipi_read_val: 0x%x, TCU timing %d
Line 396: [RFCTRL] FEM mipi_read_val: 0x%x, TCU timing %d
Line 400: [RFCTRL] LNA mipi_read_val: 0x%x, TCU timing %d
Line 537: [RFCTRL] tx_pow OFF [SbfCnt %d] [Tx_pow %d] [pgc_gain_spi_word 0x%x] [pgc_gain_spi_add 0x%X] [apt_dac_mipi_word 0x%x]
Line 552: [RFCTRL] TX Power Control: [SbfCnt=%4d], [Tx_pow=%d] spi_warmup %d pam warmup %d sm warmup %d
Line 606: [RFCTRL] tx_pow %d PA MODE[%d] ri_low %d ri_mid %d fa_mid %d fa_high %d 
Line 625: [RFCTRL] iPD control: stage0 %d, stage1 %d stage2 %d stage3 %d
Line 626: [RFCTRL] iPD control: [SbfCnt=%4d], tx_pow %d spi_word 0x%x pre_stage_sel %d, post_stage_sel %d, atten_word 0x%x
Line 713: [RFCTRL] tx_pow [%d] int [%d] index [%i] pgc_gain_spi_word [0x%x] pgc_gain_spi_addr [0x%X] apt_dac_mipi_word [0x%x]
Line 731: [RFCTRL] ul_slot [%d] dgc_pow [%d] DecPwr [%d] Max_offset [%d] index [%d] dgc_wr_val [%d], 
Line 1636: [BurstSpeedy_WordNum] ULRegSet %d :: trigger0 0x%x, trigger1 0x%x, trigger2 0x%x, s0 %d, s1 %d, s2 %d
Line 1717: [BurstSpeedy Set] source %d, data_num_set %d, target_offset %d, source_offset %d
Line 1885: [tRfCtrl_MIPI_init] READ 0x%x WRITE 0x%x
Line 1914: [tRfCtrl_Tickgen_reset_UpPCH] TX0_RFIC_SPI_ON1_EN 0x%x 
Line 1969: [Set_PAM] mipi_sel [0x%x] pamode[%d] [0x%x] biasNum [%d] pabias [0x%x] [0x%x] patrigger [0x%x]
Line 1980: [Set_Speedy] pgc_gain_spi_word 0x%x speedy_atten_word 0x%x 
Line 1990: [Set_SM] mipi_sel 0x%x sm_word 0x%x 
Line 2014: [HiSpeedy Cfg] HiSpd_Trig_Mask0 0x%X On0Base %d Off0Base %d On1Base %d Off1Base %d
Line 2053: [HiSpeedy Data] srcType %d gain_data 0x%X gain_addr 0x%X HiSpd_Src_Size0 0x%X
Line 2095: [Burst Speedy Set] SINGLE_GEN_MASK 0x%x, BURST_GEN_MASK0 0x%x, WORD_NUMBER_TRIGGER0 0x%x, WORD_NUMBER_TRIGGER1 0x%x, ARB0_MASK_A 0x%x 
Line 2137: DBG ARBIT SET :: rf_set %d, mipi_word_num %d, mipi_word_num_pam %d, mipi_word_num_sm %d
Line 2182: DBG MIPI Data :: mipi_path_num %d, state(1:on 0:off) %d, start %d, end %d, i %d, mipi_word 0x%x
Line 2351: DBG SM MIPI setting Error !!!!! :: rf_set %d
Line 2474: Mutex: Input Error. p0=%d p1=%d
Line 2528: [FBRX] DCR state %d [0:Hold 1:Resume], RFD_DCR_ACCUM_VALUE_ANT12 0x%X, RFD_DCR_ACCUM_OVERRIDE_ANT12 0x%X
Line 2552: (Warning-RFCTRL) SPI Write FIFO not Cleared!! swSpiAddr[0x%X]
Line 2585: (Warning-RFCTRL) SPI Read FIFO not Cleared!! swSpiAddr[0x%X] step[%d]
Line 2609: (Warning-RFCTRL) RFIC not response swSpiAddr[0x%X]
