

================================================================
== Vitis HLS Report for 'loop_pipeline'
================================================================
* Date:           Tue Mar 28 15:55:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        LoopPipeline
* Solution:       solution_default (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.137 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      405|      405|  4.050 us|  4.050 us|  406|  406|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I_LOOP_J  |      403|      403|         5|          1|          1|   400|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|     76|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     93|    -|
|Register         |        -|   -|     68|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|     68|    169|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   1|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5ns_5s_20s_20_4_1_U1  |mac_muladd_5ns_5s_20s_20_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_164_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln24_fu_117_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln25_fu_145_p2       |         +|   0|  0|  13|           5|           1|
    |icmp_ln24_fu_111_p2      |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln25_fu_126_p2      |      icmp|   0|  0|   9|           5|           5|
    |select_ln21_1_fu_170_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln21_fu_132_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  76|          38|          25|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   20|         40|
    |empty_fu_52              |   9|          2|   20|         40|
    |grp_load_fu_81_p1        |  13|          3|   20|         60|
    |i_fu_60                  |   9|          2|    5|         10|
    |indvar_flatten_fu_64     |   9|          2|    9|         18|
    |j_fu_56                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         21|   82|        186|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_V                    |  20|   0|   20|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |empty_fu_52              |  20|   0|   20|          0|
    |i_fu_60                  |   5|   0|    5|          0|
    |icmp_ln25_reg_240        |   1|   0|    1|          0|
    |indvar_flatten_fu_64     |   9|   0|    9|          0|
    |j_fu_56                  |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  68|   0|   68|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_return   |  out|   20|  ap_ctrl_hs|  loop_pipeline|  return value|
|A_address0  |  out|    5|   ap_memory|              A|         array|
|A_ce0       |  out|    1|   ap_memory|              A|         array|
|A_q0        |   in|    5|   ap_memory|              A|         array|
+------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 0"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [LoopPipeline/loop_pipeline.cpp:19]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%acc_V_load = load i20 %acc_V"   --->   Operation 16 'load' 'acc_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln24 = store i9 0, i9 %indvar_flatten" [LoopPipeline/loop_pipeline.cpp:24]   --->   Operation 17 'store' 'store_ln24' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln24 = store i5 0, i5 %i" [LoopPipeline/loop_pipeline.cpp:24]   --->   Operation 18 'store' 'store_ln24' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln24 = store i5 0, i5 %j" [LoopPipeline/loop_pipeline.cpp:24]   --->   Operation 19 'store' 'store_ln24' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln24 = store i20 %acc_V_load, i20 %empty" [LoopPipeline/loop_pipeline.cpp:24]   --->   Operation 20 'store' 'store_ln24' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [LoopPipeline/loop_pipeline.cpp:24]   --->   Operation 21 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.13>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [LoopPipeline/loop_pipeline.cpp:24]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%icmp_ln24 = icmp_eq  i9 %indvar_flatten_load, i9 400" [LoopPipeline/loop_pipeline.cpp:24]   --->   Operation 24 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.11ns)   --->   "%add_ln24 = add i9 %indvar_flatten_load, i9 1" [LoopPipeline/loop_pipeline.cpp:24]   --->   Operation 25 'add' 'add_ln24' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc4, void %for.end6" [LoopPipeline/loop_pipeline.cpp:24]   --->   Operation 26 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [LoopPipeline/loop_pipeline.cpp:25]   --->   Operation 27 'load' 'j_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.44ns)   --->   "%icmp_ln25 = icmp_eq  i5 %j_load, i5 20" [LoopPipeline/loop_pipeline.cpp:25]   --->   Operation 28 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.21ns)   --->   "%select_ln21 = select i1 %icmp_ln25, i5 0, i5 %j_load" [LoopPipeline/loop_pipeline.cpp:21]   --->   Operation 29 'select' 'select_ln21' <Predicate = (!icmp_ln24)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %select_ln21" [LoopPipeline/loop_pipeline.cpp:21]   --->   Operation 30 'zext' 'j_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i5 %A, i64 0, i64 %j_cast"   --->   Operation 31 'getelementptr' 'A_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.15ns)   --->   "%A_load = load i5 %A_addr"   --->   Operation 32 'load' 'A_load' <Predicate = (!icmp_ln24)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 33 [1/1] (1.86ns)   --->   "%add_ln25 = add i5 %select_ln21, i5 1" [LoopPipeline/loop_pipeline.cpp:25]   --->   Operation 33 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln25 = store i9 %add_ln24, i9 %indvar_flatten" [LoopPipeline/loop_pipeline.cpp:25]   --->   Operation 34 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.61>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln25 = store i5 %add_ln25, i5 %j" [LoopPipeline/loop_pipeline.cpp:25]   --->   Operation 35 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 4.68>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [LoopPipeline/loop_pipeline.cpp:24]   --->   Operation 36 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.86ns)   --->   "%add_ln24_1 = add i5 %i_load, i5 1" [LoopPipeline/loop_pipeline.cpp:24]   --->   Operation 37 'add' 'add_ln24_1' <Predicate = (icmp_ln25)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.21ns)   --->   "%select_ln21_1 = select i1 %icmp_ln25, i5 %add_ln24_1, i5 %i_load" [LoopPipeline/loop_pipeline.cpp:21]   --->   Operation 38 'select' 'select_ln21_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %select_ln21_1" [LoopPipeline/loop_pipeline.cpp:21]   --->   Operation 39 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (2.15ns)   --->   "%A_load = load i5 %A_addr"   --->   Operation 40 'load' 'A_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln840 = sext i5 %A_load"   --->   Operation 41 'sext' 'sext_ln840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [3/3] (1.45ns) (grouped into DSP with root node add_ln840)   --->   "%mul_ln840 = mul i10 %zext_ln21, i10 %sext_ln840"   --->   Operation 42 'mul' 'mul_ln840' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln25 = store i5 %select_ln21_1, i5 %i" [LoopPipeline/loop_pipeline.cpp:25]   --->   Operation 43 'store' 'store_ln25' <Predicate = true> <Delay = 1.61>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 44 [2/3] (1.45ns) (grouped into DSP with root node add_ln840)   --->   "%mul_ln840 = mul i10 %zext_ln21, i10 %sext_ln840"   --->   Operation 44 'mul' 'mul_ln840' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_load = load i20 %empty"   --->   Operation 45 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/3] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%mul_ln840 = mul i10 %zext_ln21, i10 %sext_ln840"   --->   Operation 46 'mul' 'mul_ln840' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%sext_ln840_1 = sext i10 %mul_ln840"   --->   Operation 47 'sext' 'sext_ln840_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840 = add i20 %sext_ln840_1, i20 %p_load"   --->   Operation 48 'add' 'add_ln840' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.71>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_I_LOOP_J_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 50 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [LoopPipeline/loop_pipeline.cpp:21]   --->   Operation 52 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840 = add i20 %sext_ln840_1, i20 %p_load"   --->   Operation 53 'add' 'add_ln840' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 54 [1/1] (1.61ns)   --->   "%store_ln25 = store i20 %add_ln840, i20 %empty" [LoopPipeline/loop_pipeline.cpp:25]   --->   Operation 54 'store' 'store_ln25' <Predicate = true> <Delay = 1.61>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc" [LoopPipeline/loop_pipeline.cpp:25]   --->   Operation 55 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%p_load5 = load i20 %empty" [LoopPipeline/loop_pipeline.cpp:30]   --->   Operation 56 'load' 'p_load5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln840 = store i20 %p_load5, i20 %acc_V"   --->   Operation 57 'store' 'store_ln840' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln30 = ret i20 %p_load5" [LoopPipeline/loop_pipeline.cpp:30]   --->   Operation 58 'ret' 'ret_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (alloca           ) [ 01111111]
j                   (alloca           ) [ 01111110]
i                   (alloca           ) [ 01111110]
indvar_flatten      (alloca           ) [ 01111110]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
spectopmodule_ln19  (spectopmodule    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
acc_V_load          (load             ) [ 00000000]
store_ln24          (store            ) [ 00000000]
store_ln24          (store            ) [ 00000000]
store_ln24          (store            ) [ 00000000]
store_ln24          (store            ) [ 00000000]
br_ln24             (br               ) [ 00000000]
indvar_flatten_load (load             ) [ 00000000]
specpipeline_ln0    (specpipeline     ) [ 00000000]
icmp_ln24           (icmp             ) [ 00111110]
add_ln24            (add              ) [ 00000000]
br_ln24             (br               ) [ 00000000]
j_load              (load             ) [ 00000000]
icmp_ln25           (icmp             ) [ 00110000]
select_ln21         (select           ) [ 00000000]
j_cast              (zext             ) [ 00000000]
A_addr              (getelementptr    ) [ 00110000]
add_ln25            (add              ) [ 00000000]
store_ln25          (store            ) [ 00000000]
store_ln25          (store            ) [ 00000000]
i_load              (load             ) [ 00000000]
add_ln24_1          (add              ) [ 00000000]
select_ln21_1       (select           ) [ 00000000]
zext_ln21           (zext             ) [ 00101100]
A_load              (load             ) [ 00000000]
sext_ln840          (sext             ) [ 00101100]
store_ln25          (store            ) [ 00000000]
p_load              (load             ) [ 00100010]
mul_ln840           (mul              ) [ 00000000]
sext_ln840_1        (sext             ) [ 00100010]
specloopname_ln0    (specloopname     ) [ 00000000]
empty_6             (speclooptripcount) [ 00000000]
specpipeline_ln0    (specpipeline     ) [ 00000000]
specloopname_ln21   (specloopname     ) [ 00000000]
add_ln840           (add              ) [ 00000000]
store_ln25          (store            ) [ 00000000]
br_ln25             (br               ) [ 00000000]
p_load5             (load             ) [ 00000000]
store_ln840         (store            ) [ 00000000]
ret_ln30            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_I_LOOP_J_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="empty_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="0"/>
<pin id="77" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="20" slack="2"/>
<pin id="83" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/5 p_load5/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="acc_V_load_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="20" slack="0"/>
<pin id="86" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln24_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln24_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln24_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="5" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln24_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="20" slack="0"/>
<pin id="105" dir="0" index="1" bw="20" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="1"/>
<pin id="110" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln24_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln24_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="j_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="1"/>
<pin id="125" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln25_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln21_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="j_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln25_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln25_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="1"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln25_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="1"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="2"/>
<pin id="163" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln24_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln21_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln21_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln840_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln840/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln25_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="2"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln25_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="20" slack="0"/>
<pin id="192" dir="0" index="1" bw="20" slack="5"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln840_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="20" slack="0"/>
<pin id="196" dir="0" index="1" bw="20" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln840/7 "/>
</bind>
</comp>

<comp id="200" class="1007" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="0" index="2" bw="20" slack="0"/>
<pin id="204" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln840/3 sext_ln840_1/5 add_ln840/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="empty_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="20" slack="0"/>
<pin id="211" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="216" class="1005" name="j_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="223" class="1005" name="i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="230" class="1005" name="indvar_flatten_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln25_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="245" class="1005" name="A_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="1"/>
<pin id="247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="zext_ln21_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="1"/>
<pin id="252" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="255" class="1005" name="sext_ln840_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="1"/>
<pin id="257" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln840 "/>
</bind>
</comp>

<comp id="260" class="1005" name="p_load_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="20" slack="1"/>
<pin id="262" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="84" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="108" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="123" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="149"><net_src comp="132" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="117" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="145" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="161" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="75" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="170" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="198"><net_src comp="81" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="177" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="181" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="81" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="212"><net_src comp="52" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="219"><net_src comp="56" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="226"><net_src comp="60" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="233"><net_src comp="64" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="243"><net_src comp="126" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="248"><net_src comp="68" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="253"><net_src comp="177" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="258"><net_src comp="181" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="263"><net_src comp="81" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="200" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_V | {7 }
 - Input state : 
	Port: loop_pipeline : A | {2 3 }
	Port: loop_pipeline : acc_V | {1 }
  - Chain level:
	State 1
		store_ln24 : 1
		store_ln24 : 1
		store_ln24 : 1
		store_ln24 : 1
	State 2
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		icmp_ln25 : 1
		select_ln21 : 2
		j_cast : 3
		A_addr : 4
		A_load : 5
		add_ln25 : 3
		store_ln25 : 2
		store_ln25 : 4
	State 3
		add_ln24_1 : 1
		select_ln21_1 : 2
		zext_ln21 : 3
		sext_ln840 : 1
		mul_ln840 : 4
		store_ln25 : 3
	State 4
	State 5
		sext_ln840_1 : 1
		add_ln840 : 2
	State 6
		store_ln25 : 1
	State 7
		store_ln840 : 1
		ret_ln30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln24_fu_117   |    0    |    0    |    16   |
|    add   |    add_ln25_fu_145   |    0    |    0    |    13   |
|          |   add_ln24_1_fu_164  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln24_fu_111   |    0    |    0    |    11   |
|          |   icmp_ln25_fu_126   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln21_fu_132  |    0    |    0    |    5    |
|          | select_ln21_1_fu_170 |    0    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_200      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |     j_cast_fu_140    |    0    |    0    |    0    |
|          |   zext_ln21_fu_177   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln840_fu_181  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |    72   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_245    |    5   |
|     empty_reg_209    |   20   |
|       i_reg_223      |    5   |
|   icmp_ln25_reg_240  |    1   |
|indvar_flatten_reg_230|    9   |
|       j_reg_216      |    5   |
|    p_load_reg_260    |   20   |
|  sext_ln840_reg_255  |   10   |
|   zext_ln21_reg_250  |   10   |
+----------------------+--------+
|         Total        |   85   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_200    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_200    |  p1  |   3  |   5  |   15   ||    13   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   35   || 4.86243 ||    31   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   72   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   31   |
|  Register |    -   |    -   |   85   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   85   |   103  |
+-----------+--------+--------+--------+--------+
