// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SplittedSRAMTemplate_23(
  input        clock,
  input        reset,
  input        io_r_req_valid,
  input  [8:0] io_r_req_bits_setIdx,
  output [1:0] io_r_resp_data_0,
  output [1:0] io_r_resp_data_1,
  output [1:0] io_r_resp_data_2,
  output [1:0] io_r_resp_data_3,
  input        io_w_req_valid,
  input  [8:0] io_w_req_bits_setIdx,
  input  [1:0] io_w_req_bits_data_0,
  input  [1:0] io_w_req_bits_data_1,
  input  [1:0] io_w_req_bits_data_2,
  input  [1:0] io_w_req_bits_data_3,
  input  [3:0] io_w_req_bits_waymask,
  input  [8:0] boreChildrenBd_bore_addr,
  input  [8:0] boreChildrenBd_bore_addr_rd,
  input  [7:0] boreChildrenBd_bore_wdata,
  input  [3:0] boreChildrenBd_bore_wmask,
  input        boreChildrenBd_bore_re,
  input        boreChildrenBd_bore_we,
  output [7:0] boreChildrenBd_bore_rdata,
  input        boreChildrenBd_bore_ack,
  input        boreChildrenBd_bore_selectedOH,
  input  [6:0] boreChildrenBd_bore_array,
  input  [8:0] boreChildrenBd_bore_1_addr,
  input  [8:0] boreChildrenBd_bore_1_addr_rd,
  input  [7:0] boreChildrenBd_bore_1_wdata,
  input  [3:0] boreChildrenBd_bore_1_wmask,
  input        boreChildrenBd_bore_1_re,
  input        boreChildrenBd_bore_1_we,
  output [7:0] boreChildrenBd_bore_1_rdata,
  input        boreChildrenBd_bore_1_ack,
  input        boreChildrenBd_bore_1_selectedOH,
  input  [6:0] boreChildrenBd_bore_1_array,
  input        sigFromSrams_bore_ram_hold,
  input        sigFromSrams_bore_ram_bypass,
  input        sigFromSrams_bore_ram_bp_clken,
  input        sigFromSrams_bore_ram_aux_clk,
  input        sigFromSrams_bore_ram_aux_ckbp,
  input        sigFromSrams_bore_ram_mcp_hold,
  input        sigFromSrams_bore_cgen,
  input        sigFromSrams_bore_1_ram_hold,
  input        sigFromSrams_bore_1_ram_bypass,
  input        sigFromSrams_bore_1_ram_bp_clken,
  input        sigFromSrams_bore_1_ram_aux_clk,
  input        sigFromSrams_bore_1_ram_aux_ckbp,
  input        sigFromSrams_bore_1_ram_mcp_hold,
  input        sigFromSrams_bore_1_cgen
);

  wire [1:0] _array_1_0_0_io_r_resp_data_0;
  wire [1:0] _array_1_0_0_io_r_resp_data_1;
  wire [1:0] _array_1_0_0_io_r_resp_data_2;
  wire [1:0] _array_1_0_0_io_r_resp_data_3;
  wire [1:0] _array_0_0_0_io_r_resp_data_0;
  wire [1:0] _array_0_0_0_io_r_resp_data_1;
  wire [1:0] _array_0_0_0_io_r_resp_data_2;
  wire [1:0] _array_0_0_0_io_r_resp_data_3;
  reg        ren_vec_1_0;
  reg        ren_vec_1_1;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      ren_vec_1_0 <= 1'h0;
      ren_vec_1_1 <= 1'h0;
    end
    else if (io_r_req_valid) begin
      ren_vec_1_0 <= ~(io_r_req_bits_setIdx[0]);
      ren_vec_1_1 <= io_r_req_bits_setIdx[0];
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        ren_vec_1_0 = _RANDOM[/*Zero width*/ 1'b0][0];
        ren_vec_1_1 = _RANDOM[/*Zero width*/ 1'b0][1];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        ren_vec_1_0 = 1'h0;
        ren_vec_1_1 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMTemplate_64 array_0_0_0 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_r_req_valid & ~(io_r_req_bits_setIdx[0])),
    .io_r_req_bits_setIdx           (io_r_req_bits_setIdx[8:1]),
    .io_r_resp_data_0               (_array_0_0_0_io_r_resp_data_0),
    .io_r_resp_data_1               (_array_0_0_0_io_r_resp_data_1),
    .io_r_resp_data_2               (_array_0_0_0_io_r_resp_data_2),
    .io_r_resp_data_3               (_array_0_0_0_io_r_resp_data_3),
    .io_w_req_valid                 (io_w_req_valid & ~(io_w_req_bits_setIdx[0])),
    .io_w_req_bits_setIdx           (io_w_req_bits_setIdx[8:1]),
    .io_w_req_bits_data_0           (io_w_req_bits_data_0),
    .io_w_req_bits_data_1           (io_w_req_bits_data_1),
    .io_w_req_bits_data_2           (io_w_req_bits_data_2),
    .io_w_req_bits_data_3           (io_w_req_bits_data_3),
    .io_w_req_bits_waymask          (io_w_req_bits_waymask),
    .io_broadcast_ram_hold          (sigFromSrams_bore_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_cgen),
    .boreChildrenBd_bore_addr       (boreChildrenBd_bore_addr),
    .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_addr_rd),
    .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_wdata),
    .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_wmask),
    .boreChildrenBd_bore_re         (boreChildrenBd_bore_re),
    .boreChildrenBd_bore_we         (boreChildrenBd_bore_we),
    .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_rdata),
    .boreChildrenBd_bore_ack        (boreChildrenBd_bore_ack),
    .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_selectedOH),
    .boreChildrenBd_bore_array      (boreChildrenBd_bore_array)
  );
  SRAMTemplate_64 array_1_0_0 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_valid                 (io_r_req_valid & io_r_req_bits_setIdx[0]),
    .io_r_req_bits_setIdx           (io_r_req_bits_setIdx[8:1]),
    .io_r_resp_data_0               (_array_1_0_0_io_r_resp_data_0),
    .io_r_resp_data_1               (_array_1_0_0_io_r_resp_data_1),
    .io_r_resp_data_2               (_array_1_0_0_io_r_resp_data_2),
    .io_r_resp_data_3               (_array_1_0_0_io_r_resp_data_3),
    .io_w_req_valid                 (io_w_req_valid & io_w_req_bits_setIdx[0]),
    .io_w_req_bits_setIdx           (io_w_req_bits_setIdx[8:1]),
    .io_w_req_bits_data_0           (io_w_req_bits_data_0),
    .io_w_req_bits_data_1           (io_w_req_bits_data_1),
    .io_w_req_bits_data_2           (io_w_req_bits_data_2),
    .io_w_req_bits_data_3           (io_w_req_bits_data_3),
    .io_w_req_bits_waymask          (io_w_req_bits_waymask),
    .io_broadcast_ram_hold          (sigFromSrams_bore_1_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_1_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_1_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_1_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_1_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_1_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_1_cgen),
    .boreChildrenBd_bore_addr       (boreChildrenBd_bore_1_addr),
    .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_1_addr_rd),
    .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_1_wdata),
    .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_1_wmask),
    .boreChildrenBd_bore_re         (boreChildrenBd_bore_1_re),
    .boreChildrenBd_bore_we         (boreChildrenBd_bore_1_we),
    .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_1_rdata),
    .boreChildrenBd_bore_ack        (boreChildrenBd_bore_1_ack),
    .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_1_selectedOH),
    .boreChildrenBd_bore_array      (boreChildrenBd_bore_1_array)
  );
  assign io_r_resp_data_0 =
    (ren_vec_1_0 ? _array_0_0_0_io_r_resp_data_0 : 2'h0)
    | (ren_vec_1_1 ? _array_1_0_0_io_r_resp_data_0 : 2'h0);
  assign io_r_resp_data_1 =
    (ren_vec_1_0 ? _array_0_0_0_io_r_resp_data_1 : 2'h0)
    | (ren_vec_1_1 ? _array_1_0_0_io_r_resp_data_1 : 2'h0);
  assign io_r_resp_data_2 =
    (ren_vec_1_0 ? _array_0_0_0_io_r_resp_data_2 : 2'h0)
    | (ren_vec_1_1 ? _array_1_0_0_io_r_resp_data_2 : 2'h0);
  assign io_r_resp_data_3 =
    (ren_vec_1_0 ? _array_0_0_0_io_r_resp_data_3 : 2'h0)
    | (ren_vec_1_1 ? _array_1_0_0_io_r_resp_data_3 : 2'h0);
endmodule

