# UART-Verification-using-System-Verilog
This project designs and verifies a UART communication protocol using System Verilog, featuring a UVM-like testbench for automated, reliable data transmission and reception verification.
