Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Sep 19 11:16:02 2018
| Host         : LAPTOP-JAN9HU1P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file taxi_top_timing_summary_routed.rpt -rpx taxi_top_timing_summary_routed.rpx
| Design       : taxi_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 83 register/latch pins with no clock driven by root clock pin: clk100 (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dis/fre_div_reg[18]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 202 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.751        0.000                      0                   81        0.212        0.000                      0                   81        3.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
sc/u_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sc/u_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        15.751        0.000                      0                   81        0.212        0.000                      0                   81        9.500        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sc/u_clk/inst/clk_in1
  To Clock:  sc/u_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sc/u_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sc/u_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.751ns  (required time - arrival time)
  Source:                 sc/u_xadc/XADC_INST/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/decimal33/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.328ns (35.580%)  route 2.404ns (64.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.520 - 20.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.575     1.575    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.534     1.534    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     2.738 r  sc/u_xadc/XADC_INST/DRDY
                         net (fo=7, routed)           1.197     3.935    sc/u_xadc/drdy
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.059 r  sc/u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=13, routed)          1.208     5.266    sc/u_xadc_n_43
    DSP48_X0Y27          DSP48E1                                      r  sc/decimal33/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.457    21.457    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.520    21.520    sc/dclk_bufg
    DSP48_X0Y27          DSP48E1                                      r  sc/decimal33/CLK
                         clock pessimism              0.078    21.599    
                         clock uncertainty           -0.084    21.515    
    DSP48_X0Y27          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    21.018    sc/decimal33
  -------------------------------------------------------------------
                         required time                         21.018    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                 15.751    

Slack (MET) :             16.141ns  (required time - arrival time)
  Source:                 sc/u_xadc/XADC_INST/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/MEASURED_AUX1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.328ns (37.515%)  route 2.212ns (62.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 21.426 - 20.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.575     1.575    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.534     1.534    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     2.738 r  sc/u_xadc/XADC_INST/DRDY
                         net (fo=7, routed)           1.197     3.935    sc/u_xadc/drdy
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.059 r  sc/u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=13, routed)          1.015     5.074    sc/u_xadc/E[0]
    SLICE_X13Y72         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.457    21.457    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.426    21.426    sc/u_xadc/dclk_bufg
    SLICE_X13Y72         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[4]/C
                         clock pessimism              0.078    21.504    
                         clock uncertainty           -0.084    21.420    
    SLICE_X13Y72         FDRE (Setup_fdre_C_CE)      -0.205    21.215    sc/u_xadc/MEASURED_AUX1_reg[4]
  -------------------------------------------------------------------
                         required time                         21.215    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                 16.141    

Slack (MET) :             16.141ns  (required time - arrival time)
  Source:                 sc/u_xadc/XADC_INST/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/MEASURED_AUX1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.328ns (37.515%)  route 2.212ns (62.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 21.426 - 20.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.575     1.575    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.534     1.534    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     2.738 r  sc/u_xadc/XADC_INST/DRDY
                         net (fo=7, routed)           1.197     3.935    sc/u_xadc/drdy
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.059 r  sc/u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=13, routed)          1.015     5.074    sc/u_xadc/E[0]
    SLICE_X13Y72         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.457    21.457    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.426    21.426    sc/u_xadc/dclk_bufg
    SLICE_X13Y72         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[5]/C
                         clock pessimism              0.078    21.504    
                         clock uncertainty           -0.084    21.420    
    SLICE_X13Y72         FDRE (Setup_fdre_C_CE)      -0.205    21.215    sc/u_xadc/MEASURED_AUX1_reg[5]
  -------------------------------------------------------------------
                         required time                         21.215    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                 16.141    

Slack (MET) :             16.141ns  (required time - arrival time)
  Source:                 sc/u_xadc/XADC_INST/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/MEASURED_AUX1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.328ns (37.515%)  route 2.212ns (62.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 21.426 - 20.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.575     1.575    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.534     1.534    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     2.738 r  sc/u_xadc/XADC_INST/DRDY
                         net (fo=7, routed)           1.197     3.935    sc/u_xadc/drdy
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.059 r  sc/u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=13, routed)          1.015     5.074    sc/u_xadc/E[0]
    SLICE_X13Y72         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.457    21.457    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.426    21.426    sc/u_xadc/dclk_bufg
    SLICE_X13Y72         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[6]/C
                         clock pessimism              0.078    21.504    
                         clock uncertainty           -0.084    21.420    
    SLICE_X13Y72         FDRE (Setup_fdre_C_CE)      -0.205    21.215    sc/u_xadc/MEASURED_AUX1_reg[6]
  -------------------------------------------------------------------
                         required time                         21.215    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                 16.141    

Slack (MET) :             16.141ns  (required time - arrival time)
  Source:                 sc/u_xadc/XADC_INST/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/MEASURED_AUX1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.328ns (37.515%)  route 2.212ns (62.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 21.426 - 20.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.575     1.575    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.534     1.534    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     2.738 r  sc/u_xadc/XADC_INST/DRDY
                         net (fo=7, routed)           1.197     3.935    sc/u_xadc/drdy
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.059 r  sc/u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=13, routed)          1.015     5.074    sc/u_xadc/E[0]
    SLICE_X13Y72         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.457    21.457    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.426    21.426    sc/u_xadc/dclk_bufg
    SLICE_X13Y72         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[7]/C
                         clock pessimism              0.078    21.504    
                         clock uncertainty           -0.084    21.420    
    SLICE_X13Y72         FDRE (Setup_fdre_C_CE)      -0.205    21.215    sc/u_xadc/MEASURED_AUX1_reg[7]
  -------------------------------------------------------------------
                         required time                         21.215    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                 16.141    

Slack (MET) :             16.427ns  (required time - arrival time)
  Source:                 sc/u_xadc/XADC_INST/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/MEASURED_AUX1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 1.328ns (40.396%)  route 1.959ns (59.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 21.423 - 20.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.575     1.575    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.534     1.534    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     2.738 r  sc/u_xadc/XADC_INST/DRDY
                         net (fo=7, routed)           1.197     3.935    sc/u_xadc/drdy
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.059 r  sc/u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=13, routed)          0.763     4.821    sc/u_xadc/E[0]
    SLICE_X12Y74         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.457    21.457    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.423    21.423    sc/u_xadc/dclk_bufg
    SLICE_X12Y74         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[13]/C
                         clock pessimism              0.078    21.501    
                         clock uncertainty           -0.084    21.417    
    SLICE_X12Y74         FDRE (Setup_fdre_C_CE)      -0.169    21.248    sc/u_xadc/MEASURED_AUX1_reg[13]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                 16.427    

Slack (MET) :             16.427ns  (required time - arrival time)
  Source:                 sc/u_xadc/XADC_INST/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/MEASURED_AUX1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 1.328ns (40.396%)  route 1.959ns (59.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 21.423 - 20.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.575     1.575    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.534     1.534    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     2.738 r  sc/u_xadc/XADC_INST/DRDY
                         net (fo=7, routed)           1.197     3.935    sc/u_xadc/drdy
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.059 r  sc/u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=13, routed)          0.763     4.821    sc/u_xadc/E[0]
    SLICE_X12Y74         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.457    21.457    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.423    21.423    sc/u_xadc/dclk_bufg
    SLICE_X12Y74         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[14]/C
                         clock pessimism              0.078    21.501    
                         clock uncertainty           -0.084    21.417    
    SLICE_X12Y74         FDRE (Setup_fdre_C_CE)      -0.169    21.248    sc/u_xadc/MEASURED_AUX1_reg[14]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                 16.427    

Slack (MET) :             16.427ns  (required time - arrival time)
  Source:                 sc/u_xadc/XADC_INST/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/MEASURED_AUX1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 1.328ns (40.396%)  route 1.959ns (59.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 21.423 - 20.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.575     1.575    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.534     1.534    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     2.738 r  sc/u_xadc/XADC_INST/DRDY
                         net (fo=7, routed)           1.197     3.935    sc/u_xadc/drdy
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.059 r  sc/u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=13, routed)          0.763     4.821    sc/u_xadc/E[0]
    SLICE_X12Y74         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.457    21.457    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.423    21.423    sc/u_xadc/dclk_bufg
    SLICE_X12Y74         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[15]/C
                         clock pessimism              0.078    21.501    
                         clock uncertainty           -0.084    21.417    
    SLICE_X12Y74         FDRE (Setup_fdre_C_CE)      -0.169    21.248    sc/u_xadc/MEASURED_AUX1_reg[15]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                 16.427    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 sc/u_xadc/XADC_INST/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/MEASURED_AUX1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.328ns (40.646%)  route 1.939ns (59.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 21.425 - 20.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.575     1.575    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.534     1.534    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     2.738 r  sc/u_xadc/XADC_INST/DRDY
                         net (fo=7, routed)           1.197     3.935    sc/u_xadc/drdy
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.059 r  sc/u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=13, routed)          0.743     4.801    sc/u_xadc/E[0]
    SLICE_X14Y73         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.457    21.457    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.425    21.425    sc/u_xadc/dclk_bufg
    SLICE_X14Y73         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[9]/C
                         clock pessimism              0.078    21.503    
                         clock uncertainty           -0.084    21.419    
    SLICE_X14Y73         FDRE (Setup_fdre_C_CE)      -0.169    21.250    sc/u_xadc/MEASURED_AUX1_reg[9]
  -------------------------------------------------------------------
                         required time                         21.250    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 sc/u_xadc/XADC_INST/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/MEASURED_AUX1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.328ns (41.013%)  route 1.910ns (58.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 21.425 - 20.000 ) 
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.575     1.575    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.534     1.534    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     2.738 r  sc/u_xadc/XADC_INST/DRDY
                         net (fo=7, routed)           1.197     3.935    sc/u_xadc/drdy
    SLICE_X28Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.059 r  sc/u_xadc/MEASURED_AUX1[15]_i_1/O
                         net (fo=13, routed)          0.713     4.772    sc/u_xadc/E[0]
    SLICE_X12Y73         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.457    21.457    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          1.425    21.425    sc/u_xadc/dclk_bufg
    SLICE_X12Y73         FDRE                                         r  sc/u_xadc/MEASURED_AUX1_reg[10]/C
                         clock pessimism              0.078    21.503    
                         clock uncertainty           -0.084    21.419    
    SLICE_X12Y73         FDRE (Setup_fdre_C_CE)      -0.169    21.250    sc/u_xadc/MEASURED_AUX1_reg[10]
  -------------------------------------------------------------------
                         required time                         21.250    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                 16.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sc/u_xadc/den_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/den_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.549     0.549    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.549     0.549    sc/u_xadc/dclk_bufg
    SLICE_X29Y76         FDRE                                         r  sc/u_xadc/den_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  sc/u_xadc/den_reg_reg[0]/Q
                         net (fo=2, routed)           0.117     0.807    sc/u_xadc/den_reg_reg_n_0_[0]
    SLICE_X29Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.852 r  sc/u_xadc/den_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.852    sc/u_xadc/den_reg[0]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  sc/u_xadc/den_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.817     0.817    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.816     0.816    sc/u_xadc/dclk_bufg
    SLICE_X29Y76         FDRE                                         r  sc/u_xadc/den_reg_reg[0]/C
                         clock pessimism             -0.267     0.549    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.091     0.640    sc/u_xadc/den_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sc/u_xadc/den_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/den_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.549     0.549    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.548     0.548    sc/u_xadc/dclk_bufg
    SLICE_X29Y74         FDRE                                         r  sc/u_xadc/den_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  sc/u_xadc/den_reg_reg[1]/Q
                         net (fo=2, routed)           0.167     0.856    sc/u_xadc/p_0_in
    SLICE_X29Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  sc/u_xadc/den_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.901    sc/u_xadc/den_reg[1]_i_1_n_0
    SLICE_X29Y74         FDRE                                         r  sc/u_xadc/den_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.817     0.817    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.815     0.815    sc/u_xadc/dclk_bufg
    SLICE_X29Y74         FDRE                                         r  sc/u_xadc/den_reg_reg[1]/C
                         clock pessimism             -0.267     0.548    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.091     0.639    sc/u_xadc/den_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sc/u_xadc/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/dwe_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.240%)  route 0.192ns (50.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.549     0.549    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.549     0.549    sc/u_xadc/dclk_bufg
    SLICE_X28Y76         FDRE                                         r  sc/u_xadc/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  sc/u_xadc/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.192     0.881    sc/u_xadc/state[0]
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.045     0.926 r  sc/u_xadc/dwe_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.926    sc/u_xadc/dwe_reg[1]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  sc/u_xadc/dwe_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.817     0.817    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.817     0.817    sc/u_xadc/dclk_bufg
    SLICE_X28Y77         FDRE                                         r  sc/u_xadc/dwe_reg_reg[1]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.092     0.656    sc/u_xadc/dwe_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sc/u_xadc/daddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/daddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.549     0.549    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.548     0.548    sc/u_xadc/dclk_bufg
    SLICE_X28Y74         FDRE                                         r  sc/u_xadc/daddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  sc/u_xadc/daddr_reg[6]/Q
                         net (fo=2, routed)           0.185     0.873    sc/u_xadc/daddr[6]
    SLICE_X28Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.918 r  sc/u_xadc/daddr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.918    sc/u_xadc/daddr[6]_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  sc/u_xadc/daddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.817     0.817    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.815     0.815    sc/u_xadc/dclk_bufg
    SLICE_X28Y74         FDRE                                         r  sc/u_xadc/daddr_reg[6]/C
                         clock pessimism             -0.267     0.548    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.091     0.639    sc/u_xadc/daddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 sc/u_xadc/di_drp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/XADC_INST/DI[9]
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.141ns (60.212%)  route 0.093ns (39.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.549     0.549    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.548     0.548    sc/u_xadc/dclk_bufg
    SLICE_X29Y75         FDRE                                         r  sc/u_xadc/di_drp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  sc/u_xadc/di_drp_reg[9]/Q
                         net (fo=1, routed)           0.093     0.782    sc/u_xadc/di_drp[9]
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.817     0.817    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.815     0.815    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
                         clock pessimism             -0.254     0.561    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DI[9])
                                                     -0.069     0.492    sc/u_xadc/XADC_INST
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 sc/u_xadc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/dwe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.549     0.549    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.551     0.551    sc/u_xadc/dclk_bufg
    SLICE_X28Y77         FDRE                                         r  sc/u_xadc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  sc/u_xadc/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.197     0.889    sc/u_xadc/state[1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.045     0.934 r  sc/u_xadc/dwe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.934    sc/u_xadc/dwe_reg[0]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  sc/u_xadc/dwe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.817     0.817    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.817     0.817    sc/u_xadc/dclk_bufg
    SLICE_X28Y77         FDRE                                         r  sc/u_xadc/dwe_reg_reg[0]/C
                         clock pessimism             -0.267     0.551    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.092     0.643    sc/u_xadc/dwe_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 sc/u_xadc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.549     0.549    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.551     0.551    sc/u_xadc/dclk_bufg
    SLICE_X28Y77         FDRE                                         r  sc/u_xadc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  sc/u_xadc/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.208     0.900    sc/u_xadc/state[1]
    SLICE_X28Y77         LUT4 (Prop_lut4_I2_O)        0.045     0.945 r  sc/u_xadc/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.945    sc/u_xadc/FSM_sequential_state[1]_i_1_n_0
    SLICE_X28Y77         FDRE                                         r  sc/u_xadc/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.817     0.817    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.817     0.817    sc/u_xadc/dclk_bufg
    SLICE_X28Y77         FDRE                                         r  sc/u_xadc/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.267     0.551    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.091     0.642    sc/u_xadc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 sc/u_xadc/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.163%)  route 0.226ns (54.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.549     0.549    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.551     0.551    sc/u_xadc/dclk_bufg
    SLICE_X28Y77         FDRE                                         r  sc/u_xadc/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  sc/u_xadc/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.226     0.918    sc/u_xadc/state[1]
    SLICE_X28Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.963 r  sc/u_xadc/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.963    sc/u_xadc/FSM_sequential_state[2]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  sc/u_xadc/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.817     0.817    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.816     0.816    sc/u_xadc/dclk_bufg
    SLICE_X28Y76         FDRE                                         r  sc/u_xadc/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.254     0.562    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.091     0.653    sc/u_xadc/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 sc/u_xadc/dwe_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/XADC_INST/DWE
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.237%)  route 0.105ns (42.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.549     0.549    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.551     0.551    sc/u_xadc/dclk_bufg
    SLICE_X28Y77         FDRE                                         r  sc/u_xadc/dwe_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  sc/u_xadc/dwe_reg_reg[0]/Q
                         net (fo=2, routed)           0.105     0.797    sc/u_xadc/dwe_reg_reg_n_0_[0]
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.817     0.817    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.815     0.815    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
                         clock pessimism             -0.254     0.561    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DWE)   -0.084     0.477    sc/u_xadc/XADC_INST
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 sc/u_xadc/den_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc/u_xadc/XADC_INST/DEN
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.014%)  route 0.106ns (42.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.549     0.549    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.549     0.549    sc/u_xadc/dclk_bufg
    SLICE_X29Y76         FDRE                                         r  sc/u_xadc/den_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  sc/u_xadc/den_reg_reg[0]/Q
                         net (fo=2, routed)           0.106     0.796    sc/u_xadc/den_reg_reg_n_0_[0]
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.817     0.817    sc/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sc/u_xadc/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sc/u_xadc/i_bufg/O
                         net (fo=33, routed)          0.815     0.815    sc/u_xadc/dclk_bufg
    XADC_X0Y0            XADC                                         r  sc/u_xadc/XADC_INST/DCLK
                         clock pessimism             -0.254     0.561    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DEN)   -0.089     0.472    sc/u_xadc/XADC_INST
  -------------------------------------------------------------------
                         required time                         -0.472    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sc/u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         20.000      16.000     XADC_X0Y0        sc/u_xadc/XADC_INST/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    sc/u_xadc/i_bufg/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y76     sc/u_xadc/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y77     sc/u_xadc/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y76     sc/u_xadc/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y73     sc/u_xadc/MEASURED_AUX1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y73     sc/u_xadc/MEASURED_AUX1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y73     sc/u_xadc/MEASURED_AUX1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y74     sc/u_xadc/MEASURED_AUX1_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y73     sc/u_xadc/MEASURED_AUX1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y73     sc/u_xadc/MEASURED_AUX1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y73     sc/u_xadc/MEASURED_AUX1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y72     sc/u_xadc/MEASURED_AUX1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y72     sc/u_xadc/MEASURED_AUX1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y72     sc/u_xadc/MEASURED_AUX1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y72     sc/u_xadc/MEASURED_AUX1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y73     sc/u_xadc/MEASURED_AUX1_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y73     sc/u_xadc/MEASURED_AUX1_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y74     sc/u_xadc/daddr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y74     sc/u_xadc/daddr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y74     sc/u_xadc/daddr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y74     sc/u_xadc/den_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y75     sc/u_xadc/di_drp_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y75     sc/u_xadc/di_drp_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y75     sc/u_xadc/di_drp_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y75     sc/u_xadc/di_drp_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y75     sc/u_xadc/di_drp_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y75     sc/u_xadc/di_drp_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y75     sc/u_xadc/di_drp_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sc/u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    sc/u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sc/u_clk/inst/mmcm_adv_inst/CLKFBOUT



