
3rd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b90  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d78  08008ca0  08008ca0  00009ca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa18  0800aa18  0000c1e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa18  0800aa18  0000ba18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa20  0800aa20  0000c1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa20  0800aa20  0000ba20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aa24  0800aa24  0000ba24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800aa28  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000076c  200001e4  0800ac0c  0000c1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000950  0800ac0c  0000c950  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013fd2  00000000  00000000  0000c20d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003453  00000000  00000000  000201df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001508  00000000  00000000  00023638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000106d  00000000  00000000  00024b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001abd0  00000000  00000000  00025bad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018fdf  00000000  00000000  0004077d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000917e3  00000000  00000000  0005975c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eaf3f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a4c  00000000  00000000  000eaf84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000f19d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008c88 	.word	0x08008c88

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	08008c88 	.word	0x08008c88

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_frsub>:
 8000bf0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bf4:	e002      	b.n	8000bfc <__addsf3>
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_fsub>:
 8000bf8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bfc <__addsf3>:
 8000bfc:	0042      	lsls	r2, r0, #1
 8000bfe:	bf1f      	itttt	ne
 8000c00:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c04:	ea92 0f03 	teqne	r2, r3
 8000c08:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c0c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c10:	d06a      	beq.n	8000ce8 <__addsf3+0xec>
 8000c12:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c16:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c1a:	bfc1      	itttt	gt
 8000c1c:	18d2      	addgt	r2, r2, r3
 8000c1e:	4041      	eorgt	r1, r0
 8000c20:	4048      	eorgt	r0, r1
 8000c22:	4041      	eorgt	r1, r0
 8000c24:	bfb8      	it	lt
 8000c26:	425b      	neglt	r3, r3
 8000c28:	2b19      	cmp	r3, #25
 8000c2a:	bf88      	it	hi
 8000c2c:	4770      	bxhi	lr
 8000c2e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c36:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c3a:	bf18      	it	ne
 8000c3c:	4240      	negne	r0, r0
 8000c3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c42:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c46:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4249      	negne	r1, r1
 8000c4e:	ea92 0f03 	teq	r2, r3
 8000c52:	d03f      	beq.n	8000cd4 <__addsf3+0xd8>
 8000c54:	f1a2 0201 	sub.w	r2, r2, #1
 8000c58:	fa41 fc03 	asr.w	ip, r1, r3
 8000c5c:	eb10 000c 	adds.w	r0, r0, ip
 8000c60:	f1c3 0320 	rsb	r3, r3, #32
 8000c64:	fa01 f103 	lsl.w	r1, r1, r3
 8000c68:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6c:	d502      	bpl.n	8000c74 <__addsf3+0x78>
 8000c6e:	4249      	negs	r1, r1
 8000c70:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c74:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c78:	d313      	bcc.n	8000ca2 <__addsf3+0xa6>
 8000c7a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c7e:	d306      	bcc.n	8000c8e <__addsf3+0x92>
 8000c80:	0840      	lsrs	r0, r0, #1
 8000c82:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c86:	f102 0201 	add.w	r2, r2, #1
 8000c8a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c8c:	d251      	bcs.n	8000d32 <__addsf3+0x136>
 8000c8e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c96:	bf08      	it	eq
 8000c98:	f020 0001 	biceq.w	r0, r0, #1
 8000c9c:	ea40 0003 	orr.w	r0, r0, r3
 8000ca0:	4770      	bx	lr
 8000ca2:	0049      	lsls	r1, r1, #1
 8000ca4:	eb40 0000 	adc.w	r0, r0, r0
 8000ca8:	3a01      	subs	r2, #1
 8000caa:	bf28      	it	cs
 8000cac:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cb0:	d2ed      	bcs.n	8000c8e <__addsf3+0x92>
 8000cb2:	fab0 fc80 	clz	ip, r0
 8000cb6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cba:	ebb2 020c 	subs.w	r2, r2, ip
 8000cbe:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cc2:	bfaa      	itet	ge
 8000cc4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cc8:	4252      	neglt	r2, r2
 8000cca:	4318      	orrge	r0, r3
 8000ccc:	bfbc      	itt	lt
 8000cce:	40d0      	lsrlt	r0, r2
 8000cd0:	4318      	orrlt	r0, r3
 8000cd2:	4770      	bx	lr
 8000cd4:	f092 0f00 	teq	r2, #0
 8000cd8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cdc:	bf06      	itte	eq
 8000cde:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ce2:	3201      	addeq	r2, #1
 8000ce4:	3b01      	subne	r3, #1
 8000ce6:	e7b5      	b.n	8000c54 <__addsf3+0x58>
 8000ce8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf0:	bf18      	it	ne
 8000cf2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf6:	d021      	beq.n	8000d3c <__addsf3+0x140>
 8000cf8:	ea92 0f03 	teq	r2, r3
 8000cfc:	d004      	beq.n	8000d08 <__addsf3+0x10c>
 8000cfe:	f092 0f00 	teq	r2, #0
 8000d02:	bf08      	it	eq
 8000d04:	4608      	moveq	r0, r1
 8000d06:	4770      	bx	lr
 8000d08:	ea90 0f01 	teq	r0, r1
 8000d0c:	bf1c      	itt	ne
 8000d0e:	2000      	movne	r0, #0
 8000d10:	4770      	bxne	lr
 8000d12:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d16:	d104      	bne.n	8000d22 <__addsf3+0x126>
 8000d18:	0040      	lsls	r0, r0, #1
 8000d1a:	bf28      	it	cs
 8000d1c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d20:	4770      	bx	lr
 8000d22:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d26:	bf3c      	itt	cc
 8000d28:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d2c:	4770      	bxcc	lr
 8000d2e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d32:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d36:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d3a:	4770      	bx	lr
 8000d3c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d40:	bf16      	itet	ne
 8000d42:	4608      	movne	r0, r1
 8000d44:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d48:	4601      	movne	r1, r0
 8000d4a:	0242      	lsls	r2, r0, #9
 8000d4c:	bf06      	itte	eq
 8000d4e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d52:	ea90 0f01 	teqeq	r0, r1
 8000d56:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_ui2f>:
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	e004      	b.n	8000d6c <__aeabi_i2f+0x8>
 8000d62:	bf00      	nop

08000d64 <__aeabi_i2f>:
 8000d64:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d68:	bf48      	it	mi
 8000d6a:	4240      	negmi	r0, r0
 8000d6c:	ea5f 0c00 	movs.w	ip, r0
 8000d70:	bf08      	it	eq
 8000d72:	4770      	bxeq	lr
 8000d74:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d78:	4601      	mov	r1, r0
 8000d7a:	f04f 0000 	mov.w	r0, #0
 8000d7e:	e01c      	b.n	8000dba <__aeabi_l2f+0x2a>

08000d80 <__aeabi_ul2f>:
 8000d80:	ea50 0201 	orrs.w	r2, r0, r1
 8000d84:	bf08      	it	eq
 8000d86:	4770      	bxeq	lr
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	e00a      	b.n	8000da4 <__aeabi_l2f+0x14>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_l2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d9c:	d502      	bpl.n	8000da4 <__aeabi_l2f+0x14>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	ea5f 0c01 	movs.w	ip, r1
 8000da8:	bf02      	ittt	eq
 8000daa:	4684      	moveq	ip, r0
 8000dac:	4601      	moveq	r1, r0
 8000dae:	2000      	moveq	r0, #0
 8000db0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000db4:	bf08      	it	eq
 8000db6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dba:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dbe:	fabc f28c 	clz	r2, ip
 8000dc2:	3a08      	subs	r2, #8
 8000dc4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dc8:	db10      	blt.n	8000dec <__aeabi_l2f+0x5c>
 8000dca:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dce:	4463      	add	r3, ip
 8000dd0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd4:	f1c2 0220 	rsb	r2, r2, #32
 8000dd8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ddc:	fa20 f202 	lsr.w	r2, r0, r2
 8000de0:	eb43 0002 	adc.w	r0, r3, r2
 8000de4:	bf08      	it	eq
 8000de6:	f020 0001 	biceq.w	r0, r0, #1
 8000dea:	4770      	bx	lr
 8000dec:	f102 0220 	add.w	r2, r2, #32
 8000df0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000df4:	f1c2 0220 	rsb	r2, r2, #32
 8000df8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dfc:	fa21 f202 	lsr.w	r2, r1, r2
 8000e00:	eb43 0002 	adc.w	r0, r3, r2
 8000e04:	bf08      	it	eq
 8000e06:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_f2iz>:
 8000e0c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e10:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000e14:	d30f      	bcc.n	8000e36 <__aeabi_f2iz+0x2a>
 8000e16:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000e1a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e1e:	d90d      	bls.n	8000e3c <__aeabi_f2iz+0x30>
 8000e20:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e24:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e28:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000e2c:	fa23 f002 	lsr.w	r0, r3, r2
 8000e30:	bf18      	it	ne
 8000e32:	4240      	negne	r0, r0
 8000e34:	4770      	bx	lr
 8000e36:	f04f 0000 	mov.w	r0, #0
 8000e3a:	4770      	bx	lr
 8000e3c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000e40:	d101      	bne.n	8000e46 <__aeabi_f2iz+0x3a>
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	d105      	bne.n	8000e52 <__aeabi_f2iz+0x46>
 8000e46:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000e4a:	bf08      	it	eq
 8000e4c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000e50:	4770      	bx	lr
 8000e52:	f04f 0000 	mov.w	r0, #0
 8000e56:	4770      	bx	lr

08000e58 <isTemperSensorInit>:
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 128);
  Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);	
}
#else

uint8_t isTemperSensorInit(){
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
	return m_init;
 8000e5c:	4b02      	ldr	r3, [pc, #8]	@ (8000e68 <isTemperSensorInit+0x10>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc80      	pop	{r7}
 8000e66:	4770      	bx	lr
 8000e68:	20000224 	.word	0x20000224

08000e6c <isBusy>:

uint8_t isBusy(){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
	return isBusyLine();
 8000e70:	f000 fabe 	bl	80013f0 <isBusyLine>
 8000e74:	4603      	mov	r3, r0
 8000e76:	b2db      	uxtb	r3, r3
	//return m_busy;
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <isConverting>:

uint8_t isConverting(){
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0

	return m_isConverting;
 8000e80:	4b02      	ldr	r3, [pc, #8]	@ (8000e8c <isConverting+0x10>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr
 8000e8c:	20000226 	.word	0x20000226

08000e90 <Ds18b20_Init_Simple>:

bool    Ds18b20_Init_Simple(){
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
		m_init = 0;
 8000e94:	4b1c      	ldr	r3, [pc, #112]	@ (8000f08 <Ds18b20_Init_Simple+0x78>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	701a      	strb	r2, [r3, #0]
		OneWire_Init(&OneWire,_DS18B20_GPIO ,_DS18B20_PIN);
 8000e9a:	2204      	movs	r2, #4
 8000e9c:	491b      	ldr	r1, [pc, #108]	@ (8000f0c <Ds18b20_Init_Simple+0x7c>)
 8000e9e:	481c      	ldr	r0, [pc, #112]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000ea0:	f000 fb18 	bl	80014d4 <OneWire_Init>

		OneWire.ROM_NO[0] = 0x28;
 8000ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000ea6:	2228      	movs	r2, #40	@ 0x28
 8000ea8:	725a      	strb	r2, [r3, #9]
		OneWire.ROM_NO[1] = 0x25;
 8000eaa:	4b19      	ldr	r3, [pc, #100]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000eac:	2225      	movs	r2, #37	@ 0x25
 8000eae:	729a      	strb	r2, [r3, #10]
		OneWire.ROM_NO[2] = 0xF8;
 8000eb0:	4b17      	ldr	r3, [pc, #92]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000eb2:	22f8      	movs	r2, #248	@ 0xf8
 8000eb4:	72da      	strb	r2, [r3, #11]
		OneWire.ROM_NO[3] = 0x87;
 8000eb6:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000eb8:	2287      	movs	r2, #135	@ 0x87
 8000eba:	731a      	strb	r2, [r3, #12]
		OneWire.ROM_NO[4] = 0x00;
 8000ebc:	4b14      	ldr	r3, [pc, #80]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	735a      	strb	r2, [r3, #13]
		OneWire.ROM_NO[5] = 0x7F;
 8000ec2:	4b13      	ldr	r3, [pc, #76]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000ec4:	227f      	movs	r2, #127	@ 0x7f
 8000ec6:	739a      	strb	r2, [r3, #14]
		OneWire.ROM_NO[6] = 0x09;
 8000ec8:	4b11      	ldr	r3, [pc, #68]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000eca:	2209      	movs	r2, #9
 8000ecc:	73da      	strb	r2, [r3, #15]
		OneWire.ROM_NO[7] = 0xB6;
 8000ece:	4b10      	ldr	r3, [pc, #64]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000ed0:	22b6      	movs	r2, #182	@ 0xb6
 8000ed2:	741a      	strb	r2, [r3, #16]

		OneWire_GetFullROM(&OneWire, temperSensor.Address);
 8000ed4:	490f      	ldr	r1, [pc, #60]	@ (8000f14 <Ds18b20_Init_Simple+0x84>)
 8000ed6:	480e      	ldr	r0, [pc, #56]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000ed8:	f000 fc50 	bl	800177c <OneWire_GetFullROM>
		Ds18b20Delay(50);
 8000edc:	2032      	movs	r0, #50	@ 0x32
 8000ede:	f002 f9fd 	bl	80032dc <HAL_Delay>
		DS18B20_SetResolution(&OneWire, temperSensor.Address, DS18B20_Resolution_12bits);
 8000ee2:	220c      	movs	r2, #12
 8000ee4:	490b      	ldr	r1, [pc, #44]	@ (8000f14 <Ds18b20_Init_Simple+0x84>)
 8000ee6:	480a      	ldr	r0, [pc, #40]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000ee8:	f000 f978 	bl	80011dc <DS18B20_SetResolution>
		Ds18b20Delay(50);
 8000eec:	2032      	movs	r0, #50	@ 0x32
 8000eee:	f002 f9f5 	bl	80032dc <HAL_Delay>
		DS18B20_DisableAlarmTemperature(&OneWire,  temperSensor.Address);
 8000ef2:	4908      	ldr	r1, [pc, #32]	@ (8000f14 <Ds18b20_Init_Simple+0x84>)
 8000ef4:	4806      	ldr	r0, [pc, #24]	@ (8000f10 <Ds18b20_Init_Simple+0x80>)
 8000ef6:	f000 fa09 	bl	800130c <DS18B20_DisableAlarmTemperature>
		m_init = 1;
 8000efa:	4b03      	ldr	r3, [pc, #12]	@ (8000f08 <Ds18b20_Init_Simple+0x78>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	701a      	strb	r2, [r3, #0]
		return true;
 8000f00:	2301      	movs	r3, #1
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000224 	.word	0x20000224
 8000f0c:	40010800 	.word	0x40010800
 8000f10:	20000210 	.word	0x20000210
 8000f14:	20000200 	.word	0x20000200

08000f18 <StartConverting>:
	return true;
}
#endif
//###########################################################################################

void StartConverting(){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
	m_busy = 1;
 8000f1c:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <StartConverting+0x20>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	701a      	strb	r2, [r3, #0]
	DS18B20_StartAll(&OneWire);
 8000f22:	4806      	ldr	r0, [pc, #24]	@ (8000f3c <StartConverting+0x24>)
 8000f24:	f000 f84a 	bl	8000fbc <DS18B20_StartAll>
	m_isConverting = 1;
 8000f28:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <StartConverting+0x28>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	701a      	strb	r2, [r3, #0]
	m_busy = 0;
 8000f2e:	4b02      	ldr	r3, [pc, #8]	@ (8000f38 <StartConverting+0x20>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	701a      	strb	r2, [r3, #0]

}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000225 	.word	0x20000225
 8000f3c:	20000210 	.word	0x20000210
 8000f40:	20000226 	.word	0x20000226

08000f44 <checkConverting>:

void checkConverting(){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
	m_busy = 1;
 8000f48:	4b09      	ldr	r3, [pc, #36]	@ (8000f70 <checkConverting+0x2c>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	701a      	strb	r2, [r3, #0]
	m_isConverting = !DS18B20_AllDone(&OneWire); // 1, 0
 8000f4e:	4809      	ldr	r0, [pc, #36]	@ (8000f74 <checkConverting+0x30>)
 8000f50:	f000 fa37 	bl	80013c2 <DS18B20_AllDone>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	bf0c      	ite	eq
 8000f5a:	2301      	moveq	r3, #1
 8000f5c:	2300      	movne	r3, #0
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	461a      	mov	r2, r3
 8000f62:	4b05      	ldr	r3, [pc, #20]	@ (8000f78 <checkConverting+0x34>)
 8000f64:	701a      	strb	r2, [r3, #0]
	m_busy = 0;
 8000f66:	4b02      	ldr	r3, [pc, #8]	@ (8000f70 <checkConverting+0x2c>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	701a      	strb	r2, [r3, #0]
}
 8000f6c:	bf00      	nop
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000225 	.word	0x20000225
 8000f74:	20000210 	.word	0x20000210
 8000f78:	20000226 	.word	0x20000226

08000f7c <getTemper>:

float getTemper(){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0

	Ds18b20Delay(100);
 8000f80:	2064      	movs	r0, #100	@ 0x64
 8000f82:	f002 f9ab 	bl	80032dc <HAL_Delay>
	m_busy = 1;
 8000f86:	4b09      	ldr	r3, [pc, #36]	@ (8000fac <getTemper+0x30>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	701a      	strb	r2, [r3, #0]
	temperSensor.DataIsValid = DS18B20_Read(&OneWire, temperSensor.Address, &temperSensor.Temperature);
 8000f8c:	4a08      	ldr	r2, [pc, #32]	@ (8000fb0 <getTemper+0x34>)
 8000f8e:	4909      	ldr	r1, [pc, #36]	@ (8000fb4 <getTemper+0x38>)
 8000f90:	4809      	ldr	r0, [pc, #36]	@ (8000fb8 <getTemper+0x3c>)
 8000f92:	f000 f827 	bl	8000fe4 <DS18B20_Read>
 8000f96:	4603      	mov	r3, r0
 8000f98:	461a      	mov	r2, r3
 8000f9a:	4b06      	ldr	r3, [pc, #24]	@ (8000fb4 <getTemper+0x38>)
 8000f9c:	731a      	strb	r2, [r3, #12]
	m_busy = 0;
 8000f9e:	4b03      	ldr	r3, [pc, #12]	@ (8000fac <getTemper+0x30>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	701a      	strb	r2, [r3, #0]
	return temperSensor.Temperature;
 8000fa4:	4b03      	ldr	r3, [pc, #12]	@ (8000fb4 <getTemper+0x38>)
 8000fa6:	689b      	ldr	r3, [r3, #8]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000225 	.word	0x20000225
 8000fb0:	20000208 	.word	0x20000208
 8000fb4:	20000200 	.word	0x20000200
 8000fb8:	20000210 	.word	0x20000210

08000fbc <DS18B20_StartAll>:
}



void DS18B20_StartAll(OneWire_t* OneWire)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
	/* Reset pulse */
	OneWire_Reset(OneWire);
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f000 fab9 	bl	800153c <OneWire_Reset>
	/* Skip rom */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 8000fca:	21cc      	movs	r1, #204	@ 0xcc
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f000 fb77 	bl	80016c0 <OneWire_WriteByte>
	/* Start conversion on all connected devices */
	OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 8000fd2:	2144      	movs	r1, #68	@ 0x44
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f000 fb73 	bl	80016c0 <OneWire_WriteByte>
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <DS18B20_Read>:

bool DS18B20_Read(OneWire_t* OneWire, uint8_t *ROM, float *destination) 
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b08b      	sub	sp, #44	@ 0x2c
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
	uint16_t temperature;
	uint8_t resolution;
	int8_t digit, minus = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	float decimal;
	uint8_t i = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	77fb      	strb	r3, [r7, #31]
	uint8_t data[9];
	uint8_t crc;
	
	/* Check if device is DS18B20 */
	if (!DS18B20_Is(ROM)) {
 8000ffa:	68b8      	ldr	r0, [r7, #8]
 8000ffc:	f000 f976 	bl	80012ec <DS18B20_Is>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d104      	bne.n	8001010 <DS18B20_Read+0x2c>
		printf("1\r\n");
 8001006:	4872      	ldr	r0, [pc, #456]	@ (80011d0 <DS18B20_Read+0x1ec>)
 8001008:	f005 fd22 	bl	8006a50 <puts>
		return false;
 800100c:	2300      	movs	r3, #0
 800100e:	e0db      	b.n	80011c8 <DS18B20_Read+0x1e4>
	}
	
	/* Check if line is released, if it is, then conversion is complete */
	if (!OneWire_ReadBit(OneWire)) 
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f000 fb17 	bl	8001644 <OneWire_ReadBit>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d104      	bne.n	8001026 <DS18B20_Read+0x42>
	{
		/* Conversion is not finished yet */
		printf("2\r\n");
 800101c:	486d      	ldr	r0, [pc, #436]	@ (80011d4 <DS18B20_Read+0x1f0>)
 800101e:	f005 fd17 	bl	8006a50 <puts>
		return false; 
 8001022:	2300      	movs	r3, #0
 8001024:	e0d0      	b.n	80011c8 <DS18B20_Read+0x1e4>
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8001026:	68f8      	ldr	r0, [r7, #12]
 8001028:	f000 fa88 	bl	800153c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 800102c:	68b9      	ldr	r1, [r7, #8]
 800102e:	68f8      	ldr	r0, [r7, #12]
 8001030:	f000 fb85 	bl	800173e <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8001034:	21be      	movs	r1, #190	@ 0xbe
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f000 fb42 	bl	80016c0 <OneWire_WriteByte>
	
	/* Get data */
	for (i = 0; i < 9; i++) 
 800103c:	2300      	movs	r3, #0
 800103e:	77fb      	strb	r3, [r7, #31]
 8001040:	e00d      	b.n	800105e <DS18B20_Read+0x7a>
	{
		/* Read byte by byte */
		data[i] = OneWire_ReadByte(OneWire);
 8001042:	7ffc      	ldrb	r4, [r7, #31]
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f000 fb59 	bl	80016fc <OneWire_ReadByte>
 800104a:	4603      	mov	r3, r0
 800104c:	461a      	mov	r2, r3
 800104e:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8001052:	443b      	add	r3, r7
 8001054:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i = 0; i < 9; i++) 
 8001058:	7ffb      	ldrb	r3, [r7, #31]
 800105a:	3301      	adds	r3, #1
 800105c:	77fb      	strb	r3, [r7, #31]
 800105e:	7ffb      	ldrb	r3, [r7, #31]
 8001060:	2b08      	cmp	r3, #8
 8001062:	d9ee      	bls.n	8001042 <DS18B20_Read+0x5e>
	}
	
	/* Calculate CRC */
	crc = OneWire_CRC8(data, 8);
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	2108      	movs	r1, #8
 800106a:	4618      	mov	r0, r3
 800106c:	f000 fba2 	bl	80017b4 <OneWire_CRC8>
 8001070:	4603      	mov	r3, r0
 8001072:	77bb      	strb	r3, [r7, #30]
	
	/* Check if CRC is ok */
	if (crc != data[8])
 8001074:	7f3b      	ldrb	r3, [r7, #28]
 8001076:	7fba      	ldrb	r2, [r7, #30]
 8001078:	429a      	cmp	r2, r3
 800107a:	d001      	beq.n	8001080 <DS18B20_Read+0x9c>
		/* CRC invalid */
		return false;
 800107c:	2300      	movs	r3, #0
 800107e:	e0a3      	b.n	80011c8 <DS18B20_Read+0x1e4>

	
	/* First two bytes of scratchpad are temperature values */
	temperature = data[0] | (data[1] << 8);
 8001080:	7d3b      	ldrb	r3, [r7, #20]
 8001082:	b21a      	sxth	r2, r3
 8001084:	7d7b      	ldrb	r3, [r7, #21]
 8001086:	021b      	lsls	r3, r3, #8
 8001088:	b21b      	sxth	r3, r3
 800108a:	4313      	orrs	r3, r2
 800108c:	b21b      	sxth	r3, r3
 800108e:	84fb      	strh	r3, [r7, #38]	@ 0x26

	/* Reset line */
	OneWire_Reset(OneWire);
 8001090:	68f8      	ldr	r0, [r7, #12]
 8001092:	f000 fa53 	bl	800153c <OneWire_Reset>
	
	/* Check if temperature is negative */
	if (temperature & 0x8000)
 8001096:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800109a:	2b00      	cmp	r3, #0
 800109c:	da05      	bge.n	80010aa <DS18B20_Read+0xc6>
	{
		/* Two's complement, temperature is negative */
		temperature = ~temperature + 1;
 800109e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80010a0:	425b      	negs	r3, r3
 80010a2:	84fb      	strh	r3, [r7, #38]	@ 0x26
		minus = 1;
 80010a4:	2301      	movs	r3, #1
 80010a6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	}

	
	/* Get sensor resolution */
	resolution = ((data[4] & 0x60) >> 5) + 9;
 80010aa:	7e3b      	ldrb	r3, [r7, #24]
 80010ac:	115b      	asrs	r3, r3, #5
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	f003 0303 	and.w	r3, r3, #3
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	3309      	adds	r3, #9
 80010b8:	777b      	strb	r3, [r7, #29]

	
	/* Store temperature integer digits and decimal digits */
	digit = temperature >> 4;
 80010ba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80010bc:	091b      	lsrs	r3, r3, #4
 80010be:	b29b      	uxth	r3, r3
 80010c0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	digit |= ((temperature >> 8) & 0x7) << 4;
 80010c4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80010c6:	0a1b      	lsrs	r3, r3, #8
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	011b      	lsls	r3, r3, #4
 80010cc:	b25b      	sxtb	r3, r3
 80010ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80010d2:	b25a      	sxtb	r2, r3
 80010d4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80010d8:	4313      	orrs	r3, r2
 80010da:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	
	/* Store decimal digits */
	switch (resolution) 
 80010de:	7f7b      	ldrb	r3, [r7, #29]
 80010e0:	3b09      	subs	r3, #9
 80010e2:	2b03      	cmp	r3, #3
 80010e4:	d850      	bhi.n	8001188 <DS18B20_Read+0x1a4>
 80010e6:	a201      	add	r2, pc, #4	@ (adr r2, 80010ec <DS18B20_Read+0x108>)
 80010e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ec:	080010fd 	.word	0x080010fd
 80010f0:	08001121 	.word	0x08001121
 80010f4:	08001145 	.word	0x08001145
 80010f8:	08001169 	.word	0x08001169
	{
		case 9:
			decimal = (temperature >> 3) & 0x01;
 80010fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80010fe:	08db      	lsrs	r3, r3, #3
 8001100:	b29b      	uxth	r3, r3
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fe2c 	bl	8000d64 <__aeabi_i2f>
 800110c:	4603      	mov	r3, r0
 800110e:	623b      	str	r3, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 8001110:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001114:	6a38      	ldr	r0, [r7, #32]
 8001116:	f7ff f823 	bl	8000160 <__aeabi_fmul>
 800111a:	4603      	mov	r3, r0
 800111c:	623b      	str	r3, [r7, #32]
		break;
 800111e:	e038      	b.n	8001192 <DS18B20_Read+0x1ae>
		case 10:
			decimal = (temperature >> 2) & 0x03;
 8001120:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001122:	089b      	lsrs	r3, r3, #2
 8001124:	b29b      	uxth	r3, r3
 8001126:	f003 0303 	and.w	r3, r3, #3
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff fe1a 	bl	8000d64 <__aeabi_i2f>
 8001130:	4603      	mov	r3, r0
 8001132:	623b      	str	r3, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 8001134:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 8001138:	6a38      	ldr	r0, [r7, #32]
 800113a:	f7ff f811 	bl	8000160 <__aeabi_fmul>
 800113e:	4603      	mov	r3, r0
 8001140:	623b      	str	r3, [r7, #32]
		 break;
 8001142:	e026      	b.n	8001192 <DS18B20_Read+0x1ae>
		case 11: 
			decimal = (temperature >> 1) & 0x07;
 8001144:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001146:	085b      	lsrs	r3, r3, #1
 8001148:	b29b      	uxth	r3, r3
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff fe08 	bl	8000d64 <__aeabi_i2f>
 8001154:	4603      	mov	r3, r0
 8001156:	623b      	str	r3, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 8001158:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 800115c:	6a38      	ldr	r0, [r7, #32]
 800115e:	f7fe ffff 	bl	8000160 <__aeabi_fmul>
 8001162:	4603      	mov	r3, r0
 8001164:	623b      	str	r3, [r7, #32]
		break;
 8001166:	e014      	b.n	8001192 <DS18B20_Read+0x1ae>
		case 12: 
			decimal = temperature & 0x0F;
 8001168:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800116a:	f003 030f 	and.w	r3, r3, #15
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fdf8 	bl	8000d64 <__aeabi_i2f>
 8001174:	4603      	mov	r3, r0
 8001176:	623b      	str	r3, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 8001178:	f04f 5176 	mov.w	r1, #1031798784	@ 0x3d800000
 800117c:	6a38      	ldr	r0, [r7, #32]
 800117e:	f7fe ffef 	bl	8000160 <__aeabi_fmul>
 8001182:	4603      	mov	r3, r0
 8001184:	623b      	str	r3, [r7, #32]
		 break;
 8001186:	e004      	b.n	8001192 <DS18B20_Read+0x1ae>
		default: 
			decimal = 0xFF;
 8001188:	4b13      	ldr	r3, [pc, #76]	@ (80011d8 <DS18B20_Read+0x1f4>)
 800118a:	623b      	str	r3, [r7, #32]
			digit = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	}
	
	/* Check for negative part */
	decimal = digit + decimal;
 8001192:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff fde4 	bl	8000d64 <__aeabi_i2f>
 800119c:	4603      	mov	r3, r0
 800119e:	4619      	mov	r1, r3
 80011a0:	6a38      	ldr	r0, [r7, #32]
 80011a2:	f7ff fd2b 	bl	8000bfc <__addsf3>
 80011a6:	4603      	mov	r3, r0
 80011a8:	623b      	str	r3, [r7, #32]
	if (minus) 
 80011aa:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d006      	beq.n	80011c0 <DS18B20_Read+0x1dc>
		decimal = 0 - decimal;
 80011b2:	6a39      	ldr	r1, [r7, #32]
 80011b4:	f04f 0000 	mov.w	r0, #0
 80011b8:	f7ff fd1e 	bl	8000bf8 <__aeabi_fsub>
 80011bc:	4603      	mov	r3, r0
 80011be:	623b      	str	r3, [r7, #32]
	
	
	/* Set to pointer */
	*destination = decimal;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6a3a      	ldr	r2, [r7, #32]
 80011c4:	601a      	str	r2, [r3, #0]
	
	/* Return 1, temperature valid */
	return true;
 80011c6:	2301      	movs	r3, #1
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	372c      	adds	r7, #44	@ 0x2c
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd90      	pop	{r4, r7, pc}
 80011d0:	08008ca0 	.word	0x08008ca0
 80011d4:	08008ca4 	.word	0x08008ca4
 80011d8:	437f0000 	.word	0x437f0000

080011dc <DS18B20_SetResolution>:
	/* Return 9 - 12 value according to number of bits */
	return ((conf & 0x60) >> 5) + 9;
}

uint8_t DS18B20_SetResolution(OneWire_t* OneWire, uint8_t *ROM, DS18B20_Resolution_t resolution) 
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	4613      	mov	r3, r2
 80011e8:	71fb      	strb	r3, [r7, #7]
	uint8_t th, tl, conf;
	if (!DS18B20_Is(ROM)) 
 80011ea:	68b8      	ldr	r0, [r7, #8]
 80011ec:	f000 f87e 	bl	80012ec <DS18B20_Is>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d101      	bne.n	80011fa <DS18B20_SetResolution+0x1e>
		return 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	e074      	b.n	80012e4 <DS18B20_SetResolution+0x108>
	
	
	/* Reset line */
	OneWire_Reset(OneWire);
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f000 f99e 	bl	800153c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8001200:	68b9      	ldr	r1, [r7, #8]
 8001202:	68f8      	ldr	r0, [r7, #12]
 8001204:	f000 fa9b 	bl	800173e <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8001208:	21be      	movs	r1, #190	@ 0xbe
 800120a:	68f8      	ldr	r0, [r7, #12]
 800120c:	f000 fa58 	bl	80016c0 <OneWire_WriteByte>
	
	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8001210:	68f8      	ldr	r0, [r7, #12]
 8001212:	f000 fa73 	bl	80016fc <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f000 fa70 	bl	80016fc <OneWire_ReadByte>
	
	th = OneWire_ReadByte(OneWire);
 800121c:	68f8      	ldr	r0, [r7, #12]
 800121e:	f000 fa6d 	bl	80016fc <OneWire_ReadByte>
 8001222:	4603      	mov	r3, r0
 8001224:	75bb      	strb	r3, [r7, #22]
	tl = OneWire_ReadByte(OneWire);
 8001226:	68f8      	ldr	r0, [r7, #12]
 8001228:	f000 fa68 	bl	80016fc <OneWire_ReadByte>
 800122c:	4603      	mov	r3, r0
 800122e:	757b      	strb	r3, [r7, #21]
	conf = OneWire_ReadByte(OneWire);
 8001230:	68f8      	ldr	r0, [r7, #12]
 8001232:	f000 fa63 	bl	80016fc <OneWire_ReadByte>
 8001236:	4603      	mov	r3, r0
 8001238:	75fb      	strb	r3, [r7, #23]
	
	if (resolution == DS18B20_Resolution_9bits) 
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	2b09      	cmp	r3, #9
 800123e:	d108      	bne.n	8001252 <DS18B20_SetResolution+0x76>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001240:	7dfb      	ldrb	r3, [r7, #23]
 8001242:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001246:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001248:	7dfb      	ldrb	r3, [r7, #23]
 800124a:	f023 0320 	bic.w	r3, r3, #32
 800124e:	75fb      	strb	r3, [r7, #23]
 8001250:	e022      	b.n	8001298 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_10bits) 
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	2b0a      	cmp	r3, #10
 8001256:	d108      	bne.n	800126a <DS18B20_SetResolution+0x8e>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001258:	7dfb      	ldrb	r3, [r7, #23]
 800125a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800125e:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001260:	7dfb      	ldrb	r3, [r7, #23]
 8001262:	f043 0320 	orr.w	r3, r3, #32
 8001266:	75fb      	strb	r3, [r7, #23]
 8001268:	e016      	b.n	8001298 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	2b0b      	cmp	r3, #11
 800126e:	d108      	bne.n	8001282 <DS18B20_SetResolution+0xa6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001270:	7dfb      	ldrb	r3, [r7, #23]
 8001272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001276:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001278:	7dfb      	ldrb	r3, [r7, #23]
 800127a:	f023 0320 	bic.w	r3, r3, #32
 800127e:	75fb      	strb	r3, [r7, #23]
 8001280:	e00a      	b.n	8001298 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	2b0c      	cmp	r3, #12
 8001286:	d107      	bne.n	8001298 <DS18B20_SetResolution+0xbc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001288:	7dfb      	ldrb	r3, [r7, #23]
 800128a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800128e:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001290:	7dfb      	ldrb	r3, [r7, #23]
 8001292:	f043 0320 	orr.w	r3, r3, #32
 8001296:	75fb      	strb	r3, [r7, #23]
	}
	
	/* Reset line */
	OneWire_Reset(OneWire);
 8001298:	68f8      	ldr	r0, [r7, #12]
 800129a:	f000 f94f 	bl	800153c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 800129e:	68b9      	ldr	r1, [r7, #8]
 80012a0:	68f8      	ldr	r0, [r7, #12]
 80012a2:	f000 fa4c 	bl	800173e <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 80012a6:	214e      	movs	r1, #78	@ 0x4e
 80012a8:	68f8      	ldr	r0, [r7, #12]
 80012aa:	f000 fa09 	bl	80016c0 <OneWire_WriteByte>
	
	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 80012ae:	7dbb      	ldrb	r3, [r7, #22]
 80012b0:	4619      	mov	r1, r3
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f000 fa04 	bl	80016c0 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 80012b8:	7d7b      	ldrb	r3, [r7, #21]
 80012ba:	4619      	mov	r1, r3
 80012bc:	68f8      	ldr	r0, [r7, #12]
 80012be:	f000 f9ff 	bl	80016c0 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 80012c2:	7dfb      	ldrb	r3, [r7, #23]
 80012c4:	4619      	mov	r1, r3
 80012c6:	68f8      	ldr	r0, [r7, #12]
 80012c8:	f000 f9fa 	bl	80016c0 <OneWire_WriteByte>
	
	/* Reset line */
	OneWire_Reset(OneWire);
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f000 f935 	bl	800153c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 80012d2:	68b9      	ldr	r1, [r7, #8]
 80012d4:	68f8      	ldr	r0, [r7, #12]
 80012d6:	f000 fa32 	bl	800173e <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 80012da:	2148      	movs	r1, #72	@ 0x48
 80012dc:	68f8      	ldr	r0, [r7, #12]
 80012de:	f000 f9ef 	bl	80016c0 <OneWire_WriteByte>
	
	return 1;
 80012e2:	2301      	movs	r3, #1
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3718      	adds	r7, #24
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t *ROM) 
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE) 
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b28      	cmp	r3, #40	@ 0x28
 80012fa:	d101      	bne.n	8001300 <DS18B20_Is+0x14>
		return 1;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e000      	b.n	8001302 <DS18B20_Is+0x16>
	
	return 0;
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr

0800130c <DS18B20_DisableAlarmTemperature>:
	
	return 1;
}

uint8_t DS18B20_DisableAlarmTemperature(OneWire_t* OneWire, uint8_t *ROM) 
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
	uint8_t tl, th, conf;
	if (!DS18B20_Is(ROM)) 
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	f7ff ffe8 	bl	80012ec <DS18B20_Is>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d101      	bne.n	8001326 <DS18B20_DisableAlarmTemperature+0x1a>
		return 0;
 8001322:	2300      	movs	r3, #0
 8001324:	e049      	b.n	80013ba <DS18B20_DisableAlarmTemperature+0xae>
	
	/* Reset line */
	OneWire_Reset(OneWire);
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f000 f908 	bl	800153c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 800132c:	6839      	ldr	r1, [r7, #0]
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f000 fa05 	bl	800173e <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8001334:	21be      	movs	r1, #190	@ 0xbe
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f000 f9c2 	bl	80016c0 <OneWire_WriteByte>
	
	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f000 f9dd 	bl	80016fc <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f000 f9da 	bl	80016fc <OneWire_ReadByte>
	
	th = OneWire_ReadByte(OneWire);
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f000 f9d7 	bl	80016fc <OneWire_ReadByte>
 800134e:	4603      	mov	r3, r0
 8001350:	73fb      	strb	r3, [r7, #15]
	tl = OneWire_ReadByte(OneWire);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f000 f9d2 	bl	80016fc <OneWire_ReadByte>
 8001358:	4603      	mov	r3, r0
 800135a:	73bb      	strb	r3, [r7, #14]
	conf = OneWire_ReadByte(OneWire);
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f000 f9cd 	bl	80016fc <OneWire_ReadByte>
 8001362:	4603      	mov	r3, r0
 8001364:	737b      	strb	r3, [r7, #13]
	
	th = 125;
 8001366:	237d      	movs	r3, #125	@ 0x7d
 8001368:	73fb      	strb	r3, [r7, #15]
	tl = (uint8_t)-55;
 800136a:	23c9      	movs	r3, #201	@ 0xc9
 800136c:	73bb      	strb	r3, [r7, #14]

	/* Reset line */
	OneWire_Reset(OneWire);
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f000 f8e4 	bl	800153c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8001374:	6839      	ldr	r1, [r7, #0]
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f000 f9e1 	bl	800173e <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 800137c:	214e      	movs	r1, #78	@ 0x4e
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f000 f99e 	bl	80016c0 <OneWire_WriteByte>
	
	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8001384:	7bfb      	ldrb	r3, [r7, #15]
 8001386:	4619      	mov	r1, r3
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 f999 	bl	80016c0 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 800138e:	7bbb      	ldrb	r3, [r7, #14]
 8001390:	4619      	mov	r1, r3
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f000 f994 	bl	80016c0 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8001398:	7b7b      	ldrb	r3, [r7, #13]
 800139a:	4619      	mov	r1, r3
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f000 f98f 	bl	80016c0 <OneWire_WriteByte>
	
	/* Reset line */
	OneWire_Reset(OneWire);
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f000 f8ca 	bl	800153c <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 80013a8:	6839      	ldr	r1, [r7, #0]
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f000 f9c7 	bl	800173e <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 80013b0:	2148      	movs	r1, #72	@ 0x48
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f000 f984 	bl	80016c0 <OneWire_WriteByte>
	
	return 1;
 80013b8:	2301      	movs	r3, #1
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <DS18B20_AllDone>:
	/* Start alarm search */
	return OneWire_Search(OneWire, DS18B20_CMD_ALARMSEARCH);
}

uint8_t DS18B20_AllDone(OneWire_t* OneWire)
{
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
	/* If read bit is low, then device is not finished yet with calculation temperature */
	return OneWire_ReadBit(OneWire);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f000 f93a 	bl	8001644 <OneWire_ReadBit>
 80013d0:	4603      	mov	r3, r0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <getCurrentTemper>:

float getCurrentTemper(){
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0

	return temperSensor.Temperature;
 80013e0:	4b02      	ldr	r3, [pc, #8]	@ (80013ec <getCurrentTemper+0x10>)
 80013e2:	689b      	ldr	r3, [r3, #8]

}
 80013e4:	4618      	mov	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr
 80013ec:	20000200 	.word	0x20000200

080013f0 <isBusyLine>:
 */
#include "onewire.h"
#include "ds18b20Config.h"
//#include "tim.h"
static uint8_t m_busy_line =0;
uint8_t isBusyLine(){
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0

	return m_busy_line;
 80013f4:	4b02      	ldr	r3, [pc, #8]	@ (8001400 <isBusyLine+0x10>)
 80013f6:	781b      	ldrb	r3, [r3, #0]

}
 80013f8:	4618      	mov	r0, r3
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr
 8001400:	20000227 	.word	0x20000227

08001404 <ONEWIRE_DELAY>:

void ONEWIRE_DELAY(uint16_t time_us)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 800140e:	4b08      	ldr	r3, [pc, #32]	@ (8001430 <ONEWIRE_DELAY+0x2c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2200      	movs	r2, #0
 8001414:	625a      	str	r2, [r3, #36]	@ 0x24
	while(_DS18B20_TIMER.Instance->CNT <= time_us);
 8001416:	bf00      	nop
 8001418:	4b05      	ldr	r3, [pc, #20]	@ (8001430 <ONEWIRE_DELAY+0x2c>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800141e:	88fb      	ldrh	r3, [r7, #6]
 8001420:	429a      	cmp	r2, r3
 8001422:	d9f9      	bls.n	8001418 <ONEWIRE_DELAY+0x14>
}
 8001424:	bf00      	nop
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr
 8001430:	2000070c 	.word	0x2000070c

08001434 <ONEWIRE_LOW>:
void ONEWIRE_LOW(OneWire_t *gp)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin<<16;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	889b      	ldrh	r3, [r3, #4]
 8001440:	461a      	mov	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	0412      	lsls	r2, r2, #16
 8001448:	611a      	str	r2, [r3, #16]
}	
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr

08001454 <ONEWIRE_HIGH>:
void ONEWIRE_HIGH(OneWire_t *gp)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	889a      	ldrh	r2, [r3, #4]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	611a      	str	r2, [r3, #16]
}	
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <ONEWIRE_INPUT>:
void ONEWIRE_INPUT(OneWire_t *gp)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_INPUT;
 8001478:	2300      	movs	r3, #0
 800147a:	60fb      	str	r3, [r7, #12]
	gpinit.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	613b      	str	r3, [r7, #16]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 8001480:	2303      	movs	r3, #3
 8001482:	617b      	str	r3, [r7, #20]
	gpinit.Pin = gp->GPIO_Pin;	
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	889b      	ldrh	r3, [r3, #4]
 8001488:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f107 0208 	add.w	r2, r7, #8
 8001492:	4611      	mov	r1, r2
 8001494:	4618      	mov	r0, r3
 8001496:	f002 f853 	bl	8003540 <HAL_GPIO_Init>
}	
 800149a:	bf00      	nop
 800149c:	3718      	adds	r7, #24
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <ONEWIRE_OUTPUT>:
void ONEWIRE_OUTPUT(OneWire_t *gp)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b086      	sub	sp, #24
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_OUTPUT_OD;
 80014aa:	2311      	movs	r3, #17
 80014ac:	60fb      	str	r3, [r7, #12]
	gpinit.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	613b      	str	r3, [r7, #16]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 80014b2:	2303      	movs	r3, #3
 80014b4:	617b      	str	r3, [r7, #20]
	gpinit.Pin = gp->GPIO_Pin;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	889b      	ldrh	r3, [r3, #4]
 80014ba:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f107 0208 	add.w	r2, r7, #8
 80014c4:	4611      	mov	r1, r2
 80014c6:	4618      	mov	r0, r3
 80014c8:	f002 f83a 	bl	8003540 <HAL_GPIO_Init>

}
 80014cc:	bf00      	nop
 80014ce:	3718      	adds	r7, #24
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <OneWire_Init>:
void OneWire_Init(OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) 
{	
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	4613      	mov	r3, r2
 80014e0:	80fb      	strh	r3, [r7, #6]
	m_busy_line = 0;
 80014e2:	4b14      	ldr	r3, [pc, #80]	@ (8001534 <OneWire_Init+0x60>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start(&_DS18B20_TIMER);
 80014e8:	4813      	ldr	r0, [pc, #76]	@ (8001538 <OneWire_Init+0x64>)
 80014ea:	f003 fea9 	bl	8005240 <HAL_TIM_Base_Start>

	OneWireStruct->GPIOx = GPIOx;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	68ba      	ldr	r2, [r7, #8]
 80014f2:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	88fa      	ldrh	r2, [r7, #6]
 80014f8:	809a      	strh	r2, [r3, #4]
	ONEWIRE_OUTPUT(OneWireStruct);
 80014fa:	68f8      	ldr	r0, [r7, #12]
 80014fc:	f7ff ffd1 	bl	80014a2 <ONEWIRE_OUTPUT>
	ONEWIRE_HIGH(OneWireStruct);
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	f7ff ffa7 	bl	8001454 <ONEWIRE_HIGH>
	OneWireDelay(1000);
 8001506:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800150a:	f001 fee7 	bl	80032dc <HAL_Delay>
	ONEWIRE_LOW(OneWireStruct);
 800150e:	68f8      	ldr	r0, [r7, #12]
 8001510:	f7ff ff90 	bl	8001434 <ONEWIRE_LOW>
	OneWireDelay(1000);
 8001514:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001518:	f001 fee0 	bl	80032dc <HAL_Delay>
	ONEWIRE_HIGH(OneWireStruct);
 800151c:	68f8      	ldr	r0, [r7, #12]
 800151e:	f7ff ff99 	bl	8001454 <ONEWIRE_HIGH>
	OneWireDelay(2000);
 8001522:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001526:	f001 fed9 	bl	80032dc <HAL_Delay>
}
 800152a:	bf00      	nop
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	20000227 	.word	0x20000227
 8001538:	2000070c 	.word	0x2000070c

0800153c <OneWire_Reset>:

inline uint8_t OneWire_Reset(OneWire_t* OneWireStruct)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff ff75 	bl	8001434 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff ffa9 	bl	80014a2 <ONEWIRE_OUTPUT>
	ONEWIRE_DELAY(480);
 8001550:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8001554:	f7ff ff56 	bl	8001404 <ONEWIRE_DELAY>
	ONEWIRE_DELAY(20);
 8001558:	2014      	movs	r0, #20
 800155a:	f7ff ff53 	bl	8001404 <ONEWIRE_DELAY>
	/* Release line and wait for 70us */
	m_busy_line = 1;
 800155e:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <OneWire_Reset+0x60>)
 8001560:	2201      	movs	r2, #1
 8001562:	701a      	strb	r2, [r3, #0]
	ONEWIRE_INPUT(OneWireStruct);
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff ff83 	bl	8001470 <ONEWIRE_INPUT>
	ONEWIRE_DELAY(70);
 800156a:	2046      	movs	r0, #70	@ 0x46
 800156c:	f7ff ff4a 	bl	8001404 <ONEWIRE_DELAY>
	/* Check bit value */
	i = HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	889b      	ldrh	r3, [r3, #4]
 8001578:	4619      	mov	r1, r3
 800157a:	4610      	mov	r0, r2
 800157c:	f002 f964 	bl	8003848 <HAL_GPIO_ReadPin>
 8001580:	4603      	mov	r3, r0
 8001582:	73fb      	strb	r3, [r7, #15]
	m_busy_line = 0;
 8001584:	4b05      	ldr	r3, [pc, #20]	@ (800159c <OneWire_Reset+0x60>)
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]
	
	/* Delay for 410 us */
	ONEWIRE_DELAY(410);
 800158a:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 800158e:	f7ff ff39 	bl	8001404 <ONEWIRE_DELAY>
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
 8001592:	7bfb      	ldrb	r3, [r7, #15]
}
 8001594:	4618      	mov	r0, r3
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20000227 	.word	0x20000227

080015a0 <OneWire_WriteBit>:

inline void OneWire_WriteBit(OneWire_t* OneWireStruct, uint8_t bit)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	460b      	mov	r3, r1
 80015aa:	70fb      	strb	r3, [r7, #3]


	if (bit) 
 80015ac:	78fb      	ldrb	r3, [r7, #3]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d024      	beq.n	80015fc <OneWire_WriteBit+0x5c>
	{
		/* Set line low */
		m_busy_line = 1;
 80015b2:	4b23      	ldr	r3, [pc, #140]	@ (8001640 <OneWire_WriteBit+0xa0>)
 80015b4:	2201      	movs	r2, #1
 80015b6:	701a      	strb	r2, [r3, #0]
		ONEWIRE_LOW(OneWireStruct);
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f7ff ff3b 	bl	8001434 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff ff6f 	bl	80014a2 <ONEWIRE_OUTPUT>
		ONEWIRE_DELAY(10);
 80015c4:	200a      	movs	r0, #10
 80015c6:	f7ff ff1d 	bl	8001404 <ONEWIRE_DELAY>
		m_busy_line = 0;
 80015ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001640 <OneWire_WriteBit+0xa0>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]

		/* Bit high */
		m_busy_line = 1;
 80015d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001640 <OneWire_WriteBit+0xa0>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	701a      	strb	r2, [r3, #0]
		ONEWIRE_INPUT(OneWireStruct);
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff ff4a 	bl	8001470 <ONEWIRE_INPUT>
		m_busy_line = 0;
 80015dc:	4b18      	ldr	r3, [pc, #96]	@ (8001640 <OneWire_WriteBit+0xa0>)
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]
		/* Wait for 55 us and release the line */

		ONEWIRE_DELAY(55);
 80015e2:	2037      	movs	r0, #55	@ 0x37
 80015e4:	f7ff ff0e 	bl	8001404 <ONEWIRE_DELAY>

		m_busy_line = 1;
 80015e8:	4b15      	ldr	r3, [pc, #84]	@ (8001640 <OneWire_WriteBit+0xa0>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	701a      	strb	r2, [r3, #0]
		ONEWIRE_INPUT(OneWireStruct);
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff ff3e 	bl	8001470 <ONEWIRE_INPUT>
		m_busy_line = 0;
 80015f4:	4b12      	ldr	r3, [pc, #72]	@ (8001640 <OneWire_WriteBit+0xa0>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	701a      	strb	r2, [r3, #0]
		ONEWIRE_INPUT(OneWireStruct);
		m_busy_line = 0;
	}


}
 80015fa:	e01d      	b.n	8001638 <OneWire_WriteBit+0x98>
		m_busy_line = 1;
 80015fc:	4b10      	ldr	r3, [pc, #64]	@ (8001640 <OneWire_WriteBit+0xa0>)
 80015fe:	2201      	movs	r2, #1
 8001600:	701a      	strb	r2, [r3, #0]
		ONEWIRE_LOW(OneWireStruct);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7ff ff16 	bl	8001434 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f7ff ff4a 	bl	80014a2 <ONEWIRE_OUTPUT>
		m_busy_line = 0;
 800160e:	4b0c      	ldr	r3, [pc, #48]	@ (8001640 <OneWire_WriteBit+0xa0>)
 8001610:	2200      	movs	r2, #0
 8001612:	701a      	strb	r2, [r3, #0]
		ONEWIRE_DELAY(65);
 8001614:	2041      	movs	r0, #65	@ 0x41
 8001616:	f7ff fef5 	bl	8001404 <ONEWIRE_DELAY>
		m_busy_line = 1;
 800161a:	4b09      	ldr	r3, [pc, #36]	@ (8001640 <OneWire_WriteBit+0xa0>)
 800161c:	2201      	movs	r2, #1
 800161e:	701a      	strb	r2, [r3, #0]
		ONEWIRE_INPUT(OneWireStruct);
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f7ff ff25 	bl	8001470 <ONEWIRE_INPUT>
		ONEWIRE_DELAY(5);
 8001626:	2005      	movs	r0, #5
 8001628:	f7ff feec 	bl	8001404 <ONEWIRE_DELAY>
		ONEWIRE_INPUT(OneWireStruct);
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f7ff ff1f 	bl	8001470 <ONEWIRE_INPUT>
		m_busy_line = 0;
 8001632:	4b03      	ldr	r3, [pc, #12]	@ (8001640 <OneWire_WriteBit+0xa0>)
 8001634:	2200      	movs	r2, #0
 8001636:	701a      	strb	r2, [r3, #0]
}
 8001638:	bf00      	nop
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20000227 	.word	0x20000227

08001644 <OneWire_ReadBit>:

inline uint8_t OneWire_ReadBit(OneWire_t* OneWireStruct) 
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	73fb      	strb	r3, [r7, #15]
	
	/* Line low */

	m_busy_line = 1;
 8001650:	4b1a      	ldr	r3, [pc, #104]	@ (80016bc <OneWire_ReadBit+0x78>)
 8001652:	2201      	movs	r2, #1
 8001654:	701a      	strb	r2, [r3, #0]
	ONEWIRE_LOW(OneWireStruct);
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff feec 	bl	8001434 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f7ff ff20 	bl	80014a2 <ONEWIRE_OUTPUT>

	ONEWIRE_DELAY(2);
 8001662:	2002      	movs	r0, #2
 8001664:	f7ff fece 	bl	8001404 <ONEWIRE_DELAY>
	m_busy_line = 0;
 8001668:	4b14      	ldr	r3, [pc, #80]	@ (80016bc <OneWire_ReadBit+0x78>)
 800166a:	2200      	movs	r2, #0
 800166c:	701a      	strb	r2, [r3, #0]

	/* Release line */
	m_busy_line = 1;
 800166e:	4b13      	ldr	r3, [pc, #76]	@ (80016bc <OneWire_ReadBit+0x78>)
 8001670:	2201      	movs	r2, #1
 8001672:	701a      	strb	r2, [r3, #0]
	ONEWIRE_INPUT(OneWireStruct);
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f7ff fefb 	bl	8001470 <ONEWIRE_INPUT>

	ONEWIRE_DELAY(10);
 800167a:	200a      	movs	r0, #10
 800167c:	f7ff fec2 	bl	8001404 <ONEWIRE_DELAY>
	m_busy_line = 0;
 8001680:	4b0e      	ldr	r3, [pc, #56]	@ (80016bc <OneWire_ReadBit+0x78>)
 8001682:	2200      	movs	r2, #0
 8001684:	701a      	strb	r2, [r3, #0]


	/* Read line value */
	m_busy_line = 1;
 8001686:	4b0d      	ldr	r3, [pc, #52]	@ (80016bc <OneWire_ReadBit+0x78>)
 8001688:	2201      	movs	r2, #1
 800168a:	701a      	strb	r2, [r3, #0]
	if (HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	889b      	ldrh	r3, [r3, #4]
 8001694:	4619      	mov	r1, r3
 8001696:	4610      	mov	r0, r2
 8001698:	f002 f8d6 	bl	8003848 <HAL_GPIO_ReadPin>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <OneWire_ReadBit+0x62>
		/* Bit is HIGH */
		bit = 1;
 80016a2:	2301      	movs	r3, #1
 80016a4:	73fb      	strb	r3, [r7, #15]
	}
	
	/* Wait 50us to complete 60us period */
	m_busy_line = 0;
 80016a6:	4b05      	ldr	r3, [pc, #20]	@ (80016bc <OneWire_ReadBit+0x78>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	701a      	strb	r2, [r3, #0]
	ONEWIRE_DELAY(50);
 80016ac:	2032      	movs	r0, #50	@ 0x32
 80016ae:	f7ff fea9 	bl	8001404 <ONEWIRE_DELAY>
	

	/* Return bit value */
	return bit;
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3710      	adds	r7, #16
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20000227 	.word	0x20000227

080016c0 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* OneWireStruct, uint8_t byte) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	460b      	mov	r3, r1
 80016ca:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 80016cc:	2308      	movs	r3, #8
 80016ce:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 80016d0:	e00a      	b.n	80016e8 <OneWire_WriteByte+0x28>
		/* LSB bit is first */
		OneWire_WriteBit(OneWireStruct, byte & 0x01);
 80016d2:	78fb      	ldrb	r3, [r7, #3]
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	4619      	mov	r1, r3
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f7ff ff5f 	bl	80015a0 <OneWire_WriteBit>
		byte >>= 1;
 80016e2:	78fb      	ldrb	r3, [r7, #3]
 80016e4:	085b      	lsrs	r3, r3, #1
 80016e6:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	1e5a      	subs	r2, r3, #1
 80016ec:	73fa      	strb	r2, [r7, #15]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d1ef      	bne.n	80016d2 <OneWire_WriteByte+0x12>
	}
}
 80016f2:	bf00      	nop
 80016f4:	bf00      	nop
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* OneWireStruct) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8001704:	2308      	movs	r3, #8
 8001706:	73fb      	strb	r3, [r7, #15]
 8001708:	2300      	movs	r3, #0
 800170a:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 800170c:	e00d      	b.n	800172a <OneWire_ReadByte+0x2e>
		byte >>= 1;
 800170e:	7bbb      	ldrb	r3, [r7, #14]
 8001710:	085b      	lsrs	r3, r3, #1
 8001712:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(OneWireStruct) << 7);
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff ff95 	bl	8001644 <OneWire_ReadBit>
 800171a:	4603      	mov	r3, r0
 800171c:	01db      	lsls	r3, r3, #7
 800171e:	b25a      	sxtb	r2, r3
 8001720:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001724:	4313      	orrs	r3, r2
 8001726:	b25b      	sxtb	r3, r3
 8001728:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 800172a:	7bfb      	ldrb	r3, [r7, #15]
 800172c:	1e5a      	subs	r2, r3, #1
 800172e:	73fa      	strb	r2, [r7, #15]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1ec      	bne.n	800170e <OneWire_ReadByte+0x12>
	}
	
	return byte;
 8001734:	7bbb      	ldrb	r3, [r7, #14]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void OneWire_SelectWithPointer(OneWire_t* OneWireStruct, uint8_t *ROM) {
 800173e:	b580      	push	{r7, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
 8001746:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 8001748:	2155      	movs	r1, #85	@ 0x55
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f7ff ffb8 	bl	80016c0 <OneWire_WriteByte>
	
	for (i = 0; i < 8; i++) {
 8001750:	2300      	movs	r3, #0
 8001752:	73fb      	strb	r3, [r7, #15]
 8001754:	e00a      	b.n	800176c <OneWire_SelectWithPointer+0x2e>
		OneWire_WriteByte(OneWireStruct, *(ROM + i));
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	4413      	add	r3, r2
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	4619      	mov	r1, r3
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff ffad 	bl	80016c0 <OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	3301      	adds	r3, #1
 800176a:	73fb      	strb	r3, [r7, #15]
 800176c:	7bfb      	ldrb	r3, [r7, #15]
 800176e:	2b07      	cmp	r3, #7
 8001770:	d9f1      	bls.n	8001756 <OneWire_SelectWithPointer+0x18>
	}	
}
 8001772:	bf00      	nop
 8001774:	bf00      	nop
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <OneWire_GetFullROM>:

void OneWire_GetFullROM(OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8001786:	2300      	movs	r3, #0
 8001788:	73fb      	strb	r3, [r7, #15]
 800178a:	e00a      	b.n	80017a2 <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 800178c:	7bfa      	ldrb	r2, [r7, #15]
 800178e:	7bfb      	ldrb	r3, [r7, #15]
 8001790:	6839      	ldr	r1, [r7, #0]
 8001792:	440b      	add	r3, r1
 8001794:	6879      	ldr	r1, [r7, #4]
 8001796:	440a      	add	r2, r1
 8001798:	7a52      	ldrb	r2, [r2, #9]
 800179a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 800179c:	7bfb      	ldrb	r3, [r7, #15]
 800179e:	3301      	adds	r3, #1
 80017a0:	73fb      	strb	r3, [r7, #15]
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	2b07      	cmp	r3, #7
 80017a6:	d9f1      	bls.n	800178c <OneWire_GetFullROM+0x10>
	}
}
 80017a8:	bf00      	nop
 80017aa:	bf00      	nop
 80017ac:	3714      	adds	r7, #20
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr

080017b4 <OneWire_CRC8>:

uint8_t OneWire_CRC8(uint8_t *addr, uint8_t len) {
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 80017c0:	2300      	movs	r3, #0
 80017c2:	73fb      	strb	r3, [r7, #15]
	
	while (len--) {
 80017c4:	e022      	b.n	800180c <OneWire_CRC8+0x58>
		inbyte = *addr++;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	1c5a      	adds	r2, r3, #1
 80017ca:	607a      	str	r2, [r7, #4]
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 80017d0:	2308      	movs	r3, #8
 80017d2:	737b      	strb	r3, [r7, #13]
 80017d4:	e017      	b.n	8001806 <OneWire_CRC8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 80017d6:	7bfa      	ldrb	r2, [r7, #15]
 80017d8:	7bbb      	ldrb	r3, [r7, #14]
 80017da:	4053      	eors	r3, r2
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	085b      	lsrs	r3, r3, #1
 80017e8:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 80017ea:	7b3b      	ldrb	r3, [r7, #12]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d004      	beq.n	80017fa <OneWire_CRC8+0x46>
				crc ^= 0x8C;
 80017f0:	7bfb      	ldrb	r3, [r7, #15]
 80017f2:	f083 0373 	eor.w	r3, r3, #115	@ 0x73
 80017f6:	43db      	mvns	r3, r3
 80017f8:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 80017fa:	7bbb      	ldrb	r3, [r7, #14]
 80017fc:	085b      	lsrs	r3, r3, #1
 80017fe:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8001800:	7b7b      	ldrb	r3, [r7, #13]
 8001802:	3b01      	subs	r3, #1
 8001804:	737b      	strb	r3, [r7, #13]
 8001806:	7b7b      	ldrb	r3, [r7, #13]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d1e4      	bne.n	80017d6 <OneWire_CRC8+0x22>
	while (len--) {
 800180c:	78fb      	ldrb	r3, [r7, #3]
 800180e:	1e5a      	subs	r2, r3, #1
 8001810:	70fa      	strb	r2, [r7, #3]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d1d7      	bne.n	80017c6 <OneWire_CRC8+0x12>
		}
	}
	
	/* Return calculated CRC */
	return crc;
 8001816:	7bfb      	ldrb	r3, [r7, #15]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr

08001822 <SSD1306_InvertDisplay>:
}



void SSD1306_InvertDisplay (int i)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
  if (i) SSD1306_WRITECOMMAND (SSD1306_INVERTDISPLAY);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d005      	beq.n	800183c <SSD1306_InvertDisplay+0x1a>
 8001830:	22a7      	movs	r2, #167	@ 0xa7
 8001832:	2100      	movs	r1, #0
 8001834:	2078      	movs	r0, #120	@ 0x78
 8001836:	f000 fb17 	bl	8001e68 <ssd1306_I2C_Write>

  else SSD1306_WRITECOMMAND (SSD1306_NORMALDISPLAY);

}
 800183a:	e004      	b.n	8001846 <SSD1306_InvertDisplay+0x24>
  else SSD1306_WRITECOMMAND (SSD1306_NORMALDISPLAY);
 800183c:	22a6      	movs	r2, #166	@ 0xa6
 800183e:	2100      	movs	r1, #0
 8001840:	2078      	movs	r0, #120	@ 0x78
 8001842:	f000 fb11 	bl	8001e68 <ssd1306_I2C_Write>
}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <SSD1306_DrawBitmap>:


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b086      	sub	sp, #24
 8001852:	af00      	add	r7, sp, #0
 8001854:	60ba      	str	r2, [r7, #8]
 8001856:	461a      	mov	r2, r3
 8001858:	4603      	mov	r3, r0
 800185a:	81fb      	strh	r3, [r7, #14]
 800185c:	460b      	mov	r3, r1
 800185e:	81bb      	strh	r3, [r7, #12]
 8001860:	4613      	mov	r3, r2
 8001862:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001864:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001868:	3307      	adds	r3, #7
 800186a:	2b00      	cmp	r3, #0
 800186c:	da00      	bge.n	8001870 <SSD1306_DrawBitmap+0x22>
 800186e:	3307      	adds	r3, #7
 8001870:	10db      	asrs	r3, r3, #3
 8001872:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 8001874:	2300      	movs	r3, #0
 8001876:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 8001878:	2300      	movs	r3, #0
 800187a:	82bb      	strh	r3, [r7, #20]
 800187c:	e044      	b.n	8001908 <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 800187e:	2300      	movs	r3, #0
 8001880:	827b      	strh	r3, [r7, #18]
 8001882:	e02f      	b.n	80018e4 <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 8001884:	8a7b      	ldrh	r3, [r7, #18]
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	2b00      	cmp	r3, #0
 800188c:	d003      	beq.n	8001896 <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 800188e:	7dfb      	ldrb	r3, [r7, #23]
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	75fb      	strb	r3, [r7, #23]
 8001894:	e012      	b.n	80018bc <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001896:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800189a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800189e:	fb03 f202 	mul.w	r2, r3, r2
 80018a2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	da00      	bge.n	80018ac <SSD1306_DrawBitmap+0x5e>
 80018aa:	3307      	adds	r3, #7
 80018ac:	10db      	asrs	r3, r3, #3
 80018ae:	b21b      	sxth	r3, r3
 80018b0:	4413      	add	r3, r2
 80018b2:	461a      	mov	r2, r3
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	4413      	add	r3, r2
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 80018bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	da09      	bge.n	80018d8 <SSD1306_DrawBitmap+0x8a>
 80018c4:	89fa      	ldrh	r2, [r7, #14]
 80018c6:	8a7b      	ldrh	r3, [r7, #18]
 80018c8:	4413      	add	r3, r2
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	89b9      	ldrh	r1, [r7, #12]
 80018ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80018d0:	b2d2      	uxtb	r2, r2
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 f92e 	bl	8001b34 <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 80018d8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80018dc:	b29b      	uxth	r3, r3
 80018de:	3301      	adds	r3, #1
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	827b      	strh	r3, [r7, #18]
 80018e4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80018e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	dbc9      	blt.n	8001884 <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 80018f0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	3301      	adds	r3, #1
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	82bb      	strh	r3, [r7, #20]
 80018fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001900:	b29b      	uxth	r3, r3
 8001902:	3301      	adds	r3, #1
 8001904:	b29b      	uxth	r3, r3
 8001906:	81bb      	strh	r3, [r7, #12]
 8001908:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800190c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001910:	429a      	cmp	r2, r3
 8001912:	dbb4      	blt.n	800187e <SSD1306_DrawBitmap+0x30>
        }
    }
}
 8001914:	bf00      	nop
 8001916:	bf00      	nop
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
	...

08001920 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001926:	f000 fa25 	bl	8001d74 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&H_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800192a:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800192e:	2201      	movs	r2, #1
 8001930:	2178      	movs	r1, #120	@ 0x78
 8001932:	485b      	ldr	r0, [pc, #364]	@ (8001aa0 <SSD1306_Init+0x180>)
 8001934:	f002 fa1c 	bl	8003d70 <HAL_I2C_IsDeviceReady>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800193e:	2300      	movs	r3, #0
 8001940:	e0a9      	b.n	8001a96 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001942:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001946:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001948:	e002      	b.n	8001950 <SSD1306_Init+0x30>
		p--;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3b01      	subs	r3, #1
 800194e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1f9      	bne.n	800194a <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001956:	22ae      	movs	r2, #174	@ 0xae
 8001958:	2100      	movs	r1, #0
 800195a:	2078      	movs	r0, #120	@ 0x78
 800195c:	f000 fa84 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8001960:	2220      	movs	r2, #32
 8001962:	2100      	movs	r1, #0
 8001964:	2078      	movs	r0, #120	@ 0x78
 8001966:	f000 fa7f 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800196a:	2210      	movs	r2, #16
 800196c:	2100      	movs	r1, #0
 800196e:	2078      	movs	r0, #120	@ 0x78
 8001970:	f000 fa7a 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001974:	22b0      	movs	r2, #176	@ 0xb0
 8001976:	2100      	movs	r1, #0
 8001978:	2078      	movs	r0, #120	@ 0x78
 800197a:	f000 fa75 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800197e:	22c8      	movs	r2, #200	@ 0xc8
 8001980:	2100      	movs	r1, #0
 8001982:	2078      	movs	r0, #120	@ 0x78
 8001984:	f000 fa70 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001988:	2200      	movs	r2, #0
 800198a:	2100      	movs	r1, #0
 800198c:	2078      	movs	r0, #120	@ 0x78
 800198e:	f000 fa6b 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001992:	2210      	movs	r2, #16
 8001994:	2100      	movs	r1, #0
 8001996:	2078      	movs	r0, #120	@ 0x78
 8001998:	f000 fa66 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800199c:	2240      	movs	r2, #64	@ 0x40
 800199e:	2100      	movs	r1, #0
 80019a0:	2078      	movs	r0, #120	@ 0x78
 80019a2:	f000 fa61 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80019a6:	2281      	movs	r2, #129	@ 0x81
 80019a8:	2100      	movs	r1, #0
 80019aa:	2078      	movs	r0, #120	@ 0x78
 80019ac:	f000 fa5c 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80019b0:	22ff      	movs	r2, #255	@ 0xff
 80019b2:	2100      	movs	r1, #0
 80019b4:	2078      	movs	r0, #120	@ 0x78
 80019b6:	f000 fa57 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80019ba:	22a1      	movs	r2, #161	@ 0xa1
 80019bc:	2100      	movs	r1, #0
 80019be:	2078      	movs	r0, #120	@ 0x78
 80019c0:	f000 fa52 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80019c4:	22a6      	movs	r2, #166	@ 0xa6
 80019c6:	2100      	movs	r1, #0
 80019c8:	2078      	movs	r0, #120	@ 0x78
 80019ca:	f000 fa4d 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80019ce:	22a8      	movs	r2, #168	@ 0xa8
 80019d0:	2100      	movs	r1, #0
 80019d2:	2078      	movs	r0, #120	@ 0x78
 80019d4:	f000 fa48 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80019d8:	223f      	movs	r2, #63	@ 0x3f
 80019da:	2100      	movs	r1, #0
 80019dc:	2078      	movs	r0, #120	@ 0x78
 80019de:	f000 fa43 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80019e2:	22a4      	movs	r2, #164	@ 0xa4
 80019e4:	2100      	movs	r1, #0
 80019e6:	2078      	movs	r0, #120	@ 0x78
 80019e8:	f000 fa3e 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80019ec:	22d3      	movs	r2, #211	@ 0xd3
 80019ee:	2100      	movs	r1, #0
 80019f0:	2078      	movs	r0, #120	@ 0x78
 80019f2:	f000 fa39 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80019f6:	2200      	movs	r2, #0
 80019f8:	2100      	movs	r1, #0
 80019fa:	2078      	movs	r0, #120	@ 0x78
 80019fc:	f000 fa34 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001a00:	22d5      	movs	r2, #213	@ 0xd5
 8001a02:	2100      	movs	r1, #0
 8001a04:	2078      	movs	r0, #120	@ 0x78
 8001a06:	f000 fa2f 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001a0a:	22f0      	movs	r2, #240	@ 0xf0
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	2078      	movs	r0, #120	@ 0x78
 8001a10:	f000 fa2a 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001a14:	22d9      	movs	r2, #217	@ 0xd9
 8001a16:	2100      	movs	r1, #0
 8001a18:	2078      	movs	r0, #120	@ 0x78
 8001a1a:	f000 fa25 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001a1e:	2222      	movs	r2, #34	@ 0x22
 8001a20:	2100      	movs	r1, #0
 8001a22:	2078      	movs	r0, #120	@ 0x78
 8001a24:	f000 fa20 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001a28:	22da      	movs	r2, #218	@ 0xda
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	2078      	movs	r0, #120	@ 0x78
 8001a2e:	f000 fa1b 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001a32:	2212      	movs	r2, #18
 8001a34:	2100      	movs	r1, #0
 8001a36:	2078      	movs	r0, #120	@ 0x78
 8001a38:	f000 fa16 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001a3c:	22db      	movs	r2, #219	@ 0xdb
 8001a3e:	2100      	movs	r1, #0
 8001a40:	2078      	movs	r0, #120	@ 0x78
 8001a42:	f000 fa11 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001a46:	2220      	movs	r2, #32
 8001a48:	2100      	movs	r1, #0
 8001a4a:	2078      	movs	r0, #120	@ 0x78
 8001a4c:	f000 fa0c 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001a50:	228d      	movs	r2, #141	@ 0x8d
 8001a52:	2100      	movs	r1, #0
 8001a54:	2078      	movs	r0, #120	@ 0x78
 8001a56:	f000 fa07 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001a5a:	2214      	movs	r2, #20
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	2078      	movs	r0, #120	@ 0x78
 8001a60:	f000 fa02 	bl	8001e68 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001a64:	22af      	movs	r2, #175	@ 0xaf
 8001a66:	2100      	movs	r1, #0
 8001a68:	2078      	movs	r0, #120	@ 0x78
 8001a6a:	f000 f9fd 	bl	8001e68 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001a6e:	222e      	movs	r2, #46	@ 0x2e
 8001a70:	2100      	movs	r1, #0
 8001a72:	2078      	movs	r0, #120	@ 0x78
 8001a74:	f000 f9f8 	bl	8001e68 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001a78:	2000      	movs	r0, #0
 8001a7a:	f000 f843 	bl	8001b04 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8001a7e:	f000 f813 	bl	8001aa8 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001a82:	4b08      	ldr	r3, [pc, #32]	@ (8001aa4 <SSD1306_Init+0x184>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001a88:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <SSD1306_Init+0x184>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001a8e:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <SSD1306_Init+0x184>)
 8001a90:	2201      	movs	r2, #1
 8001a92:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001a94:	2301      	movs	r3, #1
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000660 	.word	0x20000660
 8001aa4:	20000628 	.word	0x20000628

08001aa8 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001aae:	2300      	movs	r3, #0
 8001ab0:	71fb      	strb	r3, [r7, #7]
 8001ab2:	e01d      	b.n	8001af0 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	3b50      	subs	r3, #80	@ 0x50
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	461a      	mov	r2, r3
 8001abc:	2100      	movs	r1, #0
 8001abe:	2078      	movs	r0, #120	@ 0x78
 8001ac0:	f000 f9d2 	bl	8001e68 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	2078      	movs	r0, #120	@ 0x78
 8001aca:	f000 f9cd 	bl	8001e68 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001ace:	2210      	movs	r2, #16
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	2078      	movs	r0, #120	@ 0x78
 8001ad4:	f000 f9c8 	bl	8001e68 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001ad8:	79fb      	ldrb	r3, [r7, #7]
 8001ada:	01db      	lsls	r3, r3, #7
 8001adc:	4a08      	ldr	r2, [pc, #32]	@ (8001b00 <SSD1306_UpdateScreen+0x58>)
 8001ade:	441a      	add	r2, r3
 8001ae0:	2380      	movs	r3, #128	@ 0x80
 8001ae2:	2140      	movs	r1, #64	@ 0x40
 8001ae4:	2078      	movs	r0, #120	@ 0x78
 8001ae6:	f000 f959 	bl	8001d9c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	3301      	adds	r3, #1
 8001aee:	71fb      	strb	r3, [r7, #7]
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	2b07      	cmp	r3, #7
 8001af4:	d9de      	bls.n	8001ab4 <SSD1306_UpdateScreen+0xc>
	}
}
 8001af6:	bf00      	nop
 8001af8:	bf00      	nop
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000228 	.word	0x20000228

08001b04 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001b0e:	79fb      	ldrb	r3, [r7, #7]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <SSD1306_Fill+0x14>
 8001b14:	2300      	movs	r3, #0
 8001b16:	e000      	b.n	8001b1a <SSD1306_Fill+0x16>
 8001b18:	23ff      	movs	r3, #255	@ 0xff
 8001b1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4803      	ldr	r0, [pc, #12]	@ (8001b30 <SSD1306_Fill+0x2c>)
 8001b22:	f004 ff9d 	bl	8006a60 <memset>
}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000228 	.word	0x20000228

08001b34 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	80fb      	strh	r3, [r7, #6]
 8001b3e:	460b      	mov	r3, r1
 8001b40:	80bb      	strh	r3, [r7, #4]
 8001b42:	4613      	mov	r3, r2
 8001b44:	70fb      	strb	r3, [r7, #3]
	if (
 8001b46:	88fb      	ldrh	r3, [r7, #6]
 8001b48:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b4a:	d848      	bhi.n	8001bde <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001b4c:	88bb      	ldrh	r3, [r7, #4]
 8001b4e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b50:	d845      	bhi.n	8001bde <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001b52:	4b25      	ldr	r3, [pc, #148]	@ (8001be8 <SSD1306_DrawPixel+0xb4>)
 8001b54:	791b      	ldrb	r3, [r3, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d006      	beq.n	8001b68 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001b5a:	78fb      	ldrb	r3, [r7, #3]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	bf0c      	ite	eq
 8001b60:	2301      	moveq	r3, #1
 8001b62:	2300      	movne	r3, #0
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001b68:	78fb      	ldrb	r3, [r7, #3]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d11a      	bne.n	8001ba4 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001b6e:	88fa      	ldrh	r2, [r7, #6]
 8001b70:	88bb      	ldrh	r3, [r7, #4]
 8001b72:	08db      	lsrs	r3, r3, #3
 8001b74:	b298      	uxth	r0, r3
 8001b76:	4603      	mov	r3, r0
 8001b78:	01db      	lsls	r3, r3, #7
 8001b7a:	4413      	add	r3, r2
 8001b7c:	4a1b      	ldr	r2, [pc, #108]	@ (8001bec <SSD1306_DrawPixel+0xb8>)
 8001b7e:	5cd3      	ldrb	r3, [r2, r3]
 8001b80:	b25a      	sxtb	r2, r3
 8001b82:	88bb      	ldrh	r3, [r7, #4]
 8001b84:	f003 0307 	and.w	r3, r3, #7
 8001b88:	2101      	movs	r1, #1
 8001b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b8e:	b25b      	sxtb	r3, r3
 8001b90:	4313      	orrs	r3, r2
 8001b92:	b259      	sxtb	r1, r3
 8001b94:	88fa      	ldrh	r2, [r7, #6]
 8001b96:	4603      	mov	r3, r0
 8001b98:	01db      	lsls	r3, r3, #7
 8001b9a:	4413      	add	r3, r2
 8001b9c:	b2c9      	uxtb	r1, r1
 8001b9e:	4a13      	ldr	r2, [pc, #76]	@ (8001bec <SSD1306_DrawPixel+0xb8>)
 8001ba0:	54d1      	strb	r1, [r2, r3]
 8001ba2:	e01d      	b.n	8001be0 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001ba4:	88fa      	ldrh	r2, [r7, #6]
 8001ba6:	88bb      	ldrh	r3, [r7, #4]
 8001ba8:	08db      	lsrs	r3, r3, #3
 8001baa:	b298      	uxth	r0, r3
 8001bac:	4603      	mov	r3, r0
 8001bae:	01db      	lsls	r3, r3, #7
 8001bb0:	4413      	add	r3, r2
 8001bb2:	4a0e      	ldr	r2, [pc, #56]	@ (8001bec <SSD1306_DrawPixel+0xb8>)
 8001bb4:	5cd3      	ldrb	r3, [r2, r3]
 8001bb6:	b25a      	sxtb	r2, r3
 8001bb8:	88bb      	ldrh	r3, [r7, #4]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc4:	b25b      	sxtb	r3, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	b25b      	sxtb	r3, r3
 8001bca:	4013      	ands	r3, r2
 8001bcc:	b259      	sxtb	r1, r3
 8001bce:	88fa      	ldrh	r2, [r7, #6]
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	01db      	lsls	r3, r3, #7
 8001bd4:	4413      	add	r3, r2
 8001bd6:	b2c9      	uxtb	r1, r1
 8001bd8:	4a04      	ldr	r2, [pc, #16]	@ (8001bec <SSD1306_DrawPixel+0xb8>)
 8001bda:	54d1      	strb	r1, [r2, r3]
 8001bdc:	e000      	b.n	8001be0 <SSD1306_DrawPixel+0xac>
		return;
 8001bde:	bf00      	nop
	}
}
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bc80      	pop	{r7}
 8001be6:	4770      	bx	lr
 8001be8:	20000628 	.word	0x20000628
 8001bec:	20000228 	.word	0x20000228

08001bf0 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	460a      	mov	r2, r1
 8001bfa:	80fb      	strh	r3, [r7, #6]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001c00:	4a05      	ldr	r2, [pc, #20]	@ (8001c18 <SSD1306_GotoXY+0x28>)
 8001c02:	88fb      	ldrh	r3, [r7, #6]
 8001c04:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001c06:	4a04      	ldr	r2, [pc, #16]	@ (8001c18 <SSD1306_GotoXY+0x28>)
 8001c08:	88bb      	ldrh	r3, [r7, #4]
 8001c0a:	8053      	strh	r3, [r2, #2]
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	20000628 	.word	0x20000628

08001c1c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	6039      	str	r1, [r7, #0]
 8001c26:	71fb      	strb	r3, [r7, #7]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001c2c:	4b39      	ldr	r3, [pc, #228]	@ (8001d14 <SSD1306_Putc+0xf8>)
 8001c2e:	881b      	ldrh	r3, [r3, #0]
 8001c30:	461a      	mov	r2, r3
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	4413      	add	r3, r2
	if (
 8001c38:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c3a:	dc07      	bgt.n	8001c4c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001c3c:	4b35      	ldr	r3, [pc, #212]	@ (8001d14 <SSD1306_Putc+0xf8>)
 8001c3e:	885b      	ldrh	r3, [r3, #2]
 8001c40:	461a      	mov	r2, r3
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	785b      	ldrb	r3, [r3, #1]
 8001c46:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001c48:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c4a:	dd01      	ble.n	8001c50 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	e05d      	b.n	8001d0c <SSD1306_Putc+0xf0>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001c50:	2300      	movs	r3, #0
 8001c52:	617b      	str	r3, [r7, #20]
 8001c54:	e04b      	b.n	8001cee <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	3b20      	subs	r3, #32
 8001c5e:	6839      	ldr	r1, [r7, #0]
 8001c60:	7849      	ldrb	r1, [r1, #1]
 8001c62:	fb01 f303 	mul.w	r3, r1, r3
 8001c66:	4619      	mov	r1, r3
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	440b      	add	r3, r1
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	4413      	add	r3, r2
 8001c70:	881b      	ldrh	r3, [r3, #0]
 8001c72:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001c74:	2300      	movs	r3, #0
 8001c76:	613b      	str	r3, [r7, #16]
 8001c78:	e030      	b.n	8001cdc <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d010      	beq.n	8001cac <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001c8a:	4b22      	ldr	r3, [pc, #136]	@ (8001d14 <SSD1306_Putc+0xf8>)
 8001c8c:	881a      	ldrh	r2, [r3, #0]
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	4413      	add	r3, r2
 8001c94:	b298      	uxth	r0, r3
 8001c96:	4b1f      	ldr	r3, [pc, #124]	@ (8001d14 <SSD1306_Putc+0xf8>)
 8001c98:	885a      	ldrh	r2, [r3, #2]
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	4413      	add	r3, r2
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	79ba      	ldrb	r2, [r7, #6]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f7ff ff45 	bl	8001b34 <SSD1306_DrawPixel>
 8001caa:	e014      	b.n	8001cd6 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001cac:	4b19      	ldr	r3, [pc, #100]	@ (8001d14 <SSD1306_Putc+0xf8>)
 8001cae:	881a      	ldrh	r2, [r3, #0]
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	4413      	add	r3, r2
 8001cb6:	b298      	uxth	r0, r3
 8001cb8:	4b16      	ldr	r3, [pc, #88]	@ (8001d14 <SSD1306_Putc+0xf8>)
 8001cba:	885a      	ldrh	r2, [r3, #2]
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	4413      	add	r3, r2
 8001cc2:	b299      	uxth	r1, r3
 8001cc4:	79bb      	ldrb	r3, [r7, #6]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	bf0c      	ite	eq
 8001cca:	2301      	moveq	r3, #1
 8001ccc:	2300      	movne	r3, #0
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	f7ff ff2f 	bl	8001b34 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	613b      	str	r3, [r7, #16]
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d3c8      	bcc.n	8001c7a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	3301      	adds	r3, #1
 8001cec:	617b      	str	r3, [r7, #20]
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	785b      	ldrb	r3, [r3, #1]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d3ad      	bcc.n	8001c56 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001cfa:	4b06      	ldr	r3, [pc, #24]	@ (8001d14 <SSD1306_Putc+0xf8>)
 8001cfc:	881b      	ldrh	r3, [r3, #0]
 8001cfe:	683a      	ldr	r2, [r7, #0]
 8001d00:	7812      	ldrb	r2, [r2, #0]
 8001d02:	4413      	add	r3, r2
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	4b03      	ldr	r3, [pc, #12]	@ (8001d14 <SSD1306_Putc+0xf8>)
 8001d08:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	20000628 	.word	0x20000628

08001d18 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	4613      	mov	r3, r2
 8001d24:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001d26:	e012      	b.n	8001d4e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	79fa      	ldrb	r2, [r7, #7]
 8001d2e:	68b9      	ldr	r1, [r7, #8]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff ff73 	bl	8001c1c <SSD1306_Putc>
 8001d36:	4603      	mov	r3, r0
 8001d38:	461a      	mov	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d002      	beq.n	8001d48 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	e008      	b.n	8001d5a <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1e8      	bne.n	8001d28 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	781b      	ldrb	r3, [r3, #0]
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3710      	adds	r7, #16
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001d66:	2000      	movs	r0, #0
 8001d68:	f7ff fecc 	bl	8001b04 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001d6c:	f7ff fe9c 	bl	8001aa8 <SSD1306_UpdateScreen>
}
 8001d70:	bf00      	nop
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001d7a:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <ssd1306_I2C_Init+0x24>)
 8001d7c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001d7e:	e002      	b.n	8001d86 <ssd1306_I2C_Init+0x12>
		p--;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	3b01      	subs	r3, #1
 8001d84:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1f9      	bne.n	8001d80 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&H_I2C);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001d8c:	bf00      	nop
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bc80      	pop	{r7}
 8001d96:	4770      	bx	lr
 8001d98:	0003d090 	.word	0x0003d090

08001d9c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001d9c:	b590      	push	{r4, r7, lr}
 8001d9e:	b0c7      	sub	sp, #284	@ 0x11c
 8001da0:	af02      	add	r7, sp, #8
 8001da2:	4604      	mov	r4, r0
 8001da4:	4608      	mov	r0, r1
 8001da6:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001daa:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001dae:	600a      	str	r2, [r1, #0]
 8001db0:	4619      	mov	r1, r3
 8001db2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001db6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001dba:	4622      	mov	r2, r4
 8001dbc:	701a      	strb	r2, [r3, #0]
 8001dbe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001dc2:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	701a      	strb	r2, [r3, #0]
 8001dca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001dce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001dd2:	460a      	mov	r2, r1
 8001dd4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001dd6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001dda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001dde:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001de2:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001de6:	7812      	ldrb	r2, [r2, #0]
 8001de8:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001dea:	2300      	movs	r3, #0
 8001dec:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001df0:	e015      	b.n	8001e1e <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001df2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001df6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001dfa:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001dfe:	6812      	ldr	r2, [r2, #0]
 8001e00:	441a      	add	r2, r3
 8001e02:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001e06:	3301      	adds	r3, #1
 8001e08:	7811      	ldrb	r1, [r2, #0]
 8001e0a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001e0e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001e12:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001e14:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001e18:	3301      	adds	r3, #1
 8001e1a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001e1e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001e28:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001e2c:	8812      	ldrh	r2, [r2, #0]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d8df      	bhi.n	8001df2 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&H_I2C, address, dt, count+1, 10);
 8001e32:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001e36:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	b299      	uxth	r1, r3
 8001e3e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001e42:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001e46:	881b      	ldrh	r3, [r3, #0]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	f107 020c 	add.w	r2, r7, #12
 8001e50:	200a      	movs	r0, #10
 8001e52:	9000      	str	r0, [sp, #0]
 8001e54:	4803      	ldr	r0, [pc, #12]	@ (8001e64 <ssd1306_I2C_WriteMulti+0xc8>)
 8001e56:	f001 fe8d 	bl	8003b74 <HAL_I2C_Master_Transmit>
}
 8001e5a:	bf00      	nop
 8001e5c:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd90      	pop	{r4, r7, pc}
 8001e64:	20000660 	.word	0x20000660

08001e68 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af02      	add	r7, sp, #8
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
 8001e72:	460b      	mov	r3, r1
 8001e74:	71bb      	strb	r3, [r7, #6]
 8001e76:	4613      	mov	r3, r2
 8001e78:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001e7a:	79bb      	ldrb	r3, [r7, #6]
 8001e7c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001e7e:	797b      	ldrb	r3, [r7, #5]
 8001e80:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&H_I2C, address, dt, 2, 10);
 8001e82:	79fb      	ldrb	r3, [r7, #7]
 8001e84:	b299      	uxth	r1, r3
 8001e86:	f107 020c 	add.w	r2, r7, #12
 8001e8a:	230a      	movs	r3, #10
 8001e8c:	9300      	str	r3, [sp, #0]
 8001e8e:	2302      	movs	r3, #2
 8001e90:	4803      	ldr	r0, [pc, #12]	@ (8001ea0 <ssd1306_I2C_Write+0x38>)
 8001e92:	f001 fe6f 	bl	8003b74 <HAL_I2C_Master_Transmit>
}
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20000660 	.word	0x20000660

08001ea4 <checkButton>:
#include "oledController.h"
#include "heaterController.h"

int count = 0;

void checkButton() {
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
	if (g_f_sw_up) {		//    
 8001ea8:	4b15      	ldr	r3, [pc, #84]	@ (8001f00 <checkButton+0x5c>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d009      	beq.n	8001ec4 <checkButton+0x20>
		g_f_sw_up = 0;
 8001eb0:	4b13      	ldr	r3, [pc, #76]	@ (8001f00 <checkButton+0x5c>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	701a      	strb	r2, [r3, #0]
		count++;
 8001eb6:	4b13      	ldr	r3, [pc, #76]	@ (8001f04 <checkButton+0x60>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	4a11      	ldr	r2, [pc, #68]	@ (8001f04 <checkButton+0x60>)
 8001ebe:	6013      	str	r3, [r2, #0]
		temper_up();
 8001ec0:	f000 f9ac 	bl	800221c <temper_up>
	}
	if (g_f_sw_down) {		//    
 8001ec4:	4b10      	ldr	r3, [pc, #64]	@ (8001f08 <checkButton+0x64>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d004      	beq.n	8001ed6 <checkButton+0x32>
		g_f_sw_down = 0;
 8001ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8001f08 <checkButton+0x64>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	701a      	strb	r2, [r3, #0]
		temper_down();
 8001ed2:	f000 f9bb 	bl	800224c <temper_down>
	}
	if (g_f_sw_fix) {		//    
 8001ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8001f0c <checkButton+0x68>)
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d006      	beq.n	8001eec <checkButton+0x48>
		g_f_sw_fix = 0;
 8001ede:	4b0b      	ldr	r3, [pc, #44]	@ (8001f0c <checkButton+0x68>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	701a      	strb	r2, [r3, #0]
		startToggle();		//     
 8001ee4:	f000 fdac 	bl	8002a40 <startToggle>
		setFixedTemper();	//  
 8001ee8:	f000 f9c8 	bl	800227c <setFixedTemper>
	}
	if (g_f_sw_on) {		//  
 8001eec:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <checkButton+0x6c>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d002      	beq.n	8001efa <checkButton+0x56>
		g_f_sw_on = 0;
 8001ef4:	4b06      	ldr	r3, [pc, #24]	@ (8001f10 <checkButton+0x6c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	701a      	strb	r2, [r3, #0]
	}

}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	2000065a 	.word	0x2000065a
 8001f04:	20000630 	.word	0x20000630
 8001f08:	2000065b 	.word	0x2000065b
 8001f0c:	2000065c 	.word	0x2000065c
 8001f10:	2000065d 	.word	0x2000065d

08001f14 <getSwState>:

ON_OFF_t getSwState(){		// 
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(PB12_START_SW_PIN_GPIO_Port_GPIO_Port, PB12_START_SW_PIN_GPIO_Port_Pin)) {
 8001f18:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f1c:	4805      	ldr	r0, [pc, #20]	@ (8001f34 <getSwState+0x20>)
 8001f1e:	f001 fc93 	bl	8003848 <HAL_GPIO_ReadPin>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <getSwState+0x18>
		return OFF_t;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	e000      	b.n	8001f2e <getSwState+0x1a>
	} else {
		return ON_t;
 8001f2c:	2301      	movs	r3, #1
	}
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40010c00 	.word	0x40010c00

08001f38 <init_fnd>:
#include "fnd_controller.h"

uint8_t _LED_0F[29];
static SPI_HandleTypeDef * m_hspi;

void init_fnd(SPI_HandleTypeDef * hspi) {
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]


	_LED_0F[0] = 0xC0; //0
 8001f40:	4b2f      	ldr	r3, [pc, #188]	@ (8002000 <init_fnd+0xc8>)
 8001f42:	22c0      	movs	r2, #192	@ 0xc0
 8001f44:	701a      	strb	r2, [r3, #0]
	_LED_0F[1] = 0xF9; //1
 8001f46:	4b2e      	ldr	r3, [pc, #184]	@ (8002000 <init_fnd+0xc8>)
 8001f48:	22f9      	movs	r2, #249	@ 0xf9
 8001f4a:	705a      	strb	r2, [r3, #1]
	_LED_0F[2] = 0xA4; //2
 8001f4c:	4b2c      	ldr	r3, [pc, #176]	@ (8002000 <init_fnd+0xc8>)
 8001f4e:	22a4      	movs	r2, #164	@ 0xa4
 8001f50:	709a      	strb	r2, [r3, #2]
	_LED_0F[3] = 0xB0; //3
 8001f52:	4b2b      	ldr	r3, [pc, #172]	@ (8002000 <init_fnd+0xc8>)
 8001f54:	22b0      	movs	r2, #176	@ 0xb0
 8001f56:	70da      	strb	r2, [r3, #3]
	_LED_0F[4] = 0x99; //4
 8001f58:	4b29      	ldr	r3, [pc, #164]	@ (8002000 <init_fnd+0xc8>)
 8001f5a:	2299      	movs	r2, #153	@ 0x99
 8001f5c:	711a      	strb	r2, [r3, #4]
	_LED_0F[5] = 0x92; //5
 8001f5e:	4b28      	ldr	r3, [pc, #160]	@ (8002000 <init_fnd+0xc8>)
 8001f60:	2292      	movs	r2, #146	@ 0x92
 8001f62:	715a      	strb	r2, [r3, #5]
	_LED_0F[6] = 0x82; //6
 8001f64:	4b26      	ldr	r3, [pc, #152]	@ (8002000 <init_fnd+0xc8>)
 8001f66:	2282      	movs	r2, #130	@ 0x82
 8001f68:	719a      	strb	r2, [r3, #6]
	_LED_0F[7] = 0xF8; //7
 8001f6a:	4b25      	ldr	r3, [pc, #148]	@ (8002000 <init_fnd+0xc8>)
 8001f6c:	22f8      	movs	r2, #248	@ 0xf8
 8001f6e:	71da      	strb	r2, [r3, #7]
	_LED_0F[8] = 0x80; //8
 8001f70:	4b23      	ldr	r3, [pc, #140]	@ (8002000 <init_fnd+0xc8>)
 8001f72:	2280      	movs	r2, #128	@ 0x80
 8001f74:	721a      	strb	r2, [r3, #8]
	_LED_0F[9] = 0x90; //9
 8001f76:	4b22      	ldr	r3, [pc, #136]	@ (8002000 <init_fnd+0xc8>)
 8001f78:	2290      	movs	r2, #144	@ 0x90
 8001f7a:	725a      	strb	r2, [r3, #9]
	_LED_0F[10] = 0x88; //A
 8001f7c:	4b20      	ldr	r3, [pc, #128]	@ (8002000 <init_fnd+0xc8>)
 8001f7e:	2288      	movs	r2, #136	@ 0x88
 8001f80:	729a      	strb	r2, [r3, #10]
	_LED_0F[11] = 0x83; //b
 8001f82:	4b1f      	ldr	r3, [pc, #124]	@ (8002000 <init_fnd+0xc8>)
 8001f84:	2283      	movs	r2, #131	@ 0x83
 8001f86:	72da      	strb	r2, [r3, #11]
	_LED_0F[12] = 0xC6; //C
 8001f88:	4b1d      	ldr	r3, [pc, #116]	@ (8002000 <init_fnd+0xc8>)
 8001f8a:	22c6      	movs	r2, #198	@ 0xc6
 8001f8c:	731a      	strb	r2, [r3, #12]
	_LED_0F[13] = 0xA1; //d
 8001f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8002000 <init_fnd+0xc8>)
 8001f90:	22a1      	movs	r2, #161	@ 0xa1
 8001f92:	735a      	strb	r2, [r3, #13]
	_LED_0F[14] = 0x86; //E
 8001f94:	4b1a      	ldr	r3, [pc, #104]	@ (8002000 <init_fnd+0xc8>)
 8001f96:	2286      	movs	r2, #134	@ 0x86
 8001f98:	739a      	strb	r2, [r3, #14]
	_LED_0F[15] = 0x8E; //F
 8001f9a:	4b19      	ldr	r3, [pc, #100]	@ (8002000 <init_fnd+0xc8>)
 8001f9c:	228e      	movs	r2, #142	@ 0x8e
 8001f9e:	73da      	strb	r2, [r3, #15]
	_LED_0F[16] = 0xC2; //G
 8001fa0:	4b17      	ldr	r3, [pc, #92]	@ (8002000 <init_fnd+0xc8>)
 8001fa2:	22c2      	movs	r2, #194	@ 0xc2
 8001fa4:	741a      	strb	r2, [r3, #16]
	_LED_0F[17] = 0x89; //H
 8001fa6:	4b16      	ldr	r3, [pc, #88]	@ (8002000 <init_fnd+0xc8>)
 8001fa8:	2289      	movs	r2, #137	@ 0x89
 8001faa:	745a      	strb	r2, [r3, #17]
	_LED_0F[18] = 0xF9; //I
 8001fac:	4b14      	ldr	r3, [pc, #80]	@ (8002000 <init_fnd+0xc8>)
 8001fae:	22f9      	movs	r2, #249	@ 0xf9
 8001fb0:	749a      	strb	r2, [r3, #18]
	_LED_0F[19] = 0xF1; //J
 8001fb2:	4b13      	ldr	r3, [pc, #76]	@ (8002000 <init_fnd+0xc8>)
 8001fb4:	22f1      	movs	r2, #241	@ 0xf1
 8001fb6:	74da      	strb	r2, [r3, #19]
	_LED_0F[20] = 0xC3; //L
 8001fb8:	4b11      	ldr	r3, [pc, #68]	@ (8002000 <init_fnd+0xc8>)
 8001fba:	22c3      	movs	r2, #195	@ 0xc3
 8001fbc:	751a      	strb	r2, [r3, #20]
	_LED_0F[21] = 0xA9; //n
 8001fbe:	4b10      	ldr	r3, [pc, #64]	@ (8002000 <init_fnd+0xc8>)
 8001fc0:	22a9      	movs	r2, #169	@ 0xa9
 8001fc2:	755a      	strb	r2, [r3, #21]
	_LED_0F[22] = 0xC0; //O
 8001fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8002000 <init_fnd+0xc8>)
 8001fc6:	22c0      	movs	r2, #192	@ 0xc0
 8001fc8:	759a      	strb	r2, [r3, #22]
	_LED_0F[23] = 0x8C; //P
 8001fca:	4b0d      	ldr	r3, [pc, #52]	@ (8002000 <init_fnd+0xc8>)
 8001fcc:	228c      	movs	r2, #140	@ 0x8c
 8001fce:	75da      	strb	r2, [r3, #23]
	_LED_0F[24] = 0x98; //q
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002000 <init_fnd+0xc8>)
 8001fd2:	2298      	movs	r2, #152	@ 0x98
 8001fd4:	761a      	strb	r2, [r3, #24]
	_LED_0F[25] = 0x92; //S
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002000 <init_fnd+0xc8>)
 8001fd8:	2292      	movs	r2, #146	@ 0x92
 8001fda:	765a      	strb	r2, [r3, #25]
	_LED_0F[26] = 0xC1; //U
 8001fdc:	4b08      	ldr	r3, [pc, #32]	@ (8002000 <init_fnd+0xc8>)
 8001fde:	22c1      	movs	r2, #193	@ 0xc1
 8001fe0:	769a      	strb	r2, [r3, #26]
	_LED_0F[27] = 0x91; //Y
 8001fe2:	4b07      	ldr	r3, [pc, #28]	@ (8002000 <init_fnd+0xc8>)
 8001fe4:	2291      	movs	r2, #145	@ 0x91
 8001fe6:	76da      	strb	r2, [r3, #27]
	_LED_0F[28] = 0xFE; //hight -
 8001fe8:	4b05      	ldr	r3, [pc, #20]	@ (8002000 <init_fnd+0xc8>)
 8001fea:	22fe      	movs	r2, #254	@ 0xfe
 8001fec:	771a      	strb	r2, [r3, #28]
	m_hspi = hspi;
 8001fee:	4a05      	ldr	r2, [pc, #20]	@ (8002004 <init_fnd+0xcc>)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6013      	str	r3, [r2, #0]
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	20000634 	.word	0x20000634
 8002004:	20000654 	.word	0x20000654

08002008 <send>:

void send(uint8_t X) {
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	71fb      	strb	r3, [r7, #7]
//		X <<= 1;
//		HAL_GPIO_WritePin(FND_SCLK_GPIO_Port, FND_SCLK_Pin, LOW);
//		HAL_GPIO_WritePin(FND_SCLK_GPIO_Port, FND_SCLK_Pin, HIGH);
//	}

	HAL_SPI_Transmit(m_hspi, &X, 1, 100);
 8002012:	4b05      	ldr	r3, [pc, #20]	@ (8002028 <send+0x20>)
 8002014:	6818      	ldr	r0, [r3, #0]
 8002016:	1df9      	adds	r1, r7, #7
 8002018:	2364      	movs	r3, #100	@ 0x64
 800201a:	2201      	movs	r2, #1
 800201c:	f002 fec4 	bl	8004da8 <HAL_SPI_Transmit>
}
 8002020:	bf00      	nop
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000654 	.word	0x20000654

0800202c <send_port>:

void send_port(uint8_t X, uint8_t port) {
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	460a      	mov	r2, r1
 8002036:	71fb      	strb	r3, [r7, #7]
 8002038:	4613      	mov	r3, r2
 800203a:	71bb      	strb	r3, [r7, #6]
//	printf("2\r\n");
	send(X);
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff ffe2 	bl	8002008 <send>
	send(port);
 8002044:	79bb      	ldrb	r3, [r7, #6]
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff ffde 	bl	8002008 <send>
	HAL_GPIO_WritePin(FND_RCLK_GPIO_Port, FND_RCLK_Pin, LOW);
 800204c:	2200      	movs	r2, #0
 800204e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002052:	4806      	ldr	r0, [pc, #24]	@ (800206c <send_port+0x40>)
 8002054:	f001 fc0f 	bl	8003876 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FND_RCLK_GPIO_Port, FND_RCLK_Pin, HIGH);
 8002058:	2201      	movs	r2, #1
 800205a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800205e:	4803      	ldr	r0, [pc, #12]	@ (800206c <send_port+0x40>)
 8002060:	f001 fc09 	bl	8003876 <HAL_GPIO_WritePin>
}
 8002064:	bf00      	nop
 8002066:	3708      	adds	r7, #8
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40010c00 	.word	0x40010c00

08002070 <digit4_temper>:
	digit2(n, port, 0);
}

static uint8_t m_tempercount = 0;

void digit4_temper(int temper) {
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
	int n1, n2, n3, n4;
	n1 = (int) temper % 10;
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	4b4e      	ldr	r3, [pc, #312]	@ (80021b4 <digit4_temper+0x144>)
 800207c:	fb83 1302 	smull	r1, r3, r3, r2
 8002080:	1099      	asrs	r1, r3, #2
 8002082:	17d3      	asrs	r3, r2, #31
 8002084:	1ac9      	subs	r1, r1, r3
 8002086:	460b      	mov	r3, r1
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	440b      	add	r3, r1
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	617b      	str	r3, [r7, #20]
	n2 = (int) ((temper % 100)) / 10;
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	4b48      	ldr	r3, [pc, #288]	@ (80021b8 <digit4_temper+0x148>)
 8002096:	fb83 1302 	smull	r1, r3, r3, r2
 800209a:	1159      	asrs	r1, r3, #5
 800209c:	17d3      	asrs	r3, r2, #31
 800209e:	1acb      	subs	r3, r1, r3
 80020a0:	2164      	movs	r1, #100	@ 0x64
 80020a2:	fb01 f303 	mul.w	r3, r1, r3
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	4a42      	ldr	r2, [pc, #264]	@ (80021b4 <digit4_temper+0x144>)
 80020aa:	fb82 1203 	smull	r1, r2, r2, r3
 80020ae:	1092      	asrs	r2, r2, #2
 80020b0:	17db      	asrs	r3, r3, #31
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	613b      	str	r3, [r7, #16]
	n3 = (int) ((temper)) / 100;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a3f      	ldr	r2, [pc, #252]	@ (80021b8 <digit4_temper+0x148>)
 80020ba:	fb82 1203 	smull	r1, r2, r2, r3
 80020be:	1152      	asrs	r2, r2, #5
 80020c0:	17db      	asrs	r3, r3, #31
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	60fb      	str	r3, [r7, #12]
	n4 = (int) ((temper)) / 1000;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a3c      	ldr	r2, [pc, #240]	@ (80021bc <digit4_temper+0x14c>)
 80020ca:	fb82 1203 	smull	r1, r2, r2, r3
 80020ce:	1192      	asrs	r2, r2, #6
 80020d0:	17db      	asrs	r3, r3, #31
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	60bb      	str	r3, [r7, #8]
//	printf("digit4_temper\r\n");
	switch (m_tempercount) {
 80020d6:	4b3a      	ldr	r3, [pc, #232]	@ (80021c0 <digit4_temper+0x150>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b03      	cmp	r3, #3
 80020dc:	d838      	bhi.n	8002150 <digit4_temper+0xe0>
 80020de:	a201      	add	r2, pc, #4	@ (adr r2, 80020e4 <digit4_temper+0x74>)
 80020e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020e4:	080020f5 	.word	0x080020f5
 80020e8:	08002107 	.word	0x08002107
 80020ec:	0800211f 	.word	0x0800211f
 80020f0:	08002137 	.word	0x08002137
	case 0:
		send_port(_LED_0F[n1], 0b0001);
 80020f4:	4a33      	ldr	r2, [pc, #204]	@ (80021c4 <digit4_temper+0x154>)
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	4413      	add	r3, r2
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	2101      	movs	r1, #1
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff ff94 	bl	800202c <send_port>
		break;
 8002104:	e029      	b.n	800215a <digit4_temper+0xea>
	case 1:
		send_port(_LED_0F[n2] & 0x7F, 0b0010);
 8002106:	4a2f      	ldr	r2, [pc, #188]	@ (80021c4 <digit4_temper+0x154>)
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	4413      	add	r3, r2
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002112:	b2db      	uxtb	r3, r3
 8002114:	2102      	movs	r1, #2
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff ff88 	bl	800202c <send_port>
		break;
 800211c:	e01d      	b.n	800215a <digit4_temper+0xea>
	case 2:
		if (temper > 99) {
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2b63      	cmp	r3, #99	@ 0x63
 8002122:	dd17      	ble.n	8002154 <digit4_temper+0xe4>
			send_port(_LED_0F[n3], 0b0100);
 8002124:	4a27      	ldr	r2, [pc, #156]	@ (80021c4 <digit4_temper+0x154>)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	4413      	add	r3, r2
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2104      	movs	r1, #4
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff ff7c 	bl	800202c <send_port>
		}
		break;
 8002134:	e00e      	b.n	8002154 <digit4_temper+0xe4>
	case 3:
		if (temper > 999) {
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800213c:	db0c      	blt.n	8002158 <digit4_temper+0xe8>
			send_port(_LED_0F[n4], 0b1000);
 800213e:	4a21      	ldr	r2, [pc, #132]	@ (80021c4 <digit4_temper+0x154>)
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	4413      	add	r3, r2
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	2108      	movs	r1, #8
 8002148:	4618      	mov	r0, r3
 800214a:	f7ff ff6f 	bl	800202c <send_port>
		}
		break;
 800214e:	e003      	b.n	8002158 <digit4_temper+0xe8>
	default:
		break;
 8002150:	bf00      	nop
 8002152:	e002      	b.n	800215a <digit4_temper+0xea>
		break;
 8002154:	bf00      	nop
 8002156:	e000      	b.n	800215a <digit4_temper+0xea>
		break;
 8002158:	bf00      	nop
	}
	m_tempercount++;
 800215a:	4b19      	ldr	r3, [pc, #100]	@ (80021c0 <digit4_temper+0x150>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	3301      	adds	r3, #1
 8002160:	b2da      	uxtb	r2, r3
 8002162:	4b17      	ldr	r3, [pc, #92]	@ (80021c0 <digit4_temper+0x150>)
 8002164:	701a      	strb	r2, [r3, #0]
	if (temper > 999 && m_tempercount >= 4) {
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800216c:	db07      	blt.n	800217e <digit4_temper+0x10e>
 800216e:	4b14      	ldr	r3, [pc, #80]	@ (80021c0 <digit4_temper+0x150>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	2b03      	cmp	r3, #3
 8002174:	d903      	bls.n	800217e <digit4_temper+0x10e>
		m_tempercount = 0;
 8002176:	4b12      	ldr	r3, [pc, #72]	@ (80021c0 <digit4_temper+0x150>)
 8002178:	2200      	movs	r2, #0
 800217a:	701a      	strb	r2, [r3, #0]
 800217c:	e015      	b.n	80021aa <digit4_temper+0x13a>
	} else if (temper > 99 && m_tempercount >= 3) {
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2b63      	cmp	r3, #99	@ 0x63
 8002182:	dd07      	ble.n	8002194 <digit4_temper+0x124>
 8002184:	4b0e      	ldr	r3, [pc, #56]	@ (80021c0 <digit4_temper+0x150>)
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	2b02      	cmp	r3, #2
 800218a:	d903      	bls.n	8002194 <digit4_temper+0x124>
		m_tempercount = 0;
 800218c:	4b0c      	ldr	r3, [pc, #48]	@ (80021c0 <digit4_temper+0x150>)
 800218e:	2200      	movs	r2, #0
 8002190:	701a      	strb	r2, [r3, #0]
 8002192:	e00a      	b.n	80021aa <digit4_temper+0x13a>
	} else if (temper <= 99 && m_tempercount >= 2) {
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b63      	cmp	r3, #99	@ 0x63
 8002198:	dc07      	bgt.n	80021aa <digit4_temper+0x13a>
 800219a:	4b09      	ldr	r3, [pc, #36]	@ (80021c0 <digit4_temper+0x150>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d903      	bls.n	80021aa <digit4_temper+0x13a>
		m_tempercount = 0;
 80021a2:	4b07      	ldr	r3, [pc, #28]	@ (80021c0 <digit4_temper+0x150>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
	}
}
 80021a8:	e7ff      	b.n	80021aa <digit4_temper+0x13a>
 80021aa:	bf00      	nop
 80021ac:	3718      	adds	r7, #24
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	66666667 	.word	0x66666667
 80021b8:	51eb851f 	.word	0x51eb851f
 80021bc:	10624dd3 	.word	0x10624dd3
 80021c0:	20000658 	.word	0x20000658
 80021c4:	20000634 	.word	0x20000634

080021c8 <heaterControl>:
void initHeater(){
	m_state=0;
	heaterOnOff(OFF_t);
}

void heaterControl(float temper){
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]

	if(m_state){
 80021d0:	4b10      	ldr	r3, [pc, #64]	@ (8002214 <heaterControl+0x4c>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d00c      	beq.n	80021f2 <heaterControl+0x2a>

		if((int)temper >= (m_fixed_temper - GOING_UP_GAP)){
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f7fe fe17 	bl	8000e0c <__aeabi_f2iz>
 80021de:	4602      	mov	r2, r0
 80021e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002218 <heaterControl+0x50>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	3b05      	subs	r3, #5
 80021e6:	429a      	cmp	r2, r3
 80021e8:	db0f      	blt.n	800220a <heaterControl+0x42>
				heaterOnOff(OFF_t);
 80021ea:	2000      	movs	r0, #0
 80021ec:	f000 f85e 	bl	80022ac <heaterOnOff>
	}else{
		if((int)temper <  m_fixed_temper - GOING_DOWN_GAP){
			heaterOnOff(ON_t);
		}
	}
}
 80021f0:	e00b      	b.n	800220a <heaterControl+0x42>
		if((int)temper <  m_fixed_temper - GOING_DOWN_GAP){
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f7fe fe0a 	bl	8000e0c <__aeabi_f2iz>
 80021f8:	4602      	mov	r2, r0
 80021fa:	4b07      	ldr	r3, [pc, #28]	@ (8002218 <heaterControl+0x50>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	3b02      	subs	r3, #2
 8002200:	429a      	cmp	r2, r3
 8002202:	da02      	bge.n	800220a <heaterControl+0x42>
			heaterOnOff(ON_t);
 8002204:	2001      	movs	r0, #1
 8002206:	f000 f851 	bl	80022ac <heaterOnOff>
}
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000659 	.word	0x20000659
 8002218:	2000000c 	.word	0x2000000c

0800221c <temper_up>:

void temper_up(){
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0

	m_desired_temper++;		//      
 8002220:	4b09      	ldr	r3, [pc, #36]	@ (8002248 <temper_up+0x2c>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	3301      	adds	r3, #1
 8002226:	4a08      	ldr	r2, [pc, #32]	@ (8002248 <temper_up+0x2c>)
 8002228:	6013      	str	r3, [r2, #0]
	if(m_desired_temper > 99){	//   99  
 800222a:	4b07      	ldr	r3, [pc, #28]	@ (8002248 <temper_up+0x2c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2b63      	cmp	r3, #99	@ 0x63
 8002230:	dd02      	ble.n	8002238 <temper_up+0x1c>
		m_desired_temper = 0;		// 0 
 8002232:	4b05      	ldr	r3, [pc, #20]	@ (8002248 <temper_up+0x2c>)
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
	}
	printTemper(m_desired_temper);		//   
 8002238:	4b03      	ldr	r3, [pc, #12]	@ (8002248 <temper_up+0x2c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4618      	mov	r0, r3
 800223e:	f000 fcb3 	bl	8002ba8 <printTemper>
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000008 	.word	0x20000008

0800224c <temper_down>:

void temper_down(){
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0

	m_desired_temper--;		//     
 8002250:	4b09      	ldr	r3, [pc, #36]	@ (8002278 <temper_down+0x2c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	3b01      	subs	r3, #1
 8002256:	4a08      	ldr	r2, [pc, #32]	@ (8002278 <temper_down+0x2c>)
 8002258:	6013      	str	r3, [r2, #0]
	if(m_desired_temper < 0){		//   0 
 800225a:	4b07      	ldr	r3, [pc, #28]	@ (8002278 <temper_down+0x2c>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2b00      	cmp	r3, #0
 8002260:	da02      	bge.n	8002268 <temper_down+0x1c>
		m_desired_temper = 99;		// 99 
 8002262:	4b05      	ldr	r3, [pc, #20]	@ (8002278 <temper_down+0x2c>)
 8002264:	2263      	movs	r2, #99	@ 0x63
 8002266:	601a      	str	r2, [r3, #0]
	}
	printTemper(m_desired_temper);		//   
 8002268:	4b03      	ldr	r3, [pc, #12]	@ (8002278 <temper_down+0x2c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f000 fc9b 	bl	8002ba8 <printTemper>
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000008 	.word	0x20000008

0800227c <setFixedTemper>:

void setFixedTemper(){
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
	m_fixed_temper = m_desired_temper;
 8002280:	4b03      	ldr	r3, [pc, #12]	@ (8002290 <setFixedTemper+0x14>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a03      	ldr	r2, [pc, #12]	@ (8002294 <setFixedTemper+0x18>)
 8002286:	6013      	str	r3, [r2, #0]
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr
 8002290:	20000008 	.word	0x20000008
 8002294:	2000000c 	.word	0x2000000c

08002298 <getFixedTemper>:

int getFixedTemper(void){
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
	return m_desired_temper;
 800229c:	4b02      	ldr	r3, [pc, #8]	@ (80022a8 <getFixedTemper+0x10>)
 800229e:	681b      	ldr	r3, [r3, #0]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr
 80022a8:	20000008 	.word	0x20000008

080022ac <heaterOnOff>:


void heaterOnOff(uint8_t onOff){
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(PB5_RELAY_ON_OFF_CTRL_GPIO_Port, PB5_RELAY_ON_OFF_CTRL_Pin,onOff);
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	461a      	mov	r2, r3
 80022ba:	2120      	movs	r1, #32
 80022bc:	480c      	ldr	r0, [pc, #48]	@ (80022f0 <heaterOnOff+0x44>)
 80022be:	f001 fada 	bl	8003876 <HAL_GPIO_WritePin>
	m_state = onOff;
 80022c2:	4a0c      	ldr	r2, [pc, #48]	@ (80022f4 <heaterOnOff+0x48>)
 80022c4:	79fb      	ldrb	r3, [r7, #7]
 80022c6:	7013      	strb	r3, [r2, #0]

	if(onOff == ON_t){
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d106      	bne.n	80022dc <heaterOnOff+0x30>
		led2OnOff(ON_t);
 80022ce:	2001      	movs	r0, #1
 80022d0:	f000 f838 	bl	8002344 <led2OnOff>
		printHeaterState(ON_t);
 80022d4:	2001      	movs	r0, #1
 80022d6:	f000 fc91 	bl	8002bfc <printHeaterState>
	}else{
		led2OnOff(OFF_t);
		printHeaterState(OFF_t);
	}

}
 80022da:	e005      	b.n	80022e8 <heaterOnOff+0x3c>
		led2OnOff(OFF_t);
 80022dc:	2000      	movs	r0, #0
 80022de:	f000 f831 	bl	8002344 <led2OnOff>
		printHeaterState(OFF_t);
 80022e2:	2000      	movs	r0, #0
 80022e4:	f000 fc8a 	bl	8002bfc <printHeaterState>
}
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40010c00 	.word	0x40010c00
 80022f4:	20000659 	.word	0x20000659

080022f8 <getHeaterState>:


uint8_t getHeaterState(){
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
	return m_state;
 80022fc:	4b02      	ldr	r3, [pc, #8]	@ (8002308 <getHeaterState+0x10>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
}
 8002300:	4618      	mov	r0, r3
 8002302:	46bd      	mov	sp, r7
 8002304:	bc80      	pop	{r7}
 8002306:	4770      	bx	lr
 8002308:	20000659 	.word	0x20000659

0800230c <led1OnOff>:
#include "ledController.h"


void led1OnOff(ON_OFF_t on_off) {
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	71fb      	strb	r3, [r7, #7]

	if (on_off == ON_t) {
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d105      	bne.n	8002328 <led1OnOff+0x1c>
		HAL_GPIO_WritePin(PB6_LED1_GPIO_Port, PB6_LED1_Pin, 1);
 800231c:	2201      	movs	r2, #1
 800231e:	2140      	movs	r1, #64	@ 0x40
 8002320:	4807      	ldr	r0, [pc, #28]	@ (8002340 <led1OnOff+0x34>)
 8002322:	f001 faa8 	bl	8003876 <HAL_GPIO_WritePin>
	} else if (on_off == OFF_t) {
		HAL_GPIO_WritePin(PB6_LED1_GPIO_Port, PB6_LED1_Pin, 0);
	}
}
 8002326:	e007      	b.n	8002338 <led1OnOff+0x2c>
	} else if (on_off == OFF_t) {
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d104      	bne.n	8002338 <led1OnOff+0x2c>
		HAL_GPIO_WritePin(PB6_LED1_GPIO_Port, PB6_LED1_Pin, 0);
 800232e:	2200      	movs	r2, #0
 8002330:	2140      	movs	r1, #64	@ 0x40
 8002332:	4803      	ldr	r0, [pc, #12]	@ (8002340 <led1OnOff+0x34>)
 8002334:	f001 fa9f 	bl	8003876 <HAL_GPIO_WritePin>
}
 8002338:	bf00      	nop
 800233a:	3708      	adds	r7, #8
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40010c00 	.word	0x40010c00

08002344 <led2OnOff>:


void led2OnOff(ON_OFF_t on_off) {
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	71fb      	strb	r3, [r7, #7]

	if (on_off == ON_t) {
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d105      	bne.n	8002360 <led2OnOff+0x1c>
		HAL_GPIO_WritePin(PB7_LED1_GPIO_Port, PB7_LED1_Pin, 1);
 8002354:	2201      	movs	r2, #1
 8002356:	2180      	movs	r1, #128	@ 0x80
 8002358:	4807      	ldr	r0, [pc, #28]	@ (8002378 <led2OnOff+0x34>)
 800235a:	f001 fa8c 	bl	8003876 <HAL_GPIO_WritePin>
	} else if (on_off == OFF_t) {
		HAL_GPIO_WritePin(PB7_LED1_GPIO_Port, PB7_LED1_Pin, 0);
	}
}
 800235e:	e007      	b.n	8002370 <led2OnOff+0x2c>
	} else if (on_off == OFF_t) {
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d104      	bne.n	8002370 <led2OnOff+0x2c>
		HAL_GPIO_WritePin(PB7_LED1_GPIO_Port, PB7_LED1_Pin, 0);
 8002366:	2200      	movs	r2, #0
 8002368:	2180      	movs	r1, #128	@ 0x80
 800236a:	4803      	ldr	r0, [pc, #12]	@ (8002378 <led2OnOff+0x34>)
 800236c:	f001 fa83 	bl	8003876 <HAL_GPIO_WritePin>
}
 8002370:	bf00      	nop
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40010c00 	.word	0x40010c00

0800237c <_write>:
TIM_HandleTypeDef htim3;

UART_HandleTypeDef huart1;

/* USER CODE BEGIN PV */
int _write(int file, char *p, int len) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) p, len, 10);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	b29a      	uxth	r2, r3
 800238c:	230a      	movs	r3, #10
 800238e:	68b9      	ldr	r1, [r7, #8]
 8002390:	4803      	ldr	r0, [pc, #12]	@ (80023a0 <_write+0x24>)
 8002392:	f003 fb99 	bl	8005ac8 <HAL_UART_Transmit>
	return len;
 8002396:	687b      	ldr	r3, [r7, #4]
}
 8002398:	4618      	mov	r0, r3
 800239a:	3710      	adds	r7, #16
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	2000079c 	.word	0x2000079c

080023a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	float temper =0.0;
 80023aa:	f04f 0300 	mov.w	r3, #0
 80023ae:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023b0:	f000 ff32 	bl	8003218 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023b4:	f000 f85c 	bl	8002470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023b8:	f000 f9c6 	bl	8002748 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80023bc:	f000 f99a 	bl	80026f4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80023c0:	f000 f900 	bl	80025c4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80023c4:	f000 f94a 	bl	800265c <MX_TIM3_Init>
  MX_I2C2_Init();
 80023c8:	f000 f898 	bl	80024fc <MX_I2C2_Init>
  MX_SPI2_Init();
 80023cc:	f000 f8c4 	bl	8002558 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	SSD1306_Init();
 80023d0:	f7ff faa6 	bl	8001920 <SSD1306_Init>
	opening();
 80023d4:	f000 fa94 	bl	8002900 <opening>

	init_fnd(&hspi2);
 80023d8:	4821      	ldr	r0, [pc, #132]	@ (8002460 <main+0xbc>)
 80023da:	f7ff fdad 	bl	8001f38 <init_fnd>

	HAL_TIM_Base_Start_IT(&htim3);
 80023de:	4821      	ldr	r0, [pc, #132]	@ (8002464 <main+0xc0>)
 80023e0:	f002 ff78 	bl	80052d4 <HAL_TIM_Base_Start_IT>

	Ds18b20_Init_Simple();
 80023e4:	f7fe fd54 	bl	8000e90 <Ds18b20_Init_Simple>
	static int m_first = 0;

	while (1)
	  {

		checkButton();
 80023e8:	f7ff fd5c 	bl	8001ea4 <checkButton>

		  if((m_count > 100) || !m_first){
 80023ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002468 <main+0xc4>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b64      	cmp	r3, #100	@ 0x64
 80023f2:	dc03      	bgt.n	80023fc <main+0x58>
 80023f4:	4b1d      	ldr	r3, [pc, #116]	@ (800246c <main+0xc8>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d127      	bne.n	800244c <main+0xa8>
			  if(!isConverting()){
 80023fc:	f7fe fd3e 	bl	8000e7c <isConverting>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <main+0x66>
					  StartConverting();
 8002406:	f7fe fd87 	bl	8000f18 <StartConverting>
				  }

				  checkConverting();
 800240a:	f7fe fd9b 	bl	8000f44 <checkConverting>

				  if(!isConverting()){
 800240e:	f7fe fd35 	bl	8000e7c <isConverting>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d119      	bne.n	800244c <main+0xa8>
					  temper = getTemper();
 8002418:	f7fe fdb0 	bl	8000f7c <getTemper>
 800241c:	6078      	str	r0, [r7, #4]
					  if(getSwState() == ON_t){
 800241e:	f7ff fd79 	bl	8001f14 <getSwState>
 8002422:	4603      	mov	r3, r0
 8002424:	2b01      	cmp	r3, #1
 8002426:	d103      	bne.n	8002430 <main+0x8c>
						  heaterControl(temper);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f7ff fecd 	bl	80021c8 <heaterControl>
 800242e:	e007      	b.n	8002440 <main+0x9c>
					  }else{
						  if(getHeaterState() == ON_t){
 8002430:	f7ff ff62 	bl	80022f8 <getHeaterState>
 8002434:	4603      	mov	r3, r0
 8002436:	2b01      	cmp	r3, #1
 8002438:	d102      	bne.n	8002440 <main+0x9c>
							  heaterOnOff(OFF_t);
 800243a:	2000      	movs	r0, #0
 800243c:	f7ff ff36 	bl	80022ac <heaterOnOff>
						  }
					  }
					  m_count = 0;
 8002440:	4b09      	ldr	r3, [pc, #36]	@ (8002468 <main+0xc4>)
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]
					  m_first = 1;
 8002446:	4b09      	ldr	r3, [pc, #36]	@ (800246c <main+0xc8>)
 8002448:	2201      	movs	r2, #1
 800244a:	601a      	str	r2, [r3, #0]
				  }
		  }

		  m_count++;
 800244c:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <main+0xc4>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	3301      	adds	r3, #1
 8002452:	4a05      	ldr	r2, [pc, #20]	@ (8002468 <main+0xc4>)
 8002454:	6013      	str	r3, [r2, #0]
		  HAL_Delay(10);
 8002456:	200a      	movs	r0, #10
 8002458:	f000 ff40 	bl	80032dc <HAL_Delay>
		checkButton();
 800245c:	e7c4      	b.n	80023e8 <main+0x44>
 800245e:	bf00      	nop
 8002460:	200006b4 	.word	0x200006b4
 8002464:	20000754 	.word	0x20000754
 8002468:	200007e4 	.word	0x200007e4
 800246c:	200007e8 	.word	0x200007e8

08002470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b090      	sub	sp, #64	@ 0x40
 8002474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002476:	f107 0318 	add.w	r3, r7, #24
 800247a:	2228      	movs	r2, #40	@ 0x28
 800247c:	2100      	movs	r1, #0
 800247e:	4618      	mov	r0, r3
 8002480:	f004 faee 	bl	8006a60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002484:	1d3b      	adds	r3, r7, #4
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	605a      	str	r2, [r3, #4]
 800248c:	609a      	str	r2, [r3, #8]
 800248e:	60da      	str	r2, [r3, #12]
 8002490:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002492:	2301      	movs	r3, #1
 8002494:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002496:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800249a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800249c:	2300      	movs	r3, #0
 800249e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024a0:	2301      	movs	r3, #1
 80024a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024a4:	2302      	movs	r3, #2
 80024a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80024ae:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80024b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024b4:	f107 0318 	add.w	r3, r7, #24
 80024b8:	4618      	mov	r0, r3
 80024ba:	f001 ffe1 	bl	8004480 <HAL_RCC_OscConfig>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80024c4:	f000 fa16 	bl	80028f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024c8:	230f      	movs	r3, #15
 80024ca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024cc:	2302      	movs	r3, #2
 80024ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024d0:	2300      	movs	r3, #0
 80024d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024de:	1d3b      	adds	r3, r7, #4
 80024e0:	2102      	movs	r1, #2
 80024e2:	4618      	mov	r0, r3
 80024e4:	f002 fa4e 	bl	8004984 <HAL_RCC_ClockConfig>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80024ee:	f000 fa01 	bl	80028f4 <Error_Handler>
  }
}
 80024f2:	bf00      	nop
 80024f4:	3740      	adds	r7, #64	@ 0x40
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002500:	4b12      	ldr	r3, [pc, #72]	@ (800254c <MX_I2C2_Init+0x50>)
 8002502:	4a13      	ldr	r2, [pc, #76]	@ (8002550 <MX_I2C2_Init+0x54>)
 8002504:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8002506:	4b11      	ldr	r3, [pc, #68]	@ (800254c <MX_I2C2_Init+0x50>)
 8002508:	4a12      	ldr	r2, [pc, #72]	@ (8002554 <MX_I2C2_Init+0x58>)
 800250a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800250c:	4b0f      	ldr	r3, [pc, #60]	@ (800254c <MX_I2C2_Init+0x50>)
 800250e:	2200      	movs	r2, #0
 8002510:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002512:	4b0e      	ldr	r3, [pc, #56]	@ (800254c <MX_I2C2_Init+0x50>)
 8002514:	2200      	movs	r2, #0
 8002516:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002518:	4b0c      	ldr	r3, [pc, #48]	@ (800254c <MX_I2C2_Init+0x50>)
 800251a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800251e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002520:	4b0a      	ldr	r3, [pc, #40]	@ (800254c <MX_I2C2_Init+0x50>)
 8002522:	2200      	movs	r2, #0
 8002524:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002526:	4b09      	ldr	r3, [pc, #36]	@ (800254c <MX_I2C2_Init+0x50>)
 8002528:	2200      	movs	r2, #0
 800252a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800252c:	4b07      	ldr	r3, [pc, #28]	@ (800254c <MX_I2C2_Init+0x50>)
 800252e:	2200      	movs	r2, #0
 8002530:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002532:	4b06      	ldr	r3, [pc, #24]	@ (800254c <MX_I2C2_Init+0x50>)
 8002534:	2200      	movs	r2, #0
 8002536:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002538:	4804      	ldr	r0, [pc, #16]	@ (800254c <MX_I2C2_Init+0x50>)
 800253a:	f001 f9d7 	bl	80038ec <HAL_I2C_Init>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002544:	f000 f9d6 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20000660 	.word	0x20000660
 8002550:	40005800 	.word	0x40005800
 8002554:	00061a80 	.word	0x00061a80

08002558 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800255c:	4b17      	ldr	r3, [pc, #92]	@ (80025bc <MX_SPI2_Init+0x64>)
 800255e:	4a18      	ldr	r2, [pc, #96]	@ (80025c0 <MX_SPI2_Init+0x68>)
 8002560:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002562:	4b16      	ldr	r3, [pc, #88]	@ (80025bc <MX_SPI2_Init+0x64>)
 8002564:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002568:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800256a:	4b14      	ldr	r3, [pc, #80]	@ (80025bc <MX_SPI2_Init+0x64>)
 800256c:	2200      	movs	r2, #0
 800256e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002570:	4b12      	ldr	r3, [pc, #72]	@ (80025bc <MX_SPI2_Init+0x64>)
 8002572:	2200      	movs	r2, #0
 8002574:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002576:	4b11      	ldr	r3, [pc, #68]	@ (80025bc <MX_SPI2_Init+0x64>)
 8002578:	2202      	movs	r2, #2
 800257a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800257c:	4b0f      	ldr	r3, [pc, #60]	@ (80025bc <MX_SPI2_Init+0x64>)
 800257e:	2201      	movs	r2, #1
 8002580:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002582:	4b0e      	ldr	r3, [pc, #56]	@ (80025bc <MX_SPI2_Init+0x64>)
 8002584:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002588:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800258a:	4b0c      	ldr	r3, [pc, #48]	@ (80025bc <MX_SPI2_Init+0x64>)
 800258c:	2220      	movs	r2, #32
 800258e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002590:	4b0a      	ldr	r3, [pc, #40]	@ (80025bc <MX_SPI2_Init+0x64>)
 8002592:	2200      	movs	r2, #0
 8002594:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002596:	4b09      	ldr	r3, [pc, #36]	@ (80025bc <MX_SPI2_Init+0x64>)
 8002598:	2200      	movs	r2, #0
 800259a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800259c:	4b07      	ldr	r3, [pc, #28]	@ (80025bc <MX_SPI2_Init+0x64>)
 800259e:	2200      	movs	r2, #0
 80025a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80025a2:	4b06      	ldr	r3, [pc, #24]	@ (80025bc <MX_SPI2_Init+0x64>)
 80025a4:	220a      	movs	r2, #10
 80025a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80025a8:	4804      	ldr	r0, [pc, #16]	@ (80025bc <MX_SPI2_Init+0x64>)
 80025aa:	f002 fb79 	bl	8004ca0 <HAL_SPI_Init>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80025b4:	f000 f99e 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80025b8:	bf00      	nop
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	200006b4 	.word	0x200006b4
 80025c0:	40003800 	.word	0x40003800

080025c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b086      	sub	sp, #24
 80025c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025ca:	f107 0308 	add.w	r3, r7, #8
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	605a      	str	r2, [r3, #4]
 80025d4:	609a      	str	r2, [r3, #8]
 80025d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025d8:	463b      	mov	r3, r7
 80025da:	2200      	movs	r2, #0
 80025dc:	601a      	str	r2, [r3, #0]
 80025de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002658 <MX_TIM2_Init+0x94>)
 80025e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80025e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80025e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002658 <MX_TIM2_Init+0x94>)
 80025ea:	2247      	movs	r2, #71	@ 0x47
 80025ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002658 <MX_TIM2_Init+0x94>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF;
 80025f4:	4b18      	ldr	r3, [pc, #96]	@ (8002658 <MX_TIM2_Init+0x94>)
 80025f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025fc:	4b16      	ldr	r3, [pc, #88]	@ (8002658 <MX_TIM2_Init+0x94>)
 80025fe:	2200      	movs	r2, #0
 8002600:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002602:	4b15      	ldr	r3, [pc, #84]	@ (8002658 <MX_TIM2_Init+0x94>)
 8002604:	2200      	movs	r2, #0
 8002606:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002608:	4813      	ldr	r0, [pc, #76]	@ (8002658 <MX_TIM2_Init+0x94>)
 800260a:	f002 fdca 	bl	80051a2 <HAL_TIM_Base_Init>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002614:	f000 f96e 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002618:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800261c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800261e:	f107 0308 	add.w	r3, r7, #8
 8002622:	4619      	mov	r1, r3
 8002624:	480c      	ldr	r0, [pc, #48]	@ (8002658 <MX_TIM2_Init+0x94>)
 8002626:	f002 ff97 	bl	8005558 <HAL_TIM_ConfigClockSource>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002630:	f000 f960 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002634:	2300      	movs	r3, #0
 8002636:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002638:	2300      	movs	r3, #0
 800263a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800263c:	463b      	mov	r3, r7
 800263e:	4619      	mov	r1, r3
 8002640:	4805      	ldr	r0, [pc, #20]	@ (8002658 <MX_TIM2_Init+0x94>)
 8002642:	f003 f981 	bl	8005948 <HAL_TIMEx_MasterConfigSynchronization>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800264c:	f000 f952 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002650:	bf00      	nop
 8002652:	3718      	adds	r7, #24
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	2000070c 	.word	0x2000070c

0800265c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b086      	sub	sp, #24
 8002660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002662:	f107 0308 	add.w	r3, r7, #8
 8002666:	2200      	movs	r2, #0
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	605a      	str	r2, [r3, #4]
 800266c:	609a      	str	r2, [r3, #8]
 800266e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002670:	463b      	mov	r3, r7
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002678:	4b1c      	ldr	r3, [pc, #112]	@ (80026ec <MX_TIM3_Init+0x90>)
 800267a:	4a1d      	ldr	r2, [pc, #116]	@ (80026f0 <MX_TIM3_Init+0x94>)
 800267c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 800267e:	4b1b      	ldr	r3, [pc, #108]	@ (80026ec <MX_TIM3_Init+0x90>)
 8002680:	2247      	movs	r2, #71	@ 0x47
 8002682:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002684:	4b19      	ldr	r3, [pc, #100]	@ (80026ec <MX_TIM3_Init+0x90>)
 8002686:	2200      	movs	r2, #0
 8002688:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 800268a:	4b18      	ldr	r3, [pc, #96]	@ (80026ec <MX_TIM3_Init+0x90>)
 800268c:	2231      	movs	r2, #49	@ 0x31
 800268e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002690:	4b16      	ldr	r3, [pc, #88]	@ (80026ec <MX_TIM3_Init+0x90>)
 8002692:	2200      	movs	r2, #0
 8002694:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002696:	4b15      	ldr	r3, [pc, #84]	@ (80026ec <MX_TIM3_Init+0x90>)
 8002698:	2200      	movs	r2, #0
 800269a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800269c:	4813      	ldr	r0, [pc, #76]	@ (80026ec <MX_TIM3_Init+0x90>)
 800269e:	f002 fd80 	bl	80051a2 <HAL_TIM_Base_Init>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80026a8:	f000 f924 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80026b2:	f107 0308 	add.w	r3, r7, #8
 80026b6:	4619      	mov	r1, r3
 80026b8:	480c      	ldr	r0, [pc, #48]	@ (80026ec <MX_TIM3_Init+0x90>)
 80026ba:	f002 ff4d 	bl	8005558 <HAL_TIM_ConfigClockSource>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80026c4:	f000 f916 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026c8:	2300      	movs	r3, #0
 80026ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026cc:	2300      	movs	r3, #0
 80026ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026d0:	463b      	mov	r3, r7
 80026d2:	4619      	mov	r1, r3
 80026d4:	4805      	ldr	r0, [pc, #20]	@ (80026ec <MX_TIM3_Init+0x90>)
 80026d6:	f003 f937 	bl	8005948 <HAL_TIMEx_MasterConfigSynchronization>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80026e0:	f000 f908 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80026e4:	bf00      	nop
 80026e6:	3718      	adds	r7, #24
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	20000754 	.word	0x20000754
 80026f0:	40000400 	.word	0x40000400

080026f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80026f8:	4b11      	ldr	r3, [pc, #68]	@ (8002740 <MX_USART1_UART_Init+0x4c>)
 80026fa:	4a12      	ldr	r2, [pc, #72]	@ (8002744 <MX_USART1_UART_Init+0x50>)
 80026fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80026fe:	4b10      	ldr	r3, [pc, #64]	@ (8002740 <MX_USART1_UART_Init+0x4c>)
 8002700:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002704:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002706:	4b0e      	ldr	r3, [pc, #56]	@ (8002740 <MX_USART1_UART_Init+0x4c>)
 8002708:	2200      	movs	r2, #0
 800270a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800270c:	4b0c      	ldr	r3, [pc, #48]	@ (8002740 <MX_USART1_UART_Init+0x4c>)
 800270e:	2200      	movs	r2, #0
 8002710:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002712:	4b0b      	ldr	r3, [pc, #44]	@ (8002740 <MX_USART1_UART_Init+0x4c>)
 8002714:	2200      	movs	r2, #0
 8002716:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002718:	4b09      	ldr	r3, [pc, #36]	@ (8002740 <MX_USART1_UART_Init+0x4c>)
 800271a:	220c      	movs	r2, #12
 800271c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800271e:	4b08      	ldr	r3, [pc, #32]	@ (8002740 <MX_USART1_UART_Init+0x4c>)
 8002720:	2200      	movs	r2, #0
 8002722:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002724:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <MX_USART1_UART_Init+0x4c>)
 8002726:	2200      	movs	r2, #0
 8002728:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800272a:	4805      	ldr	r0, [pc, #20]	@ (8002740 <MX_USART1_UART_Init+0x4c>)
 800272c:	f003 f97c 	bl	8005a28 <HAL_UART_Init>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002736:	f000 f8dd 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800273a:	bf00      	nop
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	2000079c 	.word	0x2000079c
 8002744:	40013800 	.word	0x40013800

08002748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b088      	sub	sp, #32
 800274c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800274e:	f107 0310 	add.w	r3, r7, #16
 8002752:	2200      	movs	r2, #0
 8002754:	601a      	str	r2, [r3, #0]
 8002756:	605a      	str	r2, [r3, #4]
 8002758:	609a      	str	r2, [r3, #8]
 800275a:	60da      	str	r2, [r3, #12]

//	  GPIO_InitTypeDef GPIO_InitStruct = {0};
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800275c:	4b60      	ldr	r3, [pc, #384]	@ (80028e0 <MX_GPIO_Init+0x198>)
 800275e:	699b      	ldr	r3, [r3, #24]
 8002760:	4a5f      	ldr	r2, [pc, #380]	@ (80028e0 <MX_GPIO_Init+0x198>)
 8002762:	f043 0310 	orr.w	r3, r3, #16
 8002766:	6193      	str	r3, [r2, #24]
 8002768:	4b5d      	ldr	r3, [pc, #372]	@ (80028e0 <MX_GPIO_Init+0x198>)
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	f003 0310 	and.w	r3, r3, #16
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002774:	4b5a      	ldr	r3, [pc, #360]	@ (80028e0 <MX_GPIO_Init+0x198>)
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	4a59      	ldr	r2, [pc, #356]	@ (80028e0 <MX_GPIO_Init+0x198>)
 800277a:	f043 0320 	orr.w	r3, r3, #32
 800277e:	6193      	str	r3, [r2, #24]
 8002780:	4b57      	ldr	r3, [pc, #348]	@ (80028e0 <MX_GPIO_Init+0x198>)
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	f003 0320 	and.w	r3, r3, #32
 8002788:	60bb      	str	r3, [r7, #8]
 800278a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800278c:	4b54      	ldr	r3, [pc, #336]	@ (80028e0 <MX_GPIO_Init+0x198>)
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	4a53      	ldr	r2, [pc, #332]	@ (80028e0 <MX_GPIO_Init+0x198>)
 8002792:	f043 0304 	orr.w	r3, r3, #4
 8002796:	6193      	str	r3, [r2, #24]
 8002798:	4b51      	ldr	r3, [pc, #324]	@ (80028e0 <MX_GPIO_Init+0x198>)
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	f003 0304 	and.w	r3, r3, #4
 80027a0:	607b      	str	r3, [r7, #4]
 80027a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027a4:	4b4e      	ldr	r3, [pc, #312]	@ (80028e0 <MX_GPIO_Init+0x198>)
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	4a4d      	ldr	r2, [pc, #308]	@ (80028e0 <MX_GPIO_Init+0x198>)
 80027aa:	f043 0308 	orr.w	r3, r3, #8
 80027ae:	6193      	str	r3, [r2, #24]
 80027b0:	4b4b      	ldr	r3, [pc, #300]	@ (80028e0 <MX_GPIO_Init+0x198>)
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	f003 0308 	and.w	r3, r3, #8
 80027b8:	603b      	str	r3, [r7, #0]
 80027ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED_GPIO_Port, GPIO_LED_Pin, GPIO_PIN_SET);
 80027bc:	2201      	movs	r2, #1
 80027be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027c2:	4848      	ldr	r0, [pc, #288]	@ (80028e4 <MX_GPIO_Init+0x19c>)
 80027c4:	f001 f857 	bl	8003876 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA2_TEMP_DATA_Pin|PA3_TEMP_DATA_Pin, GPIO_PIN_SET);
 80027c8:	2201      	movs	r2, #1
 80027ca:	210c      	movs	r1, #12
 80027cc:	4846      	ldr	r0, [pc, #280]	@ (80028e8 <MX_GPIO_Init+0x1a0>)
 80027ce:	f001 f852 	bl	8003876 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FND_RCLK_Pin|PB6_LED1_Pin|PB7_LED1_Pin, GPIO_PIN_SET);
 80027d2:	2201      	movs	r2, #1
 80027d4:	f244 01c0 	movw	r1, #16576	@ 0x40c0
 80027d8:	4844      	ldr	r0, [pc, #272]	@ (80028ec <MX_GPIO_Init+0x1a4>)
 80027da:	f001 f84c 	bl	8003876 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PB5_RELAY_ON_OFF_CTRL_GPIO_Port, PB5_RELAY_ON_OFF_CTRL_Pin, GPIO_PIN_RESET);
 80027de:	2200      	movs	r2, #0
 80027e0:	2120      	movs	r1, #32
 80027e2:	4842      	ldr	r0, [pc, #264]	@ (80028ec <MX_GPIO_Init+0x1a4>)
 80027e4:	f001 f847 	bl	8003876 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPIO_LED_Pin */
  GPIO_InitStruct.Pin = GPIO_LED_Pin;
 80027e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ee:	2301      	movs	r3, #1
 80027f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80027f2:	2302      	movs	r3, #2
 80027f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027f6:	2303      	movs	r3, #3
 80027f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 80027fa:	f107 0310 	add.w	r3, r7, #16
 80027fe:	4619      	mov	r1, r3
 8002800:	4838      	ldr	r0, [pc, #224]	@ (80028e4 <MX_GPIO_Init+0x19c>)
 8002802:	f000 fe9d 	bl	8003540 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_SW_Pin */
  GPIO_InitStruct.Pin = GPIO_SW_Pin;
 8002806:	2301      	movs	r3, #1
 8002808:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800280a:	2300      	movs	r3, #0
 800280c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800280e:	2301      	movs	r3, #1
 8002810:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIO_SW_GPIO_Port, &GPIO_InitStruct);
 8002812:	f107 0310 	add.w	r3, r7, #16
 8002816:	4619      	mov	r1, r3
 8002818:	4833      	ldr	r0, [pc, #204]	@ (80028e8 <MX_GPIO_Init+0x1a0>)
 800281a:	f000 fe91 	bl	8003540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2_TEMP_DATA_Pin PA3_TEMP_DATA_Pin */
  GPIO_InitStruct.Pin = PA2_TEMP_DATA_Pin|PA3_TEMP_DATA_Pin;
 800281e:	230c      	movs	r3, #12
 8002820:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002822:	2301      	movs	r3, #1
 8002824:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002826:	2301      	movs	r3, #1
 8002828:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800282a:	2303      	movs	r3, #3
 800282c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800282e:	f107 0310 	add.w	r3, r7, #16
 8002832:	4619      	mov	r1, r3
 8002834:	482c      	ldr	r0, [pc, #176]	@ (80028e8 <MX_GPIO_Init+0x1a0>)
 8002836:	f000 fe83 	bl	8003540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0_TEMP_SET_UP_Pin PB1_TEMP_SET_FIX_Pin PB2_TEMP_SET_DOWN_Pin */
  GPIO_InitStruct.Pin = PB0_TEMP_SET_UP_Pin|PB1_TEMP_SET_FIX_Pin|PB2_TEMP_SET_DOWN_Pin;
 800283a:	2307      	movs	r3, #7
 800283c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800283e:	4b2c      	ldr	r3, [pc, #176]	@ (80028f0 <MX_GPIO_Init+0x1a8>)
 8002840:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002842:	2301      	movs	r3, #1
 8002844:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002846:	f107 0310 	add.w	r3, r7, #16
 800284a:	4619      	mov	r1, r3
 800284c:	4827      	ldr	r0, [pc, #156]	@ (80028ec <MX_GPIO_Init+0x1a4>)
 800284e:	f000 fe77 	bl	8003540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12_START_SW_PIN_GPIO_Port_Pin */
  GPIO_InitStruct.Pin = PB12_START_SW_PIN_GPIO_Port_Pin;
 8002852:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002856:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800285c:	2301      	movs	r3, #1
 800285e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PB12_START_SW_PIN_GPIO_Port_GPIO_Port, &GPIO_InitStruct);
 8002860:	f107 0310 	add.w	r3, r7, #16
 8002864:	4619      	mov	r1, r3
 8002866:	4821      	ldr	r0, [pc, #132]	@ (80028ec <MX_GPIO_Init+0x1a4>)
 8002868:	f000 fe6a 	bl	8003540 <HAL_GPIO_Init>

  /*Configure GPIO pins : FND_RCLK_Pin PB6_LED1_Pin PB7_LED1_Pin */
  GPIO_InitStruct.Pin = FND_RCLK_Pin|PB6_LED1_Pin|PB7_LED1_Pin;
 800286c:	f244 03c0 	movw	r3, #16576	@ 0x40c0
 8002870:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002872:	2301      	movs	r3, #1
 8002874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002876:	2301      	movs	r3, #1
 8002878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800287a:	2303      	movs	r3, #3
 800287c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800287e:	f107 0310 	add.w	r3, r7, #16
 8002882:	4619      	mov	r1, r3
 8002884:	4819      	ldr	r0, [pc, #100]	@ (80028ec <MX_GPIO_Init+0x1a4>)
 8002886:	f000 fe5b 	bl	8003540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5_RELAY_ON_OFF_CTRL_Pin */
  GPIO_InitStruct.Pin = PB5_RELAY_ON_OFF_CTRL_Pin;
 800288a:	2320      	movs	r3, #32
 800288c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800288e:	2301      	movs	r3, #1
 8002890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002892:	2302      	movs	r3, #2
 8002894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002896:	2303      	movs	r3, #3
 8002898:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PB5_RELAY_ON_OFF_CTRL_GPIO_Port, &GPIO_InitStruct);
 800289a:	f107 0310 	add.w	r3, r7, #16
 800289e:	4619      	mov	r1, r3
 80028a0:	4812      	ldr	r0, [pc, #72]	@ (80028ec <MX_GPIO_Init+0x1a4>)
 80028a2:	f000 fe4d 	bl	8003540 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 9, 0);
 80028a6:	2200      	movs	r2, #0
 80028a8:	2109      	movs	r1, #9
 80028aa:	2006      	movs	r0, #6
 80028ac:	f000 fe11 	bl	80034d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80028b0:	2006      	movs	r0, #6
 80028b2:	f000 fe2a 	bl	800350a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 9, 0);
 80028b6:	2200      	movs	r2, #0
 80028b8:	2109      	movs	r1, #9
 80028ba:	2007      	movs	r0, #7
 80028bc:	f000 fe09 	bl	80034d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80028c0:	2007      	movs	r0, #7
 80028c2:	f000 fe22 	bl	800350a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 9, 0);
 80028c6:	2200      	movs	r2, #0
 80028c8:	2109      	movs	r1, #9
 80028ca:	2008      	movs	r0, #8
 80028cc:	f000 fe01 	bl	80034d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80028d0:	2008      	movs	r0, #8
 80028d2:	f000 fe1a 	bl	800350a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028d6:	bf00      	nop
 80028d8:	3720      	adds	r7, #32
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40021000 	.word	0x40021000
 80028e4:	40011000 	.word	0x40011000
 80028e8:	40010800 	.word	0x40010800
 80028ec:	40010c00 	.word	0x40010c00
 80028f0:	10210000 	.word	0x10210000

080028f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028f8:	b672      	cpsid	i
}
 80028fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80028fc:	bf00      	nop
 80028fe:	e7fd      	b.n	80028fc <Error_Handler+0x8>

08002900 <opening>:
static uint8_t m_toggle = 0;
static uint8_t m_toggle_count = 0;

void printTemperNoUpdate(int temper);

void opening() {
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af02      	add	r7, sp, #8

	SSD1306_GotoXY(0, 0);
 8002906:	2100      	movs	r1, #0
 8002908:	2000      	movs	r0, #0
 800290a:	f7ff f971 	bl	8001bf0 <SSD1306_GotoXY>
	SSD1306_Puts("Start!", &Font_11x18, 1);
 800290e:	2201      	movs	r2, #1
 8002910:	492c      	ldr	r1, [pc, #176]	@ (80029c4 <opening+0xc4>)
 8002912:	482d      	ldr	r0, [pc, #180]	@ (80029c8 <opening+0xc8>)
 8002914:	f7ff fa00 	bl	8001d18 <SSD1306_Puts>
	SSD1306_GotoXY(10, 20);
 8002918:	2114      	movs	r1, #20
 800291a:	200a      	movs	r0, #10
 800291c:	f7ff f968 	bl	8001bf0 <SSD1306_GotoXY>
	SSD1306_Puts("  Pepper :)", &Font_11x18, 1);
 8002920:	2201      	movs	r2, #1
 8002922:	4928      	ldr	r1, [pc, #160]	@ (80029c4 <opening+0xc4>)
 8002924:	4829      	ldr	r0, [pc, #164]	@ (80029cc <opening+0xcc>)
 8002926:	f7ff f9f7 	bl	8001d18 <SSD1306_Puts>
	SSD1306_GotoXY(22, 40);
 800292a:	2128      	movs	r1, #40	@ 0x28
 800292c:	2016      	movs	r0, #22
 800292e:	f7ff f95f 	bl	8001bf0 <SSD1306_GotoXY>
	SSD1306_Puts("dryer!!)", &Font_11x18, 1);
 8002932:	2201      	movs	r2, #1
 8002934:	4923      	ldr	r1, [pc, #140]	@ (80029c4 <opening+0xc4>)
 8002936:	4826      	ldr	r0, [pc, #152]	@ (80029d0 <opening+0xd0>)
 8002938:	f7ff f9ee 	bl	8001d18 <SSD1306_Puts>
	SSD1306_UpdateScreen(); // Start, Pepper, dryer  
 800293c:	f7ff f8b4 	bl	8001aa8 <SSD1306_UpdateScreen>
	HAL_Delay(5000);
 8002940:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002944:	f000 fcca 	bl	80032dc <HAL_Delay>
	SSD1306_InvertDisplay(1);	//  ()
 8002948:	2001      	movs	r0, #1
 800294a:	f7fe ff6a 	bl	8001822 <SSD1306_InvertDisplay>

	SSD1306_Clear();
 800294e:	f7ff fa08 	bl	8001d62 <SSD1306_Clear>
	SSD1306_DrawBitmap(0, 0, ojtubelog1, 128, 64, 1);	//   
 8002952:	2301      	movs	r3, #1
 8002954:	9301      	str	r3, [sp, #4]
 8002956:	2340      	movs	r3, #64	@ 0x40
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	2380      	movs	r3, #128	@ 0x80
 800295c:	4a1d      	ldr	r2, [pc, #116]	@ (80029d4 <opening+0xd4>)
 800295e:	2100      	movs	r1, #0
 8002960:	2000      	movs	r0, #0
 8002962:	f7fe ff74 	bl	800184e <SSD1306_DrawBitmap>
	SSD1306_UpdateScreen();	// 
 8002966:	f7ff f89f 	bl	8001aa8 <SSD1306_UpdateScreen>
	HAL_Delay(300);
 800296a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800296e:	f000 fcb5 	bl	80032dc <HAL_Delay>

	SSD1306_Clear();
 8002972:	f7ff f9f6 	bl	8001d62 <SSD1306_Clear>
	SSD1306_DrawBitmap(0, 0, ojtubelog2, 128, 64, 1);	//   
 8002976:	2301      	movs	r3, #1
 8002978:	9301      	str	r3, [sp, #4]
 800297a:	2340      	movs	r3, #64	@ 0x40
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	2380      	movs	r3, #128	@ 0x80
 8002980:	4a15      	ldr	r2, [pc, #84]	@ (80029d8 <opening+0xd8>)
 8002982:	2100      	movs	r1, #0
 8002984:	2000      	movs	r0, #0
 8002986:	f7fe ff62 	bl	800184e <SSD1306_DrawBitmap>
	SSD1306_UpdateScreen();	// 
 800298a:	f7ff f88d 	bl	8001aa8 <SSD1306_UpdateScreen>
	HAL_Delay(300);
 800298e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002992:	f000 fca3 	bl	80032dc <HAL_Delay>

	SSD1306_Clear();
 8002996:	f7ff f9e4 	bl	8001d62 <SSD1306_Clear>
	SSD1306_DrawBitmap(0, 0, ojtubelog3, 128, 64, 1);	//   
 800299a:	2301      	movs	r3, #1
 800299c:	9301      	str	r3, [sp, #4]
 800299e:	2340      	movs	r3, #64	@ 0x40
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	2380      	movs	r3, #128	@ 0x80
 80029a4:	4a0d      	ldr	r2, [pc, #52]	@ (80029dc <opening+0xdc>)
 80029a6:	2100      	movs	r1, #0
 80029a8:	2000      	movs	r0, #0
 80029aa:	f7fe ff50 	bl	800184e <SSD1306_DrawBitmap>
	SSD1306_UpdateScreen();	// 
 80029ae:	f7ff f87b 	bl	8001aa8 <SSD1306_UpdateScreen>
	HAL_Delay(5000);
 80029b2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80029b6:	f000 fc91 	bl	80032dc <HAL_Delay>
	printfDefault();
 80029ba:	f000 f851 	bl	8002a60 <printfDefault>
}
 80029be:	bf00      	nop
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20000000 	.word	0x20000000
 80029c8:	08008ca8 	.word	0x08008ca8
 80029cc:	08008cb0 	.word	0x08008cb0
 80029d0:	08008cbc 	.word	0x08008cbc
 80029d4:	08009a54 	.word	0x08009a54
 80029d8:	08009e54 	.word	0x08009e54
 80029dc:	0800a254 	.word	0x0800a254

080029e0 <toggleScreen>:
void toggleScreen() {
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0

	if(m_toggle_count > 0) {
 80029e4:	4b14      	ldr	r3, [pc, #80]	@ (8002a38 <toggleScreen+0x58>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d019      	beq.n	8002a20 <toggleScreen+0x40>
		if (!m_toggle) {
 80029ec:	4b13      	ldr	r3, [pc, #76]	@ (8002a3c <toggleScreen+0x5c>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d107      	bne.n	8002a04 <toggleScreen+0x24>
			SSD1306_Clear();
 80029f4:	f7ff f9b5 	bl	8001d62 <SSD1306_Clear>
			SSD1306_UpdateScreen();
 80029f8:	f7ff f856 	bl	8001aa8 <SSD1306_UpdateScreen>
			m_toggle = 1;
 80029fc:	4b0f      	ldr	r3, [pc, #60]	@ (8002a3c <toggleScreen+0x5c>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	701a      	strb	r2, [r3, #0]
 8002a02:	e00d      	b.n	8002a20 <toggleScreen+0x40>
		} else {
			printfBackground();
 8002a04:	f000 f886 	bl	8002b14 <printfBackground>
			printTemperNoUpdate(getFixedTemper());
 8002a08:	f7ff fc46 	bl	8002298 <getFixedTemper>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 f8a2 	bl	8002b58 <printTemperNoUpdate>
			printHeaterState(OFF_t);
 8002a14:	2000      	movs	r0, #0
 8002a16:	f000 f8f1 	bl	8002bfc <printHeaterState>
			m_toggle = 0;
 8002a1a:	4b08      	ldr	r3, [pc, #32]	@ (8002a3c <toggleScreen+0x5c>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	701a      	strb	r2, [r3, #0]
		}
	}
	if (m_toggle_count > 0) {
 8002a20:	4b05      	ldr	r3, [pc, #20]	@ (8002a38 <toggleScreen+0x58>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d005      	beq.n	8002a34 <toggleScreen+0x54>
		m_toggle_count--;
 8002a28:	4b03      	ldr	r3, [pc, #12]	@ (8002a38 <toggleScreen+0x58>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b2da      	uxtb	r2, r3
 8002a30:	4b01      	ldr	r3, [pc, #4]	@ (8002a38 <toggleScreen+0x58>)
 8002a32:	701a      	strb	r2, [r3, #0]
	}
}
 8002a34:	bf00      	nop
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	200007ed 	.word	0x200007ed
 8002a3c:	200007ec 	.word	0x200007ec

08002a40 <startToggle>:

void startToggle() {
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
	if (m_toggle_count == 0) {
 8002a44:	4b05      	ldr	r3, [pc, #20]	@ (8002a5c <startToggle+0x1c>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d102      	bne.n	8002a52 <startToggle+0x12>
		m_toggle_count = 4;		// On -> Off -> On -> Off ( 2)
 8002a4c:	4b03      	ldr	r3, [pc, #12]	@ (8002a5c <startToggle+0x1c>)
 8002a4e:	2204      	movs	r2, #4
 8002a50:	701a      	strb	r2, [r3, #0]
	}
}
 8002a52:	bf00      	nop
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	200007ed 	.word	0x200007ed

08002a60 <printfDefault>:

void printfDefault() {
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b09a      	sub	sp, #104	@ 0x68
 8002a64:	af00      	add	r7, sp, #0
	SSD1306_InvertDisplay(0);	// 
 8002a66:	2000      	movs	r0, #0
 8002a68:	f7fe fedb 	bl	8001822 <SSD1306_InvertDisplay>
	SSD1306_Clear();
 8002a6c:	f7ff f979 	bl	8001d62 <SSD1306_Clear>
	SSD1306_GotoXY(1, 0);
 8002a70:	2100      	movs	r1, #0
 8002a72:	2001      	movs	r0, #1
 8002a74:	f7ff f8bc 	bl	8001bf0 <SSD1306_GotoXY>
	SSD1306_Puts("Temper Work", &Font_11x18, 1);
 8002a78:	2201      	movs	r2, #1
 8002a7a:	4921      	ldr	r1, [pc, #132]	@ (8002b00 <printfDefault+0xa0>)
 8002a7c:	4821      	ldr	r0, [pc, #132]	@ (8002b04 <printfDefault+0xa4>)
 8002a7e:	f7ff f94b 	bl	8001d18 <SSD1306_Puts>
	SSD1306_GotoXY(0, 15);
 8002a82:	210f      	movs	r1, #15
 8002a84:	2000      	movs	r0, #0
 8002a86:	f7ff f8b3 	bl	8001bf0 <SSD1306_GotoXY>
	SSD1306_Puts("---------", &Font_11x18, 1);
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	491c      	ldr	r1, [pc, #112]	@ (8002b00 <printfDefault+0xa0>)
 8002a8e:	481e      	ldr	r0, [pc, #120]	@ (8002b08 <printfDefault+0xa8>)
 8002a90:	f7ff f942 	bl	8001d18 <SSD1306_Puts>
	SSD1306_GotoXY(14, 38);
 8002a94:	2126      	movs	r1, #38	@ 0x26
 8002a96:	200e      	movs	r0, #14
 8002a98:	f7ff f8aa 	bl	8001bf0 <SSD1306_GotoXY>

	char temper_str[100] = "";
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	607b      	str	r3, [r7, #4]
 8002aa0:	f107 0308 	add.w	r3, r7, #8
 8002aa4:	2260      	movs	r2, #96	@ 0x60
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f003 ffd9 	bl	8006a60 <memset>
	itoa(DEFAULT_TEMPER, temper_str, 10);
 8002aae:	1d3b      	adds	r3, r7, #4
 8002ab0:	220a      	movs	r2, #10
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	2019      	movs	r0, #25
 8002ab6:	f003 f9f3 	bl	8005ea0 <itoa>
	strcat(temper_str, ".0");		//    
 8002aba:	1d3b      	adds	r3, r7, #4
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7fd fb47 	bl	8000150 <strlen>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	1d3b      	adds	r3, r7, #4
 8002ac8:	4413      	add	r3, r2
 8002aca:	4a10      	ldr	r2, [pc, #64]	@ (8002b0c <printfDefault+0xac>)
 8002acc:	8811      	ldrh	r1, [r2, #0]
 8002ace:	7892      	ldrb	r2, [r2, #2]
 8002ad0:	8019      	strh	r1, [r3, #0]
 8002ad2:	709a      	strb	r2, [r3, #2]
	SSD1306_Puts(temper_str, &Font_11x18, 1);
 8002ad4:	1d3b      	adds	r3, r7, #4
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	4909      	ldr	r1, [pc, #36]	@ (8002b00 <printfDefault+0xa0>)
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff f91c 	bl	8001d18 <SSD1306_Puts>
	SSD1306_GotoXY(81, 38);
 8002ae0:	2126      	movs	r1, #38	@ 0x26
 8002ae2:	2051      	movs	r0, #81	@ 0x51
 8002ae4:	f7ff f884 	bl	8001bf0 <SSD1306_GotoXY>
	SSD1306_Puts("off", &Font_11x18, 1);
 8002ae8:	2201      	movs	r2, #1
 8002aea:	4905      	ldr	r1, [pc, #20]	@ (8002b00 <printfDefault+0xa0>)
 8002aec:	4808      	ldr	r0, [pc, #32]	@ (8002b10 <printfDefault+0xb0>)
 8002aee:	f7ff f913 	bl	8001d18 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8002af2:	f7fe ffd9 	bl	8001aa8 <SSD1306_UpdateScreen>

}
 8002af6:	bf00      	nop
 8002af8:	3768      	adds	r7, #104	@ 0x68
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20000000 	.word	0x20000000
 8002b04:	08008cc8 	.word	0x08008cc8
 8002b08:	08008cd4 	.word	0x08008cd4
 8002b0c:	08008ce0 	.word	0x08008ce0
 8002b10:	08008ce4 	.word	0x08008ce4

08002b14 <printfBackground>:

void printfBackground() {
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
	SSD1306_InvertDisplay(0);
 8002b18:	2000      	movs	r0, #0
 8002b1a:	f7fe fe82 	bl	8001822 <SSD1306_InvertDisplay>
	SSD1306_Clear();
 8002b1e:	f7ff f920 	bl	8001d62 <SSD1306_Clear>
	SSD1306_GotoXY(1, 0);
 8002b22:	2100      	movs	r1, #0
 8002b24:	2001      	movs	r0, #1
 8002b26:	f7ff f863 	bl	8001bf0 <SSD1306_GotoXY>
	SSD1306_Puts("Temper Work", &Font_11x18, 1);
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	4907      	ldr	r1, [pc, #28]	@ (8002b4c <printfBackground+0x38>)
 8002b2e:	4808      	ldr	r0, [pc, #32]	@ (8002b50 <printfBackground+0x3c>)
 8002b30:	f7ff f8f2 	bl	8001d18 <SSD1306_Puts>
	SSD1306_GotoXY(0, 15);
 8002b34:	210f      	movs	r1, #15
 8002b36:	2000      	movs	r0, #0
 8002b38:	f7ff f85a 	bl	8001bf0 <SSD1306_GotoXY>
	SSD1306_Puts("---------", &Font_11x18, 1);
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	4903      	ldr	r1, [pc, #12]	@ (8002b4c <printfBackground+0x38>)
 8002b40:	4804      	ldr	r0, [pc, #16]	@ (8002b54 <printfBackground+0x40>)
 8002b42:	f7ff f8e9 	bl	8001d18 <SSD1306_Puts>
}
 8002b46:	bf00      	nop
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	20000000 	.word	0x20000000
 8002b50:	08008cc8 	.word	0x08008cc8
 8002b54:	08008cd4 	.word	0x08008cd4

08002b58 <printTemperNoUpdate>:

void printTemperNoUpdate(int temper) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b09c      	sub	sp, #112	@ 0x70
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
	SSD1306_GotoXY(14, 38);
 8002b60:	2126      	movs	r1, #38	@ 0x26
 8002b62:	200e      	movs	r0, #14
 8002b64:	f7ff f844 	bl	8001bf0 <SSD1306_GotoXY>
	char temper_str[100] = "";
 8002b68:	2300      	movs	r3, #0
 8002b6a:	60fb      	str	r3, [r7, #12]
 8002b6c:	f107 0310 	add.w	r3, r7, #16
 8002b70:	2260      	movs	r2, #96	@ 0x60
 8002b72:	2100      	movs	r1, #0
 8002b74:	4618      	mov	r0, r3
 8002b76:	f003 ff73 	bl	8006a60 <memset>
	sprintf(temper_str, "%2d.0",temper);
 8002b7a:	f107 030c 	add.w	r3, r7, #12
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	4907      	ldr	r1, [pc, #28]	@ (8002ba0 <printTemperNoUpdate+0x48>)
 8002b82:	4618      	mov	r0, r3
 8002b84:	f003 fdea 	bl	800675c <siprintf>
	SSD1306_Puts(temper_str, &Font_11x18, 1);
 8002b88:	f107 030c 	add.w	r3, r7, #12
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	4905      	ldr	r1, [pc, #20]	@ (8002ba4 <printTemperNoUpdate+0x4c>)
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff f8c1 	bl	8001d18 <SSD1306_Puts>
}
 8002b96:	bf00      	nop
 8002b98:	3770      	adds	r7, #112	@ 0x70
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	08008ce8 	.word	0x08008ce8
 8002ba4:	20000000 	.word	0x20000000

08002ba8 <printTemper>:

void printTemper(int temper) {		//    
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b09c      	sub	sp, #112	@ 0x70
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
	SSD1306_GotoXY(14, 38);
 8002bb0:	2126      	movs	r1, #38	@ 0x26
 8002bb2:	200e      	movs	r0, #14
 8002bb4:	f7ff f81c 	bl	8001bf0 <SSD1306_GotoXY>
	char temper_str[100] = "";
 8002bb8:	2300      	movs	r3, #0
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	f107 0310 	add.w	r3, r7, #16
 8002bc0:	2260      	movs	r2, #96	@ 0x60
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f003 ff4b 	bl	8006a60 <memset>
	sprintf(temper_str, "%2d.0",temper);
 8002bca:	f107 030c 	add.w	r3, r7, #12
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	4908      	ldr	r1, [pc, #32]	@ (8002bf4 <printTemper+0x4c>)
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f003 fdc2 	bl	800675c <siprintf>
	SSD1306_Puts(temper_str, &Font_11x18, 1);
 8002bd8:	f107 030c 	add.w	r3, r7, #12
 8002bdc:	2201      	movs	r2, #1
 8002bde:	4906      	ldr	r1, [pc, #24]	@ (8002bf8 <printTemper+0x50>)
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff f899 	bl	8001d18 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8002be6:	f7fe ff5f 	bl	8001aa8 <SSD1306_UpdateScreen>
}
 8002bea:	bf00      	nop
 8002bec:	3770      	adds	r7, #112	@ 0x70
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	08008ce8 	.word	0x08008ce8
 8002bf8:	20000000 	.word	0x20000000

08002bfc <printHeaterState>:

void printHeaterState(ON_OFF_t onOff) {
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	4603      	mov	r3, r0
 8002c04:	71fb      	strb	r3, [r7, #7]
	SSD1306_GotoXY(81, 38);
 8002c06:	2126      	movs	r1, #38	@ 0x26
 8002c08:	2051      	movs	r0, #81	@ 0x51
 8002c0a:	f7fe fff1 	bl	8001bf0 <SSD1306_GotoXY>
	if (onOff == ON_t) {
 8002c0e:	79fb      	ldrb	r3, [r7, #7]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d105      	bne.n	8002c20 <printHeaterState+0x24>
		SSD1306_Puts("On ", &Font_11x18, 1);	//   
 8002c14:	2201      	movs	r2, #1
 8002c16:	4908      	ldr	r1, [pc, #32]	@ (8002c38 <printHeaterState+0x3c>)
 8002c18:	4808      	ldr	r0, [pc, #32]	@ (8002c3c <printHeaterState+0x40>)
 8002c1a:	f7ff f87d 	bl	8001d18 <SSD1306_Puts>
 8002c1e:	e004      	b.n	8002c2a <printHeaterState+0x2e>
	} else {
		SSD1306_Puts("Off", &Font_11x18, 1);
 8002c20:	2201      	movs	r2, #1
 8002c22:	4905      	ldr	r1, [pc, #20]	@ (8002c38 <printHeaterState+0x3c>)
 8002c24:	4806      	ldr	r0, [pc, #24]	@ (8002c40 <printHeaterState+0x44>)
 8002c26:	f7ff f877 	bl	8001d18 <SSD1306_Puts>
	}
	SSD1306_UpdateScreen();
 8002c2a:	f7fe ff3d 	bl	8001aa8 <SSD1306_UpdateScreen>
}
 8002c2e:	bf00      	nop
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	20000000 	.word	0x20000000
 8002c3c:	08008cf0 	.word	0x08008cf0
 8002c40:	08008cf4 	.word	0x08008cf4

08002c44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b085      	sub	sp, #20
 8002c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002c4a:	4b15      	ldr	r3, [pc, #84]	@ (8002ca0 <HAL_MspInit+0x5c>)
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	4a14      	ldr	r2, [pc, #80]	@ (8002ca0 <HAL_MspInit+0x5c>)
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	6193      	str	r3, [r2, #24]
 8002c56:	4b12      	ldr	r3, [pc, #72]	@ (8002ca0 <HAL_MspInit+0x5c>)
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	60bb      	str	r3, [r7, #8]
 8002c60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c62:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca0 <HAL_MspInit+0x5c>)
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	4a0e      	ldr	r2, [pc, #56]	@ (8002ca0 <HAL_MspInit+0x5c>)
 8002c68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c6c:	61d3      	str	r3, [r2, #28]
 8002c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca0 <HAL_MspInit+0x5c>)
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c76:	607b      	str	r3, [r7, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca4 <HAL_MspInit+0x60>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	60fb      	str	r3, [r7, #12]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002c86:	60fb      	str	r3, [r7, #12]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c8e:	60fb      	str	r3, [r7, #12]
 8002c90:	4a04      	ldr	r2, [pc, #16]	@ (8002ca4 <HAL_MspInit+0x60>)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c96:	bf00      	nop
 8002c98:	3714      	adds	r7, #20
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bc80      	pop	{r7}
 8002c9e:	4770      	bx	lr
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	40010000 	.word	0x40010000

08002ca8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b088      	sub	sp, #32
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb0:	f107 0310 	add.w	r3, r7, #16
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	605a      	str	r2, [r3, #4]
 8002cba:	609a      	str	r2, [r3, #8]
 8002cbc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a16      	ldr	r2, [pc, #88]	@ (8002d1c <HAL_I2C_MspInit+0x74>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d124      	bne.n	8002d12 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc8:	4b15      	ldr	r3, [pc, #84]	@ (8002d20 <HAL_I2C_MspInit+0x78>)
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	4a14      	ldr	r2, [pc, #80]	@ (8002d20 <HAL_I2C_MspInit+0x78>)
 8002cce:	f043 0308 	orr.w	r3, r3, #8
 8002cd2:	6193      	str	r3, [r2, #24]
 8002cd4:	4b12      	ldr	r3, [pc, #72]	@ (8002d20 <HAL_I2C_MspInit+0x78>)
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	f003 0308 	and.w	r3, r3, #8
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ce0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002ce4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ce6:	2312      	movs	r3, #18
 8002ce8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cea:	2303      	movs	r3, #3
 8002cec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cee:	f107 0310 	add.w	r3, r7, #16
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	480b      	ldr	r0, [pc, #44]	@ (8002d24 <HAL_I2C_MspInit+0x7c>)
 8002cf6:	f000 fc23 	bl	8003540 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002cfa:	4b09      	ldr	r3, [pc, #36]	@ (8002d20 <HAL_I2C_MspInit+0x78>)
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	4a08      	ldr	r2, [pc, #32]	@ (8002d20 <HAL_I2C_MspInit+0x78>)
 8002d00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d04:	61d3      	str	r3, [r2, #28]
 8002d06:	4b06      	ldr	r3, [pc, #24]	@ (8002d20 <HAL_I2C_MspInit+0x78>)
 8002d08:	69db      	ldr	r3, [r3, #28]
 8002d0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d0e:	60bb      	str	r3, [r7, #8]
 8002d10:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002d12:	bf00      	nop
 8002d14:	3720      	adds	r7, #32
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	40005800 	.word	0x40005800
 8002d20:	40021000 	.word	0x40021000
 8002d24:	40010c00 	.word	0x40010c00

08002d28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b088      	sub	sp, #32
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d30:	f107 0310 	add.w	r3, r7, #16
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	605a      	str	r2, [r3, #4]
 8002d3a:	609a      	str	r2, [r3, #8]
 8002d3c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a16      	ldr	r2, [pc, #88]	@ (8002d9c <HAL_SPI_MspInit+0x74>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d124      	bne.n	8002d92 <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d48:	4b15      	ldr	r3, [pc, #84]	@ (8002da0 <HAL_SPI_MspInit+0x78>)
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	4a14      	ldr	r2, [pc, #80]	@ (8002da0 <HAL_SPI_MspInit+0x78>)
 8002d4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d52:	61d3      	str	r3, [r2, #28]
 8002d54:	4b12      	ldr	r3, [pc, #72]	@ (8002da0 <HAL_SPI_MspInit+0x78>)
 8002d56:	69db      	ldr	r3, [r3, #28]
 8002d58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d5c:	60fb      	str	r3, [r7, #12]
 8002d5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d60:	4b0f      	ldr	r3, [pc, #60]	@ (8002da0 <HAL_SPI_MspInit+0x78>)
 8002d62:	699b      	ldr	r3, [r3, #24]
 8002d64:	4a0e      	ldr	r2, [pc, #56]	@ (8002da0 <HAL_SPI_MspInit+0x78>)
 8002d66:	f043 0308 	orr.w	r3, r3, #8
 8002d6a:	6193      	str	r3, [r2, #24]
 8002d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002da0 <HAL_SPI_MspInit+0x78>)
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	f003 0308 	and.w	r3, r3, #8
 8002d74:	60bb      	str	r3, [r7, #8]
 8002d76:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = FND_SCLK_Pin|FND_DIO_Pin;
 8002d78:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002d7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d7e:	2302      	movs	r3, #2
 8002d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d82:	2303      	movs	r3, #3
 8002d84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d86:	f107 0310 	add.w	r3, r7, #16
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	4805      	ldr	r0, [pc, #20]	@ (8002da4 <HAL_SPI_MspInit+0x7c>)
 8002d8e:	f000 fbd7 	bl	8003540 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002d92:	bf00      	nop
 8002d94:	3720      	adds	r7, #32
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40003800 	.word	0x40003800
 8002da0:	40021000 	.word	0x40021000
 8002da4:	40010c00 	.word	0x40010c00

08002da8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002db8:	d114      	bne.n	8002de4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002dba:	4b19      	ldr	r3, [pc, #100]	@ (8002e20 <HAL_TIM_Base_MspInit+0x78>)
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	4a18      	ldr	r2, [pc, #96]	@ (8002e20 <HAL_TIM_Base_MspInit+0x78>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	61d3      	str	r3, [r2, #28]
 8002dc6:	4b16      	ldr	r3, [pc, #88]	@ (8002e20 <HAL_TIM_Base_MspInit+0x78>)
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	201c      	movs	r0, #28
 8002dd8:	f000 fb7b 	bl	80034d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ddc:	201c      	movs	r0, #28
 8002dde:	f000 fb94 	bl	800350a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002de2:	e018      	b.n	8002e16 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a0e      	ldr	r2, [pc, #56]	@ (8002e24 <HAL_TIM_Base_MspInit+0x7c>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d113      	bne.n	8002e16 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002dee:	4b0c      	ldr	r3, [pc, #48]	@ (8002e20 <HAL_TIM_Base_MspInit+0x78>)
 8002df0:	69db      	ldr	r3, [r3, #28]
 8002df2:	4a0b      	ldr	r2, [pc, #44]	@ (8002e20 <HAL_TIM_Base_MspInit+0x78>)
 8002df4:	f043 0302 	orr.w	r3, r3, #2
 8002df8:	61d3      	str	r3, [r2, #28]
 8002dfa:	4b09      	ldr	r3, [pc, #36]	@ (8002e20 <HAL_TIM_Base_MspInit+0x78>)
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	60bb      	str	r3, [r7, #8]
 8002e04:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 10, 0);
 8002e06:	2200      	movs	r2, #0
 8002e08:	210a      	movs	r1, #10
 8002e0a:	201d      	movs	r0, #29
 8002e0c:	f000 fb61 	bl	80034d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002e10:	201d      	movs	r0, #29
 8002e12:	f000 fb7a 	bl	800350a <HAL_NVIC_EnableIRQ>
}
 8002e16:	bf00      	nop
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	40021000 	.word	0x40021000
 8002e24:	40000400 	.word	0x40000400

08002e28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b088      	sub	sp, #32
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e30:	f107 0310 	add.w	r3, r7, #16
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	605a      	str	r2, [r3, #4]
 8002e3a:	609a      	str	r2, [r3, #8]
 8002e3c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a1c      	ldr	r2, [pc, #112]	@ (8002eb4 <HAL_UART_MspInit+0x8c>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d131      	bne.n	8002eac <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e48:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb8 <HAL_UART_MspInit+0x90>)
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	4a1a      	ldr	r2, [pc, #104]	@ (8002eb8 <HAL_UART_MspInit+0x90>)
 8002e4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e52:	6193      	str	r3, [r2, #24]
 8002e54:	4b18      	ldr	r3, [pc, #96]	@ (8002eb8 <HAL_UART_MspInit+0x90>)
 8002e56:	699b      	ldr	r3, [r3, #24]
 8002e58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e60:	4b15      	ldr	r3, [pc, #84]	@ (8002eb8 <HAL_UART_MspInit+0x90>)
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	4a14      	ldr	r2, [pc, #80]	@ (8002eb8 <HAL_UART_MspInit+0x90>)
 8002e66:	f043 0304 	orr.w	r3, r3, #4
 8002e6a:	6193      	str	r3, [r2, #24]
 8002e6c:	4b12      	ldr	r3, [pc, #72]	@ (8002eb8 <HAL_UART_MspInit+0x90>)
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	f003 0304 	and.w	r3, r3, #4
 8002e74:	60bb      	str	r3, [r7, #8]
 8002e76:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e7e:	2302      	movs	r3, #2
 8002e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e82:	2303      	movs	r3, #3
 8002e84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e86:	f107 0310 	add.w	r3, r7, #16
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	480b      	ldr	r0, [pc, #44]	@ (8002ebc <HAL_UART_MspInit+0x94>)
 8002e8e:	f000 fb57 	bl	8003540 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea0:	f107 0310 	add.w	r3, r7, #16
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	4805      	ldr	r0, [pc, #20]	@ (8002ebc <HAL_UART_MspInit+0x94>)
 8002ea8:	f000 fb4a 	bl	8003540 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002eac:	bf00      	nop
 8002eae:	3720      	adds	r7, #32
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40013800 	.word	0x40013800
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	40010800 	.word	0x40010800

08002ec0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ec4:	bf00      	nop
 8002ec6:	e7fd      	b.n	8002ec4 <NMI_Handler+0x4>

08002ec8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ecc:	bf00      	nop
 8002ece:	e7fd      	b.n	8002ecc <HardFault_Handler+0x4>

08002ed0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ed4:	bf00      	nop
 8002ed6:	e7fd      	b.n	8002ed4 <MemManage_Handler+0x4>

08002ed8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002edc:	bf00      	nop
 8002ede:	e7fd      	b.n	8002edc <BusFault_Handler+0x4>

08002ee0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ee4:	bf00      	nop
 8002ee6:	e7fd      	b.n	8002ee4 <UsageFault_Handler+0x4>

08002ee8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002eec:	bf00      	nop
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bc80      	pop	{r7}
 8002ef2:	4770      	bx	lr

08002ef4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bc80      	pop	{r7}
 8002efe:	4770      	bx	lr

08002f00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bc80      	pop	{r7}
 8002f0a:	4770      	bx	lr

08002f0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f10:	f000 f9c8 	bl	80032a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f14:	bf00      	nop
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_TEMP_SET_UP_Pin);
 8002f1c:	2001      	movs	r0, #1
 8002f1e:	f000 fcc3 	bl	80038a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
	if ((HAL_GetTick() - m_button_before_time) > BUTTON_GAP) {
 8002f22:	f000 f9d1 	bl	80032c8 <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	4b07      	ldr	r3, [pc, #28]	@ (8002f48 <EXTI0_IRQHandler+0x30>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2bc8      	cmp	r3, #200	@ 0xc8
 8002f30:	d902      	bls.n	8002f38 <EXTI0_IRQHandler+0x20>
		g_f_sw_up = 1;		//  :  UP  
 8002f32:	4b06      	ldr	r3, [pc, #24]	@ (8002f4c <EXTI0_IRQHandler+0x34>)
 8002f34:	2201      	movs	r2, #1
 8002f36:	701a      	strb	r2, [r3, #0]
	}
	m_button_before_time = HAL_GetTick();
 8002f38:	f000 f9c6 	bl	80032c8 <HAL_GetTick>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	4a02      	ldr	r2, [pc, #8]	@ (8002f48 <EXTI0_IRQHandler+0x30>)
 8002f40:	6013      	str	r3, [r2, #0]
  /* USER CODE END EXTI0_IRQn 1 */
}
 8002f42:	bf00      	nop
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	200007f0 	.word	0x200007f0
 8002f4c:	2000065a 	.word	0x2000065a

08002f50 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB1_TEMP_SET_FIX_Pin);
 8002f54:	2002      	movs	r0, #2
 8002f56:	f000 fca7 	bl	80038a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  if ((HAL_GetTick() - m_button_before_time) > BUTTON_GAP) {
 8002f5a:	f000 f9b5 	bl	80032c8 <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	4b07      	ldr	r3, [pc, #28]	@ (8002f80 <EXTI1_IRQHandler+0x30>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2bc8      	cmp	r3, #200	@ 0xc8
 8002f68:	d902      	bls.n	8002f70 <EXTI1_IRQHandler+0x20>
  g_f_sw_fix = 1;
 8002f6a:	4b06      	ldr	r3, [pc, #24]	@ (8002f84 <EXTI1_IRQHandler+0x34>)
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	701a      	strb	r2, [r3, #0]
  }
	m_button_before_time = HAL_GetTick();
 8002f70:	f000 f9aa 	bl	80032c8 <HAL_GetTick>
 8002f74:	4603      	mov	r3, r0
 8002f76:	4a02      	ldr	r2, [pc, #8]	@ (8002f80 <EXTI1_IRQHandler+0x30>)
 8002f78:	6013      	str	r3, [r2, #0]
  /* USER CODE END EXTI1_IRQn 1 */
}
 8002f7a:	bf00      	nop
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	200007f0 	.word	0x200007f0
 8002f84:	2000065c 	.word	0x2000065c

08002f88 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB2_TEMP_SET_DOWN_Pin);
 8002f8c:	2004      	movs	r0, #4
 8002f8e:	f000 fc8b 	bl	80038a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */
  if((HAL_GetTick() - m_button_before_time) > BUTTON_GAP) {
 8002f92:	f000 f999 	bl	80032c8 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	4b07      	ldr	r3, [pc, #28]	@ (8002fb8 <EXTI2_IRQHandler+0x30>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2bc8      	cmp	r3, #200	@ 0xc8
 8002fa0:	d902      	bls.n	8002fa8 <EXTI2_IRQHandler+0x20>
  g_f_sw_down = 1;		//   DOWN  
 8002fa2:	4b06      	ldr	r3, [pc, #24]	@ (8002fbc <EXTI2_IRQHandler+0x34>)
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	701a      	strb	r2, [r3, #0]
  }
	m_button_before_time = HAL_GetTick();
 8002fa8:	f000 f98e 	bl	80032c8 <HAL_GetTick>
 8002fac:	4603      	mov	r3, r0
 8002fae:	4a02      	ldr	r2, [pc, #8]	@ (8002fb8 <EXTI2_IRQHandler+0x30>)
 8002fb0:	6013      	str	r3, [r2, #0]
  /* USER CODE END EXTI2_IRQn 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	200007f0 	.word	0x200007f0
 8002fbc:	2000065b 	.word	0x2000065b

08002fc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002fc4:	4802      	ldr	r0, [pc, #8]	@ (8002fd0 <TIM2_IRQHandler+0x10>)
 8002fc6:	f002 f9d7 	bl	8005378 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002fca:	bf00      	nop
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	2000070c 	.word	0x2000070c

08002fd4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

	if (m_power_sw_timer > POWER_SW_CHECK_TIME) {
 8002fd8:	4b22      	ldr	r3, [pc, #136]	@ (8003064 <TIM3_IRQHandler+0x90>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2b64      	cmp	r3, #100	@ 0x64
 8002fde:	d90e      	bls.n	8002ffe <TIM3_IRQHandler+0x2a>
		if (getSwState() == ON_t) {
 8002fe0:	f7fe ff98 	bl	8001f14 <getSwState>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d103      	bne.n	8002ff2 <TIM3_IRQHandler+0x1e>
			led1OnOff(ON_t);
 8002fea:	2001      	movs	r0, #1
 8002fec:	f7ff f98e 	bl	800230c <led1OnOff>
 8002ff0:	e002      	b.n	8002ff8 <TIM3_IRQHandler+0x24>

		} else {
			led1OnOff(OFF_t);
 8002ff2:	2000      	movs	r0, #0
 8002ff4:	f7ff f98a 	bl	800230c <led1OnOff>
		}
		m_power_sw_timer = 0;
 8002ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8003064 <TIM3_IRQHandler+0x90>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	601a      	str	r2, [r3, #0]
	}

	if (m_toggle_timer > TOGGLE_TIME) {
 8002ffe:	4b1a      	ldr	r3, [pc, #104]	@ (8003068 <TIM3_IRQHandler+0x94>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003006:	4293      	cmp	r3, r2
 8003008:	d904      	bls.n	8003014 <TIM3_IRQHandler+0x40>
		toggleScreen();
 800300a:	f7ff fce9 	bl	80029e0 <toggleScreen>
		m_toggle_timer = 0;
 800300e:	4b16      	ldr	r3, [pc, #88]	@ (8003068 <TIM3_IRQHandler+0x94>)
 8003010:	2200      	movs	r2, #0
 8003012:	601a      	str	r2, [r3, #0]
	}

	m_toggle_timer++;
 8003014:	4b14      	ldr	r3, [pc, #80]	@ (8003068 <TIM3_IRQHandler+0x94>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	3301      	adds	r3, #1
 800301a:	4a13      	ldr	r2, [pc, #76]	@ (8003068 <TIM3_IRQHandler+0x94>)
 800301c:	6013      	str	r3, [r2, #0]
	m_power_sw_timer++;
 800301e:	4b11      	ldr	r3, [pc, #68]	@ (8003064 <TIM3_IRQHandler+0x90>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	3301      	adds	r3, #1
 8003024:	4a0f      	ldr	r2, [pc, #60]	@ (8003064 <TIM3_IRQHandler+0x90>)
 8003026:	6013      	str	r3, [r2, #0]
	if (isTemperSensorInit() && !isBusy()) {
 8003028:	f7fd ff16 	bl	8000e58 <isTemperSensorInit>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d013      	beq.n	800305a <TIM3_IRQHandler+0x86>
 8003032:	f7fd ff1b 	bl	8000e6c <isBusy>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d10e      	bne.n	800305a <TIM3_IRQHandler+0x86>
		digit4_temper((int)(getCurrentTemper() *10));
 800303c:	f7fe f9ce 	bl	80013dc <getCurrentTemper>
 8003040:	4603      	mov	r3, r0
 8003042:	490a      	ldr	r1, [pc, #40]	@ (800306c <TIM3_IRQHandler+0x98>)
 8003044:	4618      	mov	r0, r3
 8003046:	f7fd f88b 	bl	8000160 <__aeabi_fmul>
 800304a:	4603      	mov	r3, r0
 800304c:	4618      	mov	r0, r3
 800304e:	f7fd fedd 	bl	8000e0c <__aeabi_f2iz>
 8003052:	4603      	mov	r3, r0
 8003054:	4618      	mov	r0, r3
 8003056:	f7ff f80b 	bl	8002070 <digit4_temper>
	}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800305a:	4805      	ldr	r0, [pc, #20]	@ (8003070 <TIM3_IRQHandler+0x9c>)
 800305c:	f002 f98c 	bl	8005378 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003060:	bf00      	nop
 8003062:	bd80      	pop	{r7, pc}
 8003064:	200007f4 	.word	0x200007f4
 8003068:	200007f8 	.word	0x200007f8
 800306c:	41200000 	.word	0x41200000
 8003070:	20000754 	.word	0x20000754

08003074 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  return 1;
 8003078:	2301      	movs	r3, #1
}
 800307a:	4618      	mov	r0, r3
 800307c:	46bd      	mov	sp, r7
 800307e:	bc80      	pop	{r7}
 8003080:	4770      	bx	lr

08003082 <_kill>:

int _kill(int pid, int sig)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b082      	sub	sp, #8
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
 800308a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800308c:	f003 fcf4 	bl	8006a78 <__errno>
 8003090:	4603      	mov	r3, r0
 8003092:	2216      	movs	r2, #22
 8003094:	601a      	str	r2, [r3, #0]
  return -1;
 8003096:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800309a:	4618      	mov	r0, r3
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <_exit>:

void _exit (int status)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b082      	sub	sp, #8
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030aa:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f7ff ffe7 	bl	8003082 <_kill>
  while (1) {}    /* Make sure we hang here */
 80030b4:	bf00      	nop
 80030b6:	e7fd      	b.n	80030b4 <_exit+0x12>

080030b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030c4:	2300      	movs	r3, #0
 80030c6:	617b      	str	r3, [r7, #20]
 80030c8:	e00a      	b.n	80030e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030ca:	f3af 8000 	nop.w
 80030ce:	4601      	mov	r1, r0
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	60ba      	str	r2, [r7, #8]
 80030d6:	b2ca      	uxtb	r2, r1
 80030d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	3301      	adds	r3, #1
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	697a      	ldr	r2, [r7, #20]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	dbf0      	blt.n	80030ca <_read+0x12>
  }

  return len;
 80030e8:	687b      	ldr	r3, [r7, #4]
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b083      	sub	sp, #12
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80030fe:	4618      	mov	r0, r3
 8003100:	370c      	adds	r7, #12
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr

08003108 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003118:	605a      	str	r2, [r3, #4]
  return 0;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr

08003126 <_isatty>:

int _isatty(int file)
{
 8003126:	b480      	push	{r7}
 8003128:	b083      	sub	sp, #12
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800312e:	2301      	movs	r3, #1
}
 8003130:	4618      	mov	r0, r3
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	bc80      	pop	{r7}
 8003138:	4770      	bx	lr

0800313a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800313a:	b480      	push	{r7}
 800313c:	b085      	sub	sp, #20
 800313e:	af00      	add	r7, sp, #0
 8003140:	60f8      	str	r0, [r7, #12]
 8003142:	60b9      	str	r1, [r7, #8]
 8003144:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	3714      	adds	r7, #20
 800314c:	46bd      	mov	sp, r7
 800314e:	bc80      	pop	{r7}
 8003150:	4770      	bx	lr
	...

08003154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b086      	sub	sp, #24
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800315c:	4a14      	ldr	r2, [pc, #80]	@ (80031b0 <_sbrk+0x5c>)
 800315e:	4b15      	ldr	r3, [pc, #84]	@ (80031b4 <_sbrk+0x60>)
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003168:	4b13      	ldr	r3, [pc, #76]	@ (80031b8 <_sbrk+0x64>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d102      	bne.n	8003176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003170:	4b11      	ldr	r3, [pc, #68]	@ (80031b8 <_sbrk+0x64>)
 8003172:	4a12      	ldr	r2, [pc, #72]	@ (80031bc <_sbrk+0x68>)
 8003174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003176:	4b10      	ldr	r3, [pc, #64]	@ (80031b8 <_sbrk+0x64>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	429a      	cmp	r2, r3
 8003182:	d207      	bcs.n	8003194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003184:	f003 fc78 	bl	8006a78 <__errno>
 8003188:	4603      	mov	r3, r0
 800318a:	220c      	movs	r2, #12
 800318c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800318e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003192:	e009      	b.n	80031a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003194:	4b08      	ldr	r3, [pc, #32]	@ (80031b8 <_sbrk+0x64>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800319a:	4b07      	ldr	r3, [pc, #28]	@ (80031b8 <_sbrk+0x64>)
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4413      	add	r3, r2
 80031a2:	4a05      	ldr	r2, [pc, #20]	@ (80031b8 <_sbrk+0x64>)
 80031a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031a6:	68fb      	ldr	r3, [r7, #12]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3718      	adds	r7, #24
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	20005000 	.word	0x20005000
 80031b4:	00000400 	.word	0x00000400
 80031b8:	200007fc 	.word	0x200007fc
 80031bc:	20000950 	.word	0x20000950

080031c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031c4:	bf00      	nop
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr

080031cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80031cc:	f7ff fff8 	bl	80031c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031d0:	480b      	ldr	r0, [pc, #44]	@ (8003200 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80031d2:	490c      	ldr	r1, [pc, #48]	@ (8003204 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80031d4:	4a0c      	ldr	r2, [pc, #48]	@ (8003208 <LoopFillZerobss+0x16>)
  movs r3, #0
 80031d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031d8:	e002      	b.n	80031e0 <LoopCopyDataInit>

080031da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031de:	3304      	adds	r3, #4

080031e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031e4:	d3f9      	bcc.n	80031da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031e6:	4a09      	ldr	r2, [pc, #36]	@ (800320c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80031e8:	4c09      	ldr	r4, [pc, #36]	@ (8003210 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031ec:	e001      	b.n	80031f2 <LoopFillZerobss>

080031ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031f0:	3204      	adds	r2, #4

080031f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031f4:	d3fb      	bcc.n	80031ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031f6:	f003 fc45 	bl	8006a84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031fa:	f7ff f8d3 	bl	80023a4 <main>
  bx lr
 80031fe:	4770      	bx	lr
  ldr r0, =_sdata
 8003200:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003204:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003208:	0800aa28 	.word	0x0800aa28
  ldr r2, =_sbss
 800320c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8003210:	20000950 	.word	0x20000950

08003214 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003214:	e7fe      	b.n	8003214 <ADC1_2_IRQHandler>
	...

08003218 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800321c:	4b08      	ldr	r3, [pc, #32]	@ (8003240 <HAL_Init+0x28>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a07      	ldr	r2, [pc, #28]	@ (8003240 <HAL_Init+0x28>)
 8003222:	f043 0310 	orr.w	r3, r3, #16
 8003226:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003228:	2003      	movs	r0, #3
 800322a:	f000 f947 	bl	80034bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800322e:	200f      	movs	r0, #15
 8003230:	f000 f808 	bl	8003244 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003234:	f7ff fd06 	bl	8002c44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003238:	2300      	movs	r3, #0
}
 800323a:	4618      	mov	r0, r3
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	40022000 	.word	0x40022000

08003244 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800324c:	4b12      	ldr	r3, [pc, #72]	@ (8003298 <HAL_InitTick+0x54>)
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	4b12      	ldr	r3, [pc, #72]	@ (800329c <HAL_InitTick+0x58>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	4619      	mov	r1, r3
 8003256:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800325a:	fbb3 f3f1 	udiv	r3, r3, r1
 800325e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003262:	4618      	mov	r0, r3
 8003264:	f000 f95f 	bl	8003526 <HAL_SYSTICK_Config>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e00e      	b.n	8003290 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2b0f      	cmp	r3, #15
 8003276:	d80a      	bhi.n	800328e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003278:	2200      	movs	r2, #0
 800327a:	6879      	ldr	r1, [r7, #4]
 800327c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003280:	f000 f927 	bl	80034d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003284:	4a06      	ldr	r2, [pc, #24]	@ (80032a0 <HAL_InitTick+0x5c>)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800328a:	2300      	movs	r3, #0
 800328c:	e000      	b.n	8003290 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
}
 8003290:	4618      	mov	r0, r3
 8003292:	3708      	adds	r7, #8
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	20000010 	.word	0x20000010
 800329c:	20000018 	.word	0x20000018
 80032a0:	20000014 	.word	0x20000014

080032a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032a8:	4b05      	ldr	r3, [pc, #20]	@ (80032c0 <HAL_IncTick+0x1c>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	461a      	mov	r2, r3
 80032ae:	4b05      	ldr	r3, [pc, #20]	@ (80032c4 <HAL_IncTick+0x20>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4413      	add	r3, r2
 80032b4:	4a03      	ldr	r2, [pc, #12]	@ (80032c4 <HAL_IncTick+0x20>)
 80032b6:	6013      	str	r3, [r2, #0]
}
 80032b8:	bf00      	nop
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bc80      	pop	{r7}
 80032be:	4770      	bx	lr
 80032c0:	20000018 	.word	0x20000018
 80032c4:	20000800 	.word	0x20000800

080032c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  return uwTick;
 80032cc:	4b02      	ldr	r3, [pc, #8]	@ (80032d8 <HAL_GetTick+0x10>)
 80032ce:	681b      	ldr	r3, [r3, #0]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bc80      	pop	{r7}
 80032d6:	4770      	bx	lr
 80032d8:	20000800 	.word	0x20000800

080032dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032e4:	f7ff fff0 	bl	80032c8 <HAL_GetTick>
 80032e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032f4:	d005      	beq.n	8003302 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003320 <HAL_Delay+0x44>)
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	4413      	add	r3, r2
 8003300:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003302:	bf00      	nop
 8003304:	f7ff ffe0 	bl	80032c8 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	429a      	cmp	r2, r3
 8003312:	d8f7      	bhi.n	8003304 <HAL_Delay+0x28>
  {
  }
}
 8003314:	bf00      	nop
 8003316:	bf00      	nop
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000018 	.word	0x20000018

08003324 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003334:	4b0c      	ldr	r3, [pc, #48]	@ (8003368 <__NVIC_SetPriorityGrouping+0x44>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800333a:	68ba      	ldr	r2, [r7, #8]
 800333c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003340:	4013      	ands	r3, r2
 8003342:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800334c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003354:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003356:	4a04      	ldr	r2, [pc, #16]	@ (8003368 <__NVIC_SetPriorityGrouping+0x44>)
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	60d3      	str	r3, [r2, #12]
}
 800335c:	bf00      	nop
 800335e:	3714      	adds	r7, #20
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	e000ed00 	.word	0xe000ed00

0800336c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003370:	4b04      	ldr	r3, [pc, #16]	@ (8003384 <__NVIC_GetPriorityGrouping+0x18>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	0a1b      	lsrs	r3, r3, #8
 8003376:	f003 0307 	and.w	r3, r3, #7
}
 800337a:	4618      	mov	r0, r3
 800337c:	46bd      	mov	sp, r7
 800337e:	bc80      	pop	{r7}
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	e000ed00 	.word	0xe000ed00

08003388 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	4603      	mov	r3, r0
 8003390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003396:	2b00      	cmp	r3, #0
 8003398:	db0b      	blt.n	80033b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800339a:	79fb      	ldrb	r3, [r7, #7]
 800339c:	f003 021f 	and.w	r2, r3, #31
 80033a0:	4906      	ldr	r1, [pc, #24]	@ (80033bc <__NVIC_EnableIRQ+0x34>)
 80033a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a6:	095b      	lsrs	r3, r3, #5
 80033a8:	2001      	movs	r0, #1
 80033aa:	fa00 f202 	lsl.w	r2, r0, r2
 80033ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033b2:	bf00      	nop
 80033b4:	370c      	adds	r7, #12
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr
 80033bc:	e000e100 	.word	0xe000e100

080033c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	6039      	str	r1, [r7, #0]
 80033ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	db0a      	blt.n	80033ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	b2da      	uxtb	r2, r3
 80033d8:	490c      	ldr	r1, [pc, #48]	@ (800340c <__NVIC_SetPriority+0x4c>)
 80033da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033de:	0112      	lsls	r2, r2, #4
 80033e0:	b2d2      	uxtb	r2, r2
 80033e2:	440b      	add	r3, r1
 80033e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033e8:	e00a      	b.n	8003400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	b2da      	uxtb	r2, r3
 80033ee:	4908      	ldr	r1, [pc, #32]	@ (8003410 <__NVIC_SetPriority+0x50>)
 80033f0:	79fb      	ldrb	r3, [r7, #7]
 80033f2:	f003 030f 	and.w	r3, r3, #15
 80033f6:	3b04      	subs	r3, #4
 80033f8:	0112      	lsls	r2, r2, #4
 80033fa:	b2d2      	uxtb	r2, r2
 80033fc:	440b      	add	r3, r1
 80033fe:	761a      	strb	r2, [r3, #24]
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	bc80      	pop	{r7}
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	e000e100 	.word	0xe000e100
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003414:	b480      	push	{r7}
 8003416:	b089      	sub	sp, #36	@ 0x24
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f003 0307 	and.w	r3, r3, #7
 8003426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	f1c3 0307 	rsb	r3, r3, #7
 800342e:	2b04      	cmp	r3, #4
 8003430:	bf28      	it	cs
 8003432:	2304      	movcs	r3, #4
 8003434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	3304      	adds	r3, #4
 800343a:	2b06      	cmp	r3, #6
 800343c:	d902      	bls.n	8003444 <NVIC_EncodePriority+0x30>
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	3b03      	subs	r3, #3
 8003442:	e000      	b.n	8003446 <NVIC_EncodePriority+0x32>
 8003444:	2300      	movs	r3, #0
 8003446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003448:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	fa02 f303 	lsl.w	r3, r2, r3
 8003452:	43da      	mvns	r2, r3
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	401a      	ands	r2, r3
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800345c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	fa01 f303 	lsl.w	r3, r1, r3
 8003466:	43d9      	mvns	r1, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800346c:	4313      	orrs	r3, r2
         );
}
 800346e:	4618      	mov	r0, r3
 8003470:	3724      	adds	r7, #36	@ 0x24
 8003472:	46bd      	mov	sp, r7
 8003474:	bc80      	pop	{r7}
 8003476:	4770      	bx	lr

08003478 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	3b01      	subs	r3, #1
 8003484:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003488:	d301      	bcc.n	800348e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800348a:	2301      	movs	r3, #1
 800348c:	e00f      	b.n	80034ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800348e:	4a0a      	ldr	r2, [pc, #40]	@ (80034b8 <SysTick_Config+0x40>)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	3b01      	subs	r3, #1
 8003494:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003496:	210f      	movs	r1, #15
 8003498:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800349c:	f7ff ff90 	bl	80033c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034a0:	4b05      	ldr	r3, [pc, #20]	@ (80034b8 <SysTick_Config+0x40>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034a6:	4b04      	ldr	r3, [pc, #16]	@ (80034b8 <SysTick_Config+0x40>)
 80034a8:	2207      	movs	r2, #7
 80034aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3708      	adds	r7, #8
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	e000e010 	.word	0xe000e010

080034bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f7ff ff2d 	bl	8003324 <__NVIC_SetPriorityGrouping>
}
 80034ca:	bf00      	nop
 80034cc:	3708      	adds	r7, #8
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}

080034d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034d2:	b580      	push	{r7, lr}
 80034d4:	b086      	sub	sp, #24
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	4603      	mov	r3, r0
 80034da:	60b9      	str	r1, [r7, #8]
 80034dc:	607a      	str	r2, [r7, #4]
 80034de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034e0:	2300      	movs	r3, #0
 80034e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034e4:	f7ff ff42 	bl	800336c <__NVIC_GetPriorityGrouping>
 80034e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	68b9      	ldr	r1, [r7, #8]
 80034ee:	6978      	ldr	r0, [r7, #20]
 80034f0:	f7ff ff90 	bl	8003414 <NVIC_EncodePriority>
 80034f4:	4602      	mov	r2, r0
 80034f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034fa:	4611      	mov	r1, r2
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7ff ff5f 	bl	80033c0 <__NVIC_SetPriority>
}
 8003502:	bf00      	nop
 8003504:	3718      	adds	r7, #24
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}

0800350a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800350a:	b580      	push	{r7, lr}
 800350c:	b082      	sub	sp, #8
 800350e:	af00      	add	r7, sp, #0
 8003510:	4603      	mov	r3, r0
 8003512:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003518:	4618      	mov	r0, r3
 800351a:	f7ff ff35 	bl	8003388 <__NVIC_EnableIRQ>
}
 800351e:	bf00      	nop
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	b082      	sub	sp, #8
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f7ff ffa2 	bl	8003478 <SysTick_Config>
 8003534:	4603      	mov	r3, r0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
	...

08003540 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003540:	b480      	push	{r7}
 8003542:	b08b      	sub	sp, #44	@ 0x2c
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800354a:	2300      	movs	r3, #0
 800354c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800354e:	2300      	movs	r3, #0
 8003550:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003552:	e169      	b.n	8003828 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003554:	2201      	movs	r2, #1
 8003556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	69fa      	ldr	r2, [r7, #28]
 8003564:	4013      	ands	r3, r2
 8003566:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	429a      	cmp	r2, r3
 800356e:	f040 8158 	bne.w	8003822 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	4a9a      	ldr	r2, [pc, #616]	@ (80037e0 <HAL_GPIO_Init+0x2a0>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d05e      	beq.n	800363a <HAL_GPIO_Init+0xfa>
 800357c:	4a98      	ldr	r2, [pc, #608]	@ (80037e0 <HAL_GPIO_Init+0x2a0>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d875      	bhi.n	800366e <HAL_GPIO_Init+0x12e>
 8003582:	4a98      	ldr	r2, [pc, #608]	@ (80037e4 <HAL_GPIO_Init+0x2a4>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d058      	beq.n	800363a <HAL_GPIO_Init+0xfa>
 8003588:	4a96      	ldr	r2, [pc, #600]	@ (80037e4 <HAL_GPIO_Init+0x2a4>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d86f      	bhi.n	800366e <HAL_GPIO_Init+0x12e>
 800358e:	4a96      	ldr	r2, [pc, #600]	@ (80037e8 <HAL_GPIO_Init+0x2a8>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d052      	beq.n	800363a <HAL_GPIO_Init+0xfa>
 8003594:	4a94      	ldr	r2, [pc, #592]	@ (80037e8 <HAL_GPIO_Init+0x2a8>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d869      	bhi.n	800366e <HAL_GPIO_Init+0x12e>
 800359a:	4a94      	ldr	r2, [pc, #592]	@ (80037ec <HAL_GPIO_Init+0x2ac>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d04c      	beq.n	800363a <HAL_GPIO_Init+0xfa>
 80035a0:	4a92      	ldr	r2, [pc, #584]	@ (80037ec <HAL_GPIO_Init+0x2ac>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d863      	bhi.n	800366e <HAL_GPIO_Init+0x12e>
 80035a6:	4a92      	ldr	r2, [pc, #584]	@ (80037f0 <HAL_GPIO_Init+0x2b0>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d046      	beq.n	800363a <HAL_GPIO_Init+0xfa>
 80035ac:	4a90      	ldr	r2, [pc, #576]	@ (80037f0 <HAL_GPIO_Init+0x2b0>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d85d      	bhi.n	800366e <HAL_GPIO_Init+0x12e>
 80035b2:	2b12      	cmp	r3, #18
 80035b4:	d82a      	bhi.n	800360c <HAL_GPIO_Init+0xcc>
 80035b6:	2b12      	cmp	r3, #18
 80035b8:	d859      	bhi.n	800366e <HAL_GPIO_Init+0x12e>
 80035ba:	a201      	add	r2, pc, #4	@ (adr r2, 80035c0 <HAL_GPIO_Init+0x80>)
 80035bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c0:	0800363b 	.word	0x0800363b
 80035c4:	08003615 	.word	0x08003615
 80035c8:	08003627 	.word	0x08003627
 80035cc:	08003669 	.word	0x08003669
 80035d0:	0800366f 	.word	0x0800366f
 80035d4:	0800366f 	.word	0x0800366f
 80035d8:	0800366f 	.word	0x0800366f
 80035dc:	0800366f 	.word	0x0800366f
 80035e0:	0800366f 	.word	0x0800366f
 80035e4:	0800366f 	.word	0x0800366f
 80035e8:	0800366f 	.word	0x0800366f
 80035ec:	0800366f 	.word	0x0800366f
 80035f0:	0800366f 	.word	0x0800366f
 80035f4:	0800366f 	.word	0x0800366f
 80035f8:	0800366f 	.word	0x0800366f
 80035fc:	0800366f 	.word	0x0800366f
 8003600:	0800366f 	.word	0x0800366f
 8003604:	0800361d 	.word	0x0800361d
 8003608:	08003631 	.word	0x08003631
 800360c:	4a79      	ldr	r2, [pc, #484]	@ (80037f4 <HAL_GPIO_Init+0x2b4>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d013      	beq.n	800363a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003612:	e02c      	b.n	800366e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	623b      	str	r3, [r7, #32]
          break;
 800361a:	e029      	b.n	8003670 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	3304      	adds	r3, #4
 8003622:	623b      	str	r3, [r7, #32]
          break;
 8003624:	e024      	b.n	8003670 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	3308      	adds	r3, #8
 800362c:	623b      	str	r3, [r7, #32]
          break;
 800362e:	e01f      	b.n	8003670 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	330c      	adds	r3, #12
 8003636:	623b      	str	r3, [r7, #32]
          break;
 8003638:	e01a      	b.n	8003670 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d102      	bne.n	8003648 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003642:	2304      	movs	r3, #4
 8003644:	623b      	str	r3, [r7, #32]
          break;
 8003646:	e013      	b.n	8003670 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d105      	bne.n	800365c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003650:	2308      	movs	r3, #8
 8003652:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	69fa      	ldr	r2, [r7, #28]
 8003658:	611a      	str	r2, [r3, #16]
          break;
 800365a:	e009      	b.n	8003670 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800365c:	2308      	movs	r3, #8
 800365e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	69fa      	ldr	r2, [r7, #28]
 8003664:	615a      	str	r2, [r3, #20]
          break;
 8003666:	e003      	b.n	8003670 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003668:	2300      	movs	r3, #0
 800366a:	623b      	str	r3, [r7, #32]
          break;
 800366c:	e000      	b.n	8003670 <HAL_GPIO_Init+0x130>
          break;
 800366e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	2bff      	cmp	r3, #255	@ 0xff
 8003674:	d801      	bhi.n	800367a <HAL_GPIO_Init+0x13a>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	e001      	b.n	800367e <HAL_GPIO_Init+0x13e>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	3304      	adds	r3, #4
 800367e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	2bff      	cmp	r3, #255	@ 0xff
 8003684:	d802      	bhi.n	800368c <HAL_GPIO_Init+0x14c>
 8003686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	e002      	b.n	8003692 <HAL_GPIO_Init+0x152>
 800368c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368e:	3b08      	subs	r3, #8
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	210f      	movs	r1, #15
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	fa01 f303 	lsl.w	r3, r1, r3
 80036a0:	43db      	mvns	r3, r3
 80036a2:	401a      	ands	r2, r3
 80036a4:	6a39      	ldr	r1, [r7, #32]
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	fa01 f303 	lsl.w	r3, r1, r3
 80036ac:	431a      	orrs	r2, r3
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f000 80b1 	beq.w	8003822 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80036c0:	4b4d      	ldr	r3, [pc, #308]	@ (80037f8 <HAL_GPIO_Init+0x2b8>)
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	4a4c      	ldr	r2, [pc, #304]	@ (80037f8 <HAL_GPIO_Init+0x2b8>)
 80036c6:	f043 0301 	orr.w	r3, r3, #1
 80036ca:	6193      	str	r3, [r2, #24]
 80036cc:	4b4a      	ldr	r3, [pc, #296]	@ (80037f8 <HAL_GPIO_Init+0x2b8>)
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	60bb      	str	r3, [r7, #8]
 80036d6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80036d8:	4a48      	ldr	r2, [pc, #288]	@ (80037fc <HAL_GPIO_Init+0x2bc>)
 80036da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036dc:	089b      	lsrs	r3, r3, #2
 80036de:	3302      	adds	r3, #2
 80036e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036e4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80036e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e8:	f003 0303 	and.w	r3, r3, #3
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	220f      	movs	r2, #15
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	43db      	mvns	r3, r3
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	4013      	ands	r3, r2
 80036fa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a40      	ldr	r2, [pc, #256]	@ (8003800 <HAL_GPIO_Init+0x2c0>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d013      	beq.n	800372c <HAL_GPIO_Init+0x1ec>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a3f      	ldr	r2, [pc, #252]	@ (8003804 <HAL_GPIO_Init+0x2c4>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d00d      	beq.n	8003728 <HAL_GPIO_Init+0x1e8>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	4a3e      	ldr	r2, [pc, #248]	@ (8003808 <HAL_GPIO_Init+0x2c8>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d007      	beq.n	8003724 <HAL_GPIO_Init+0x1e4>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a3d      	ldr	r2, [pc, #244]	@ (800380c <HAL_GPIO_Init+0x2cc>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d101      	bne.n	8003720 <HAL_GPIO_Init+0x1e0>
 800371c:	2303      	movs	r3, #3
 800371e:	e006      	b.n	800372e <HAL_GPIO_Init+0x1ee>
 8003720:	2304      	movs	r3, #4
 8003722:	e004      	b.n	800372e <HAL_GPIO_Init+0x1ee>
 8003724:	2302      	movs	r3, #2
 8003726:	e002      	b.n	800372e <HAL_GPIO_Init+0x1ee>
 8003728:	2301      	movs	r3, #1
 800372a:	e000      	b.n	800372e <HAL_GPIO_Init+0x1ee>
 800372c:	2300      	movs	r3, #0
 800372e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003730:	f002 0203 	and.w	r2, r2, #3
 8003734:	0092      	lsls	r2, r2, #2
 8003736:	4093      	lsls	r3, r2
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	4313      	orrs	r3, r2
 800373c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800373e:	492f      	ldr	r1, [pc, #188]	@ (80037fc <HAL_GPIO_Init+0x2bc>)
 8003740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003742:	089b      	lsrs	r3, r3, #2
 8003744:	3302      	adds	r3, #2
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d006      	beq.n	8003766 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003758:	4b2d      	ldr	r3, [pc, #180]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	492c      	ldr	r1, [pc, #176]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	4313      	orrs	r3, r2
 8003762:	608b      	str	r3, [r1, #8]
 8003764:	e006      	b.n	8003774 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003766:	4b2a      	ldr	r3, [pc, #168]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	43db      	mvns	r3, r3
 800376e:	4928      	ldr	r1, [pc, #160]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 8003770:	4013      	ands	r3, r2
 8003772:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d006      	beq.n	800378e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003780:	4b23      	ldr	r3, [pc, #140]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	4922      	ldr	r1, [pc, #136]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	4313      	orrs	r3, r2
 800378a:	60cb      	str	r3, [r1, #12]
 800378c:	e006      	b.n	800379c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800378e:	4b20      	ldr	r3, [pc, #128]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 8003790:	68da      	ldr	r2, [r3, #12]
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	43db      	mvns	r3, r3
 8003796:	491e      	ldr	r1, [pc, #120]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 8003798:	4013      	ands	r3, r2
 800379a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d006      	beq.n	80037b6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80037a8:	4b19      	ldr	r3, [pc, #100]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 80037aa:	685a      	ldr	r2, [r3, #4]
 80037ac:	4918      	ldr	r1, [pc, #96]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	604b      	str	r3, [r1, #4]
 80037b4:	e006      	b.n	80037c4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80037b6:	4b16      	ldr	r3, [pc, #88]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	43db      	mvns	r3, r3
 80037be:	4914      	ldr	r1, [pc, #80]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 80037c0:	4013      	ands	r3, r2
 80037c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d021      	beq.n	8003814 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80037d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	490e      	ldr	r1, [pc, #56]	@ (8003810 <HAL_GPIO_Init+0x2d0>)
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	4313      	orrs	r3, r2
 80037da:	600b      	str	r3, [r1, #0]
 80037dc:	e021      	b.n	8003822 <HAL_GPIO_Init+0x2e2>
 80037de:	bf00      	nop
 80037e0:	10320000 	.word	0x10320000
 80037e4:	10310000 	.word	0x10310000
 80037e8:	10220000 	.word	0x10220000
 80037ec:	10210000 	.word	0x10210000
 80037f0:	10120000 	.word	0x10120000
 80037f4:	10110000 	.word	0x10110000
 80037f8:	40021000 	.word	0x40021000
 80037fc:	40010000 	.word	0x40010000
 8003800:	40010800 	.word	0x40010800
 8003804:	40010c00 	.word	0x40010c00
 8003808:	40011000 	.word	0x40011000
 800380c:	40011400 	.word	0x40011400
 8003810:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003814:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <HAL_GPIO_Init+0x304>)
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	43db      	mvns	r3, r3
 800381c:	4909      	ldr	r1, [pc, #36]	@ (8003844 <HAL_GPIO_Init+0x304>)
 800381e:	4013      	ands	r3, r2
 8003820:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003824:	3301      	adds	r3, #1
 8003826:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800382e:	fa22 f303 	lsr.w	r3, r2, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	f47f ae8e 	bne.w	8003554 <HAL_GPIO_Init+0x14>
  }
}
 8003838:	bf00      	nop
 800383a:	bf00      	nop
 800383c:	372c      	adds	r7, #44	@ 0x2c
 800383e:	46bd      	mov	sp, r7
 8003840:	bc80      	pop	{r7}
 8003842:	4770      	bx	lr
 8003844:	40010400 	.word	0x40010400

08003848 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	887b      	ldrh	r3, [r7, #2]
 800385a:	4013      	ands	r3, r2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d002      	beq.n	8003866 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003860:	2301      	movs	r3, #1
 8003862:	73fb      	strb	r3, [r7, #15]
 8003864:	e001      	b.n	800386a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003866:	2300      	movs	r3, #0
 8003868:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800386a:	7bfb      	ldrb	r3, [r7, #15]
}
 800386c:	4618      	mov	r0, r3
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	bc80      	pop	{r7}
 8003874:	4770      	bx	lr

08003876 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003876:	b480      	push	{r7}
 8003878:	b083      	sub	sp, #12
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
 800387e:	460b      	mov	r3, r1
 8003880:	807b      	strh	r3, [r7, #2]
 8003882:	4613      	mov	r3, r2
 8003884:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003886:	787b      	ldrb	r3, [r7, #1]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d003      	beq.n	8003894 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800388c:	887a      	ldrh	r2, [r7, #2]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003892:	e003      	b.n	800389c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003894:	887b      	ldrh	r3, [r7, #2]
 8003896:	041a      	lsls	r2, r3, #16
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	611a      	str	r2, [r3, #16]
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bc80      	pop	{r7}
 80038a4:	4770      	bx	lr
	...

080038a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	4603      	mov	r3, r0
 80038b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80038b2:	4b08      	ldr	r3, [pc, #32]	@ (80038d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038b4:	695a      	ldr	r2, [r3, #20]
 80038b6:	88fb      	ldrh	r3, [r7, #6]
 80038b8:	4013      	ands	r3, r2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d006      	beq.n	80038cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038be:	4a05      	ldr	r2, [pc, #20]	@ (80038d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038c0:	88fb      	ldrh	r3, [r7, #6]
 80038c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038c4:	88fb      	ldrh	r3, [r7, #6]
 80038c6:	4618      	mov	r0, r3
 80038c8:	f000 f806 	bl	80038d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80038cc:	bf00      	nop
 80038ce:	3708      	adds	r7, #8
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	40010400 	.word	0x40010400

080038d8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	4603      	mov	r3, r0
 80038e0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80038e2:	bf00      	nop
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bc80      	pop	{r7}
 80038ea:	4770      	bx	lr

080038ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e12b      	b.n	8003b56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d106      	bne.n	8003918 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7ff f9c8 	bl	8002ca8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2224      	movs	r2, #36	@ 0x24
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 0201 	bic.w	r2, r2, #1
 800392e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800393e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800394e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003950:	f001 f960 	bl	8004c14 <HAL_RCC_GetPCLK1Freq>
 8003954:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	4a81      	ldr	r2, [pc, #516]	@ (8003b60 <HAL_I2C_Init+0x274>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d807      	bhi.n	8003970 <HAL_I2C_Init+0x84>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	4a80      	ldr	r2, [pc, #512]	@ (8003b64 <HAL_I2C_Init+0x278>)
 8003964:	4293      	cmp	r3, r2
 8003966:	bf94      	ite	ls
 8003968:	2301      	movls	r3, #1
 800396a:	2300      	movhi	r3, #0
 800396c:	b2db      	uxtb	r3, r3
 800396e:	e006      	b.n	800397e <HAL_I2C_Init+0x92>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	4a7d      	ldr	r2, [pc, #500]	@ (8003b68 <HAL_I2C_Init+0x27c>)
 8003974:	4293      	cmp	r3, r2
 8003976:	bf94      	ite	ls
 8003978:	2301      	movls	r3, #1
 800397a:	2300      	movhi	r3, #0
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e0e7      	b.n	8003b56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	4a78      	ldr	r2, [pc, #480]	@ (8003b6c <HAL_I2C_Init+0x280>)
 800398a:	fba2 2303 	umull	r2, r3, r2, r3
 800398e:	0c9b      	lsrs	r3, r3, #18
 8003990:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68ba      	ldr	r2, [r7, #8]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	6a1b      	ldr	r3, [r3, #32]
 80039ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	4a6a      	ldr	r2, [pc, #424]	@ (8003b60 <HAL_I2C_Init+0x274>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d802      	bhi.n	80039c0 <HAL_I2C_Init+0xd4>
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	3301      	adds	r3, #1
 80039be:	e009      	b.n	80039d4 <HAL_I2C_Init+0xe8>
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80039c6:	fb02 f303 	mul.w	r3, r2, r3
 80039ca:	4a69      	ldr	r2, [pc, #420]	@ (8003b70 <HAL_I2C_Init+0x284>)
 80039cc:	fba2 2303 	umull	r2, r3, r2, r3
 80039d0:	099b      	lsrs	r3, r3, #6
 80039d2:	3301      	adds	r3, #1
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	6812      	ldr	r2, [r2, #0]
 80039d8:	430b      	orrs	r3, r1
 80039da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80039e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	495c      	ldr	r1, [pc, #368]	@ (8003b60 <HAL_I2C_Init+0x274>)
 80039f0:	428b      	cmp	r3, r1
 80039f2:	d819      	bhi.n	8003a28 <HAL_I2C_Init+0x13c>
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	1e59      	subs	r1, r3, #1
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a02:	1c59      	adds	r1, r3, #1
 8003a04:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003a08:	400b      	ands	r3, r1
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00a      	beq.n	8003a24 <HAL_I2C_Init+0x138>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	1e59      	subs	r1, r3, #1
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a22:	e051      	b.n	8003ac8 <HAL_I2C_Init+0x1dc>
 8003a24:	2304      	movs	r3, #4
 8003a26:	e04f      	b.n	8003ac8 <HAL_I2C_Init+0x1dc>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d111      	bne.n	8003a54 <HAL_I2C_Init+0x168>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	1e58      	subs	r0, r3, #1
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6859      	ldr	r1, [r3, #4]
 8003a38:	460b      	mov	r3, r1
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	440b      	add	r3, r1
 8003a3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a42:	3301      	adds	r3, #1
 8003a44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	bf0c      	ite	eq
 8003a4c:	2301      	moveq	r3, #1
 8003a4e:	2300      	movne	r3, #0
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	e012      	b.n	8003a7a <HAL_I2C_Init+0x18e>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	1e58      	subs	r0, r3, #1
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6859      	ldr	r1, [r3, #4]
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	440b      	add	r3, r1
 8003a62:	0099      	lsls	r1, r3, #2
 8003a64:	440b      	add	r3, r1
 8003a66:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	bf0c      	ite	eq
 8003a74:	2301      	moveq	r3, #1
 8003a76:	2300      	movne	r3, #0
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <HAL_I2C_Init+0x196>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e022      	b.n	8003ac8 <HAL_I2C_Init+0x1dc>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d10e      	bne.n	8003aa8 <HAL_I2C_Init+0x1bc>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	1e58      	subs	r0, r3, #1
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6859      	ldr	r1, [r3, #4]
 8003a92:	460b      	mov	r3, r1
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	440b      	add	r3, r1
 8003a98:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aa2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003aa6:	e00f      	b.n	8003ac8 <HAL_I2C_Init+0x1dc>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	1e58      	subs	r0, r3, #1
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6859      	ldr	r1, [r3, #4]
 8003ab0:	460b      	mov	r3, r1
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	440b      	add	r3, r1
 8003ab6:	0099      	lsls	r1, r3, #2
 8003ab8:	440b      	add	r3, r1
 8003aba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003abe:	3301      	adds	r3, #1
 8003ac0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ac4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ac8:	6879      	ldr	r1, [r7, #4]
 8003aca:	6809      	ldr	r1, [r1, #0]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	69da      	ldr	r2, [r3, #28]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	430a      	orrs	r2, r1
 8003aea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003af6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	6911      	ldr	r1, [r2, #16]
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	68d2      	ldr	r2, [r2, #12]
 8003b02:	4311      	orrs	r1, r2
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	6812      	ldr	r2, [r2, #0]
 8003b08:	430b      	orrs	r3, r1
 8003b0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	695a      	ldr	r2, [r3, #20]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	431a      	orrs	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	430a      	orrs	r2, r1
 8003b26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f042 0201 	orr.w	r2, r2, #1
 8003b36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2220      	movs	r2, #32
 8003b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3710      	adds	r7, #16
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	000186a0 	.word	0x000186a0
 8003b64:	001e847f 	.word	0x001e847f
 8003b68:	003d08ff 	.word	0x003d08ff
 8003b6c:	431bde83 	.word	0x431bde83
 8003b70:	10624dd3 	.word	0x10624dd3

08003b74 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b088      	sub	sp, #32
 8003b78:	af02      	add	r7, sp, #8
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	607a      	str	r2, [r7, #4]
 8003b7e:	461a      	mov	r2, r3
 8003b80:	460b      	mov	r3, r1
 8003b82:	817b      	strh	r3, [r7, #10]
 8003b84:	4613      	mov	r3, r2
 8003b86:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b88:	f7ff fb9e 	bl	80032c8 <HAL_GetTick>
 8003b8c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b20      	cmp	r3, #32
 8003b98:	f040 80e0 	bne.w	8003d5c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	9300      	str	r3, [sp, #0]
 8003ba0:	2319      	movs	r3, #25
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	4970      	ldr	r1, [pc, #448]	@ (8003d68 <HAL_I2C_Master_Transmit+0x1f4>)
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f000 fa92 	bl	80040d0 <I2C_WaitOnFlagUntilTimeout>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e0d3      	b.n	8003d5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d101      	bne.n	8003bc4 <HAL_I2C_Master_Transmit+0x50>
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	e0cc      	b.n	8003d5e <HAL_I2C_Master_Transmit+0x1ea>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d007      	beq.n	8003bea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f042 0201 	orr.w	r2, r2, #1
 8003be8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bf8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2221      	movs	r2, #33	@ 0x21
 8003bfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2210      	movs	r2, #16
 8003c06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	893a      	ldrh	r2, [r7, #8]
 8003c1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c20:	b29a      	uxth	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	4a50      	ldr	r2, [pc, #320]	@ (8003d6c <HAL_I2C_Master_Transmit+0x1f8>)
 8003c2a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003c2c:	8979      	ldrh	r1, [r7, #10]
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	6a3a      	ldr	r2, [r7, #32]
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 f9ca 	bl	8003fcc <I2C_MasterRequestWrite>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e08d      	b.n	8003d5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c42:	2300      	movs	r3, #0
 8003c44:	613b      	str	r3, [r7, #16]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	695b      	ldr	r3, [r3, #20]
 8003c4c:	613b      	str	r3, [r7, #16]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	613b      	str	r3, [r7, #16]
 8003c56:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003c58:	e066      	b.n	8003d28 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	6a39      	ldr	r1, [r7, #32]
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	f000 fb50 	bl	8004304 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d00d      	beq.n	8003c86 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6e:	2b04      	cmp	r3, #4
 8003c70:	d107      	bne.n	8003c82 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e06b      	b.n	8003d5e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8a:	781a      	ldrb	r2, [r3, #0]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c96:	1c5a      	adds	r2, r3, #1
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	b29a      	uxth	r2, r3
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	695b      	ldr	r3, [r3, #20]
 8003cbc:	f003 0304 	and.w	r3, r3, #4
 8003cc0:	2b04      	cmp	r3, #4
 8003cc2:	d11b      	bne.n	8003cfc <HAL_I2C_Master_Transmit+0x188>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d017      	beq.n	8003cfc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd0:	781a      	ldrb	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cdc:	1c5a      	adds	r2, r3, #1
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	6a39      	ldr	r1, [r7, #32]
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 fb47 	bl	8004394 <I2C_WaitOnBTFFlagUntilTimeout>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00d      	beq.n	8003d28 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d10:	2b04      	cmp	r3, #4
 8003d12:	d107      	bne.n	8003d24 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d22:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e01a      	b.n	8003d5e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d194      	bne.n	8003c5a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2220      	movs	r2, #32
 8003d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	e000      	b.n	8003d5e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003d5c:	2302      	movs	r3, #2
  }
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3718      	adds	r7, #24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	00100002 	.word	0x00100002
 8003d6c:	ffff0000 	.word	0xffff0000

08003d70 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b08a      	sub	sp, #40	@ 0x28
 8003d74:	af02      	add	r7, sp, #8
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	607a      	str	r2, [r7, #4]
 8003d7a:	603b      	str	r3, [r7, #0]
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003d80:	f7ff faa2 	bl	80032c8 <HAL_GetTick>
 8003d84:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b20      	cmp	r3, #32
 8003d94:	f040 8111 	bne.w	8003fba <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	9300      	str	r3, [sp, #0]
 8003d9c:	2319      	movs	r3, #25
 8003d9e:	2201      	movs	r2, #1
 8003da0:	4988      	ldr	r1, [pc, #544]	@ (8003fc4 <HAL_I2C_IsDeviceReady+0x254>)
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 f994 	bl	80040d0 <I2C_WaitOnFlagUntilTimeout>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003dae:	2302      	movs	r3, #2
 8003db0:	e104      	b.n	8003fbc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d101      	bne.n	8003dc0 <HAL_I2C_IsDeviceReady+0x50>
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	e0fd      	b.n	8003fbc <HAL_I2C_IsDeviceReady+0x24c>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d007      	beq.n	8003de6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f042 0201 	orr.w	r2, r2, #1
 8003de4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003df4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2224      	movs	r2, #36	@ 0x24
 8003dfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4a70      	ldr	r2, [pc, #448]	@ (8003fc8 <HAL_I2C_IsDeviceReady+0x258>)
 8003e08:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e18:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	9300      	str	r3, [sp, #0]
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f000 f952 	bl	80040d0 <I2C_WaitOnFlagUntilTimeout>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00d      	beq.n	8003e4e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e40:	d103      	bne.n	8003e4a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e48:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e0b6      	b.n	8003fbc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e4e:	897b      	ldrh	r3, [r7, #10]
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	461a      	mov	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e5c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003e5e:	f7ff fa33 	bl	80032c8 <HAL_GetTick>
 8003e62:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	bf0c      	ite	eq
 8003e72:	2301      	moveq	r3, #1
 8003e74:	2300      	movne	r3, #0
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	695b      	ldr	r3, [r3, #20]
 8003e80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e88:	bf0c      	ite	eq
 8003e8a:	2301      	moveq	r3, #1
 8003e8c:	2300      	movne	r3, #0
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003e92:	e025      	b.n	8003ee0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003e94:	f7ff fa18 	bl	80032c8 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d302      	bcc.n	8003eaa <HAL_I2C_IsDeviceReady+0x13a>
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d103      	bne.n	8003eb2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	22a0      	movs	r2, #160	@ 0xa0
 8003eae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	bf0c      	ite	eq
 8003ec0:	2301      	moveq	r3, #1
 8003ec2:	2300      	movne	r3, #0
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ed2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ed6:	bf0c      	ite	eq
 8003ed8:	2301      	moveq	r3, #1
 8003eda:	2300      	movne	r3, #0
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	2ba0      	cmp	r3, #160	@ 0xa0
 8003eea:	d005      	beq.n	8003ef8 <HAL_I2C_IsDeviceReady+0x188>
 8003eec:	7dfb      	ldrb	r3, [r7, #23]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d102      	bne.n	8003ef8 <HAL_I2C_IsDeviceReady+0x188>
 8003ef2:	7dbb      	ldrb	r3, [r7, #22]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d0cd      	beq.n	8003e94 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2220      	movs	r2, #32
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d129      	bne.n	8003f62 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f1c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f1e:	2300      	movs	r3, #0
 8003f20:	613b      	str	r3, [r7, #16]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	613b      	str	r3, [r7, #16]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	613b      	str	r3, [r7, #16]
 8003f32:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	9300      	str	r3, [sp, #0]
 8003f38:	2319      	movs	r3, #25
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	4921      	ldr	r1, [pc, #132]	@ (8003fc4 <HAL_I2C_IsDeviceReady+0x254>)
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f000 f8c6 	bl	80040d0 <I2C_WaitOnFlagUntilTimeout>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d001      	beq.n	8003f4e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e036      	b.n	8003fbc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2220      	movs	r2, #32
 8003f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e02c      	b.n	8003fbc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f70:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f7a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	9300      	str	r3, [sp, #0]
 8003f80:	2319      	movs	r3, #25
 8003f82:	2201      	movs	r2, #1
 8003f84:	490f      	ldr	r1, [pc, #60]	@ (8003fc4 <HAL_I2C_IsDeviceReady+0x254>)
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	f000 f8a2 	bl	80040d0 <I2C_WaitOnFlagUntilTimeout>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d001      	beq.n	8003f96 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e012      	b.n	8003fbc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	f4ff af32 	bcc.w	8003e0a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2220      	movs	r2, #32
 8003faa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003fba:	2302      	movs	r3, #2
  }
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3720      	adds	r7, #32
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	00100002 	.word	0x00100002
 8003fc8:	ffff0000 	.word	0xffff0000

08003fcc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b088      	sub	sp, #32
 8003fd0:	af02      	add	r7, sp, #8
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	607a      	str	r2, [r7, #4]
 8003fd6:	603b      	str	r3, [r7, #0]
 8003fd8:	460b      	mov	r3, r1
 8003fda:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	2b08      	cmp	r3, #8
 8003fe6:	d006      	beq.n	8003ff6 <I2C_MasterRequestWrite+0x2a>
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d003      	beq.n	8003ff6 <I2C_MasterRequestWrite+0x2a>
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ff4:	d108      	bne.n	8004008 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004004:	601a      	str	r2, [r3, #0]
 8004006:	e00b      	b.n	8004020 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800400c:	2b12      	cmp	r3, #18
 800400e:	d107      	bne.n	8004020 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800401e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	9300      	str	r3, [sp, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800402c:	68f8      	ldr	r0, [r7, #12]
 800402e:	f000 f84f 	bl	80040d0 <I2C_WaitOnFlagUntilTimeout>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00d      	beq.n	8004054 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004042:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004046:	d103      	bne.n	8004050 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800404e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e035      	b.n	80040c0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800405c:	d108      	bne.n	8004070 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800405e:	897b      	ldrh	r3, [r7, #10]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	461a      	mov	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800406c:	611a      	str	r2, [r3, #16]
 800406e:	e01b      	b.n	80040a8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004070:	897b      	ldrh	r3, [r7, #10]
 8004072:	11db      	asrs	r3, r3, #7
 8004074:	b2db      	uxtb	r3, r3
 8004076:	f003 0306 	and.w	r3, r3, #6
 800407a:	b2db      	uxtb	r3, r3
 800407c:	f063 030f 	orn	r3, r3, #15
 8004080:	b2da      	uxtb	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	490e      	ldr	r1, [pc, #56]	@ (80040c8 <I2C_MasterRequestWrite+0xfc>)
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f000 f898 	bl	80041c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e010      	b.n	80040c0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800409e:	897b      	ldrh	r3, [r7, #10]
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	4907      	ldr	r1, [pc, #28]	@ (80040cc <I2C_MasterRequestWrite+0x100>)
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 f888 	bl	80041c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d001      	beq.n	80040be <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e000      	b.n	80040c0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3718      	adds	r7, #24
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	00010008 	.word	0x00010008
 80040cc:	00010002 	.word	0x00010002

080040d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	603b      	str	r3, [r7, #0]
 80040dc:	4613      	mov	r3, r2
 80040de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040e0:	e048      	b.n	8004174 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040e8:	d044      	beq.n	8004174 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040ea:	f7ff f8ed 	bl	80032c8 <HAL_GetTick>
 80040ee:	4602      	mov	r2, r0
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	683a      	ldr	r2, [r7, #0]
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d302      	bcc.n	8004100 <I2C_WaitOnFlagUntilTimeout+0x30>
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d139      	bne.n	8004174 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	0c1b      	lsrs	r3, r3, #16
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b01      	cmp	r3, #1
 8004108:	d10d      	bne.n	8004126 <I2C_WaitOnFlagUntilTimeout+0x56>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	695b      	ldr	r3, [r3, #20]
 8004110:	43da      	mvns	r2, r3
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	4013      	ands	r3, r2
 8004116:	b29b      	uxth	r3, r3
 8004118:	2b00      	cmp	r3, #0
 800411a:	bf0c      	ite	eq
 800411c:	2301      	moveq	r3, #1
 800411e:	2300      	movne	r3, #0
 8004120:	b2db      	uxtb	r3, r3
 8004122:	461a      	mov	r2, r3
 8004124:	e00c      	b.n	8004140 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	43da      	mvns	r2, r3
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	4013      	ands	r3, r2
 8004132:	b29b      	uxth	r3, r3
 8004134:	2b00      	cmp	r3, #0
 8004136:	bf0c      	ite	eq
 8004138:	2301      	moveq	r3, #1
 800413a:	2300      	movne	r3, #0
 800413c:	b2db      	uxtb	r3, r3
 800413e:	461a      	mov	r2, r3
 8004140:	79fb      	ldrb	r3, [r7, #7]
 8004142:	429a      	cmp	r2, r3
 8004144:	d116      	bne.n	8004174 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2220      	movs	r2, #32
 8004150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004160:	f043 0220 	orr.w	r2, r3, #32
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e023      	b.n	80041bc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	0c1b      	lsrs	r3, r3, #16
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b01      	cmp	r3, #1
 800417c:	d10d      	bne.n	800419a <I2C_WaitOnFlagUntilTimeout+0xca>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	695b      	ldr	r3, [r3, #20]
 8004184:	43da      	mvns	r2, r3
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	4013      	ands	r3, r2
 800418a:	b29b      	uxth	r3, r3
 800418c:	2b00      	cmp	r3, #0
 800418e:	bf0c      	ite	eq
 8004190:	2301      	moveq	r3, #1
 8004192:	2300      	movne	r3, #0
 8004194:	b2db      	uxtb	r3, r3
 8004196:	461a      	mov	r2, r3
 8004198:	e00c      	b.n	80041b4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	699b      	ldr	r3, [r3, #24]
 80041a0:	43da      	mvns	r2, r3
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	4013      	ands	r3, r2
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	bf0c      	ite	eq
 80041ac:	2301      	moveq	r3, #1
 80041ae:	2300      	movne	r3, #0
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	461a      	mov	r2, r3
 80041b4:	79fb      	ldrb	r3, [r7, #7]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d093      	beq.n	80040e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041ba:	2300      	movs	r3, #0
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
 80041d0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041d2:	e071      	b.n	80042b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	695b      	ldr	r3, [r3, #20]
 80041da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041e2:	d123      	bne.n	800422c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041f2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80041fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2220      	movs	r2, #32
 8004208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004218:	f043 0204 	orr.w	r2, r3, #4
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2200      	movs	r2, #0
 8004224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e067      	b.n	80042fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004232:	d041      	beq.n	80042b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004234:	f7ff f848 	bl	80032c8 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	429a      	cmp	r2, r3
 8004242:	d302      	bcc.n	800424a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d136      	bne.n	80042b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	0c1b      	lsrs	r3, r3, #16
 800424e:	b2db      	uxtb	r3, r3
 8004250:	2b01      	cmp	r3, #1
 8004252:	d10c      	bne.n	800426e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	43da      	mvns	r2, r3
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	4013      	ands	r3, r2
 8004260:	b29b      	uxth	r3, r3
 8004262:	2b00      	cmp	r3, #0
 8004264:	bf14      	ite	ne
 8004266:	2301      	movne	r3, #1
 8004268:	2300      	moveq	r3, #0
 800426a:	b2db      	uxtb	r3, r3
 800426c:	e00b      	b.n	8004286 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	43da      	mvns	r2, r3
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	4013      	ands	r3, r2
 800427a:	b29b      	uxth	r3, r3
 800427c:	2b00      	cmp	r3, #0
 800427e:	bf14      	ite	ne
 8004280:	2301      	movne	r3, #1
 8004282:	2300      	moveq	r3, #0
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d016      	beq.n	80042b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2220      	movs	r2, #32
 8004294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a4:	f043 0220 	orr.w	r2, r3, #32
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e021      	b.n	80042fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	0c1b      	lsrs	r3, r3, #16
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d10c      	bne.n	80042dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	695b      	ldr	r3, [r3, #20]
 80042c8:	43da      	mvns	r2, r3
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	4013      	ands	r3, r2
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	bf14      	ite	ne
 80042d4:	2301      	movne	r3, #1
 80042d6:	2300      	moveq	r3, #0
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	e00b      	b.n	80042f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	699b      	ldr	r3, [r3, #24]
 80042e2:	43da      	mvns	r2, r3
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	4013      	ands	r3, r2
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	bf14      	ite	ne
 80042ee:	2301      	movne	r3, #1
 80042f0:	2300      	moveq	r3, #0
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f47f af6d 	bne.w	80041d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3710      	adds	r7, #16
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}

08004304 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004310:	e034      	b.n	800437c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004312:	68f8      	ldr	r0, [r7, #12]
 8004314:	f000 f886 	bl	8004424 <I2C_IsAcknowledgeFailed>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e034      	b.n	800438c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004328:	d028      	beq.n	800437c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800432a:	f7fe ffcd 	bl	80032c8 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	68ba      	ldr	r2, [r7, #8]
 8004336:	429a      	cmp	r2, r3
 8004338:	d302      	bcc.n	8004340 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d11d      	bne.n	800437c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800434a:	2b80      	cmp	r3, #128	@ 0x80
 800434c:	d016      	beq.n	800437c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2220      	movs	r2, #32
 8004358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004368:	f043 0220 	orr.w	r2, r3, #32
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e007      	b.n	800438c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004386:	2b80      	cmp	r3, #128	@ 0x80
 8004388:	d1c3      	bne.n	8004312 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800438a:	2300      	movs	r3, #0
}
 800438c:	4618      	mov	r0, r3
 800438e:	3710      	adds	r7, #16
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043a0:	e034      	b.n	800440c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043a2:	68f8      	ldr	r0, [r7, #12]
 80043a4:	f000 f83e 	bl	8004424 <I2C_IsAcknowledgeFailed>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e034      	b.n	800441c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043b8:	d028      	beq.n	800440c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ba:	f7fe ff85 	bl	80032c8 <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d302      	bcc.n	80043d0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d11d      	bne.n	800440c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	f003 0304 	and.w	r3, r3, #4
 80043da:	2b04      	cmp	r3, #4
 80043dc:	d016      	beq.n	800440c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2200      	movs	r2, #0
 80043e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2220      	movs	r2, #32
 80043e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f8:	f043 0220 	orr.w	r2, r3, #32
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e007      	b.n	800441c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	f003 0304 	and.w	r3, r3, #4
 8004416:	2b04      	cmp	r3, #4
 8004418:	d1c3      	bne.n	80043a2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	3710      	adds	r7, #16
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}

08004424 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	695b      	ldr	r3, [r3, #20]
 8004432:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800443a:	d11b      	bne.n	8004474 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004444:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2220      	movs	r2, #32
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004460:	f043 0204 	orr.w	r2, r3, #4
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e000      	b.n	8004476 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	370c      	adds	r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	bc80      	pop	{r7}
 800447e:	4770      	bx	lr

08004480 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e272      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	f000 8087 	beq.w	80045ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80044a0:	4b92      	ldr	r3, [pc, #584]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f003 030c 	and.w	r3, r3, #12
 80044a8:	2b04      	cmp	r3, #4
 80044aa:	d00c      	beq.n	80044c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80044ac:	4b8f      	ldr	r3, [pc, #572]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f003 030c 	and.w	r3, r3, #12
 80044b4:	2b08      	cmp	r3, #8
 80044b6:	d112      	bne.n	80044de <HAL_RCC_OscConfig+0x5e>
 80044b8:	4b8c      	ldr	r3, [pc, #560]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044c4:	d10b      	bne.n	80044de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044c6:	4b89      	ldr	r3, [pc, #548]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d06c      	beq.n	80045ac <HAL_RCC_OscConfig+0x12c>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d168      	bne.n	80045ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e24c      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044e6:	d106      	bne.n	80044f6 <HAL_RCC_OscConfig+0x76>
 80044e8:	4b80      	ldr	r3, [pc, #512]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a7f      	ldr	r2, [pc, #508]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80044ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044f2:	6013      	str	r3, [r2, #0]
 80044f4:	e02e      	b.n	8004554 <HAL_RCC_OscConfig+0xd4>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d10c      	bne.n	8004518 <HAL_RCC_OscConfig+0x98>
 80044fe:	4b7b      	ldr	r3, [pc, #492]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a7a      	ldr	r2, [pc, #488]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004504:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004508:	6013      	str	r3, [r2, #0]
 800450a:	4b78      	ldr	r3, [pc, #480]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a77      	ldr	r2, [pc, #476]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004510:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004514:	6013      	str	r3, [r2, #0]
 8004516:	e01d      	b.n	8004554 <HAL_RCC_OscConfig+0xd4>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004520:	d10c      	bne.n	800453c <HAL_RCC_OscConfig+0xbc>
 8004522:	4b72      	ldr	r3, [pc, #456]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a71      	ldr	r2, [pc, #452]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004528:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800452c:	6013      	str	r3, [r2, #0]
 800452e:	4b6f      	ldr	r3, [pc, #444]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a6e      	ldr	r2, [pc, #440]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004538:	6013      	str	r3, [r2, #0]
 800453a:	e00b      	b.n	8004554 <HAL_RCC_OscConfig+0xd4>
 800453c:	4b6b      	ldr	r3, [pc, #428]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a6a      	ldr	r2, [pc, #424]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004542:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004546:	6013      	str	r3, [r2, #0]
 8004548:	4b68      	ldr	r3, [pc, #416]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a67      	ldr	r2, [pc, #412]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 800454e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004552:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d013      	beq.n	8004584 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455c:	f7fe feb4 	bl	80032c8 <HAL_GetTick>
 8004560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004562:	e008      	b.n	8004576 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004564:	f7fe feb0 	bl	80032c8 <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	2b64      	cmp	r3, #100	@ 0x64
 8004570:	d901      	bls.n	8004576 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e200      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004576:	4b5d      	ldr	r3, [pc, #372]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d0f0      	beq.n	8004564 <HAL_RCC_OscConfig+0xe4>
 8004582:	e014      	b.n	80045ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004584:	f7fe fea0 	bl	80032c8 <HAL_GetTick>
 8004588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800458a:	e008      	b.n	800459e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800458c:	f7fe fe9c 	bl	80032c8 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	2b64      	cmp	r3, #100	@ 0x64
 8004598:	d901      	bls.n	800459e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e1ec      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800459e:	4b53      	ldr	r3, [pc, #332]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d1f0      	bne.n	800458c <HAL_RCC_OscConfig+0x10c>
 80045aa:	e000      	b.n	80045ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d063      	beq.n	8004682 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045ba:	4b4c      	ldr	r3, [pc, #304]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f003 030c 	and.w	r3, r3, #12
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d00b      	beq.n	80045de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80045c6:	4b49      	ldr	r3, [pc, #292]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f003 030c 	and.w	r3, r3, #12
 80045ce:	2b08      	cmp	r3, #8
 80045d0:	d11c      	bne.n	800460c <HAL_RCC_OscConfig+0x18c>
 80045d2:	4b46      	ldr	r3, [pc, #280]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d116      	bne.n	800460c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045de:	4b43      	ldr	r3, [pc, #268]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d005      	beq.n	80045f6 <HAL_RCC_OscConfig+0x176>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d001      	beq.n	80045f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e1c0      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045f6:	4b3d      	ldr	r3, [pc, #244]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	695b      	ldr	r3, [r3, #20]
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	4939      	ldr	r1, [pc, #228]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004606:	4313      	orrs	r3, r2
 8004608:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800460a:	e03a      	b.n	8004682 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	691b      	ldr	r3, [r3, #16]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d020      	beq.n	8004656 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004614:	4b36      	ldr	r3, [pc, #216]	@ (80046f0 <HAL_RCC_OscConfig+0x270>)
 8004616:	2201      	movs	r2, #1
 8004618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800461a:	f7fe fe55 	bl	80032c8 <HAL_GetTick>
 800461e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004620:	e008      	b.n	8004634 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004622:	f7fe fe51 	bl	80032c8 <HAL_GetTick>
 8004626:	4602      	mov	r2, r0
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	2b02      	cmp	r3, #2
 800462e:	d901      	bls.n	8004634 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e1a1      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004634:	4b2d      	ldr	r3, [pc, #180]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b00      	cmp	r3, #0
 800463e:	d0f0      	beq.n	8004622 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004640:	4b2a      	ldr	r3, [pc, #168]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	695b      	ldr	r3, [r3, #20]
 800464c:	00db      	lsls	r3, r3, #3
 800464e:	4927      	ldr	r1, [pc, #156]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004650:	4313      	orrs	r3, r2
 8004652:	600b      	str	r3, [r1, #0]
 8004654:	e015      	b.n	8004682 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004656:	4b26      	ldr	r3, [pc, #152]	@ (80046f0 <HAL_RCC_OscConfig+0x270>)
 8004658:	2200      	movs	r2, #0
 800465a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465c:	f7fe fe34 	bl	80032c8 <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004664:	f7fe fe30 	bl	80032c8 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b02      	cmp	r3, #2
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e180      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004676:	4b1d      	ldr	r3, [pc, #116]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1f0      	bne.n	8004664 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0308 	and.w	r3, r3, #8
 800468a:	2b00      	cmp	r3, #0
 800468c:	d03a      	beq.n	8004704 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	699b      	ldr	r3, [r3, #24]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d019      	beq.n	80046ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004696:	4b17      	ldr	r3, [pc, #92]	@ (80046f4 <HAL_RCC_OscConfig+0x274>)
 8004698:	2201      	movs	r2, #1
 800469a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800469c:	f7fe fe14 	bl	80032c8 <HAL_GetTick>
 80046a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046a2:	e008      	b.n	80046b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046a4:	f7fe fe10 	bl	80032c8 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e160      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046b6:	4b0d      	ldr	r3, [pc, #52]	@ (80046ec <HAL_RCC_OscConfig+0x26c>)
 80046b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d0f0      	beq.n	80046a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80046c2:	2001      	movs	r0, #1
 80046c4:	f000 face 	bl	8004c64 <RCC_Delay>
 80046c8:	e01c      	b.n	8004704 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046ca:	4b0a      	ldr	r3, [pc, #40]	@ (80046f4 <HAL_RCC_OscConfig+0x274>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046d0:	f7fe fdfa 	bl	80032c8 <HAL_GetTick>
 80046d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046d6:	e00f      	b.n	80046f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046d8:	f7fe fdf6 	bl	80032c8 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d908      	bls.n	80046f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e146      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
 80046ea:	bf00      	nop
 80046ec:	40021000 	.word	0x40021000
 80046f0:	42420000 	.word	0x42420000
 80046f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046f8:	4b92      	ldr	r3, [pc, #584]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80046fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fc:	f003 0302 	and.w	r3, r3, #2
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1e9      	bne.n	80046d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0304 	and.w	r3, r3, #4
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 80a6 	beq.w	800485e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004712:	2300      	movs	r3, #0
 8004714:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004716:	4b8b      	ldr	r3, [pc, #556]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10d      	bne.n	800473e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004722:	4b88      	ldr	r3, [pc, #544]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	4a87      	ldr	r2, [pc, #540]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 8004728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800472c:	61d3      	str	r3, [r2, #28]
 800472e:	4b85      	ldr	r3, [pc, #532]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 8004730:	69db      	ldr	r3, [r3, #28]
 8004732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004736:	60bb      	str	r3, [r7, #8]
 8004738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800473a:	2301      	movs	r3, #1
 800473c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800473e:	4b82      	ldr	r3, [pc, #520]	@ (8004948 <HAL_RCC_OscConfig+0x4c8>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004746:	2b00      	cmp	r3, #0
 8004748:	d118      	bne.n	800477c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800474a:	4b7f      	ldr	r3, [pc, #508]	@ (8004948 <HAL_RCC_OscConfig+0x4c8>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a7e      	ldr	r2, [pc, #504]	@ (8004948 <HAL_RCC_OscConfig+0x4c8>)
 8004750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004756:	f7fe fdb7 	bl	80032c8 <HAL_GetTick>
 800475a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800475c:	e008      	b.n	8004770 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800475e:	f7fe fdb3 	bl	80032c8 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b64      	cmp	r3, #100	@ 0x64
 800476a:	d901      	bls.n	8004770 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e103      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004770:	4b75      	ldr	r3, [pc, #468]	@ (8004948 <HAL_RCC_OscConfig+0x4c8>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004778:	2b00      	cmp	r3, #0
 800477a:	d0f0      	beq.n	800475e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d106      	bne.n	8004792 <HAL_RCC_OscConfig+0x312>
 8004784:	4b6f      	ldr	r3, [pc, #444]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	4a6e      	ldr	r2, [pc, #440]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 800478a:	f043 0301 	orr.w	r3, r3, #1
 800478e:	6213      	str	r3, [r2, #32]
 8004790:	e02d      	b.n	80047ee <HAL_RCC_OscConfig+0x36e>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10c      	bne.n	80047b4 <HAL_RCC_OscConfig+0x334>
 800479a:	4b6a      	ldr	r3, [pc, #424]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	4a69      	ldr	r2, [pc, #420]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80047a0:	f023 0301 	bic.w	r3, r3, #1
 80047a4:	6213      	str	r3, [r2, #32]
 80047a6:	4b67      	ldr	r3, [pc, #412]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	4a66      	ldr	r2, [pc, #408]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80047ac:	f023 0304 	bic.w	r3, r3, #4
 80047b0:	6213      	str	r3, [r2, #32]
 80047b2:	e01c      	b.n	80047ee <HAL_RCC_OscConfig+0x36e>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	2b05      	cmp	r3, #5
 80047ba:	d10c      	bne.n	80047d6 <HAL_RCC_OscConfig+0x356>
 80047bc:	4b61      	ldr	r3, [pc, #388]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80047be:	6a1b      	ldr	r3, [r3, #32]
 80047c0:	4a60      	ldr	r2, [pc, #384]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80047c2:	f043 0304 	orr.w	r3, r3, #4
 80047c6:	6213      	str	r3, [r2, #32]
 80047c8:	4b5e      	ldr	r3, [pc, #376]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	4a5d      	ldr	r2, [pc, #372]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80047ce:	f043 0301 	orr.w	r3, r3, #1
 80047d2:	6213      	str	r3, [r2, #32]
 80047d4:	e00b      	b.n	80047ee <HAL_RCC_OscConfig+0x36e>
 80047d6:	4b5b      	ldr	r3, [pc, #364]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	4a5a      	ldr	r2, [pc, #360]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80047dc:	f023 0301 	bic.w	r3, r3, #1
 80047e0:	6213      	str	r3, [r2, #32]
 80047e2:	4b58      	ldr	r3, [pc, #352]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	4a57      	ldr	r2, [pc, #348]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80047e8:	f023 0304 	bic.w	r3, r3, #4
 80047ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d015      	beq.n	8004822 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047f6:	f7fe fd67 	bl	80032c8 <HAL_GetTick>
 80047fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047fc:	e00a      	b.n	8004814 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047fe:	f7fe fd63 	bl	80032c8 <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	f241 3288 	movw	r2, #5000	@ 0x1388
 800480c:	4293      	cmp	r3, r2
 800480e:	d901      	bls.n	8004814 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e0b1      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004814:	4b4b      	ldr	r3, [pc, #300]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	f003 0302 	and.w	r3, r3, #2
 800481c:	2b00      	cmp	r3, #0
 800481e:	d0ee      	beq.n	80047fe <HAL_RCC_OscConfig+0x37e>
 8004820:	e014      	b.n	800484c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004822:	f7fe fd51 	bl	80032c8 <HAL_GetTick>
 8004826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004828:	e00a      	b.n	8004840 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800482a:	f7fe fd4d 	bl	80032c8 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004838:	4293      	cmp	r3, r2
 800483a:	d901      	bls.n	8004840 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	e09b      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004840:	4b40      	ldr	r3, [pc, #256]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 8004842:	6a1b      	ldr	r3, [r3, #32]
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1ee      	bne.n	800482a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800484c:	7dfb      	ldrb	r3, [r7, #23]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d105      	bne.n	800485e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004852:	4b3c      	ldr	r3, [pc, #240]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 8004854:	69db      	ldr	r3, [r3, #28]
 8004856:	4a3b      	ldr	r2, [pc, #236]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 8004858:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800485c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	69db      	ldr	r3, [r3, #28]
 8004862:	2b00      	cmp	r3, #0
 8004864:	f000 8087 	beq.w	8004976 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004868:	4b36      	ldr	r3, [pc, #216]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f003 030c 	and.w	r3, r3, #12
 8004870:	2b08      	cmp	r3, #8
 8004872:	d061      	beq.n	8004938 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	69db      	ldr	r3, [r3, #28]
 8004878:	2b02      	cmp	r3, #2
 800487a:	d146      	bne.n	800490a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800487c:	4b33      	ldr	r3, [pc, #204]	@ (800494c <HAL_RCC_OscConfig+0x4cc>)
 800487e:	2200      	movs	r2, #0
 8004880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004882:	f7fe fd21 	bl	80032c8 <HAL_GetTick>
 8004886:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004888:	e008      	b.n	800489c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800488a:	f7fe fd1d 	bl	80032c8 <HAL_GetTick>
 800488e:	4602      	mov	r2, r0
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	2b02      	cmp	r3, #2
 8004896:	d901      	bls.n	800489c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004898:	2303      	movs	r3, #3
 800489a:	e06d      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800489c:	4b29      	ldr	r3, [pc, #164]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1f0      	bne.n	800488a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048b0:	d108      	bne.n	80048c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80048b2:	4b24      	ldr	r3, [pc, #144]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	4921      	ldr	r1, [pc, #132]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048c4:	4b1f      	ldr	r3, [pc, #124]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a19      	ldr	r1, [r3, #32]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d4:	430b      	orrs	r3, r1
 80048d6:	491b      	ldr	r1, [pc, #108]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048dc:	4b1b      	ldr	r3, [pc, #108]	@ (800494c <HAL_RCC_OscConfig+0x4cc>)
 80048de:	2201      	movs	r2, #1
 80048e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e2:	f7fe fcf1 	bl	80032c8 <HAL_GetTick>
 80048e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048e8:	e008      	b.n	80048fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ea:	f7fe fced 	bl	80032c8 <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d901      	bls.n	80048fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e03d      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048fc:	4b11      	ldr	r3, [pc, #68]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0f0      	beq.n	80048ea <HAL_RCC_OscConfig+0x46a>
 8004908:	e035      	b.n	8004976 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800490a:	4b10      	ldr	r3, [pc, #64]	@ (800494c <HAL_RCC_OscConfig+0x4cc>)
 800490c:	2200      	movs	r2, #0
 800490e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004910:	f7fe fcda 	bl	80032c8 <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004918:	f7fe fcd6 	bl	80032c8 <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b02      	cmp	r3, #2
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e026      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800492a:	4b06      	ldr	r3, [pc, #24]	@ (8004944 <HAL_RCC_OscConfig+0x4c4>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1f0      	bne.n	8004918 <HAL_RCC_OscConfig+0x498>
 8004936:	e01e      	b.n	8004976 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	69db      	ldr	r3, [r3, #28]
 800493c:	2b01      	cmp	r3, #1
 800493e:	d107      	bne.n	8004950 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e019      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
 8004944:	40021000 	.word	0x40021000
 8004948:	40007000 	.word	0x40007000
 800494c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004950:	4b0b      	ldr	r3, [pc, #44]	@ (8004980 <HAL_RCC_OscConfig+0x500>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	429a      	cmp	r2, r3
 8004962:	d106      	bne.n	8004972 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800496e:	429a      	cmp	r2, r3
 8004970:	d001      	beq.n	8004976 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e000      	b.n	8004978 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004976:	2300      	movs	r3, #0
}
 8004978:	4618      	mov	r0, r3
 800497a:	3718      	adds	r7, #24
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}
 8004980:	40021000 	.word	0x40021000

08004984 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d101      	bne.n	8004998 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e0d0      	b.n	8004b3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004998:	4b6a      	ldr	r3, [pc, #424]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c0>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0307 	and.w	r3, r3, #7
 80049a0:	683a      	ldr	r2, [r7, #0]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d910      	bls.n	80049c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049a6:	4b67      	ldr	r3, [pc, #412]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c0>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f023 0207 	bic.w	r2, r3, #7
 80049ae:	4965      	ldr	r1, [pc, #404]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c0>)
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049b6:	4b63      	ldr	r3, [pc, #396]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c0>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0307 	and.w	r3, r3, #7
 80049be:	683a      	ldr	r2, [r7, #0]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d001      	beq.n	80049c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e0b8      	b.n	8004b3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d020      	beq.n	8004a16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0304 	and.w	r3, r3, #4
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d005      	beq.n	80049ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049e0:	4b59      	ldr	r3, [pc, #356]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	4a58      	ldr	r2, [pc, #352]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 80049e6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80049ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0308 	and.w	r3, r3, #8
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d005      	beq.n	8004a04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049f8:	4b53      	ldr	r3, [pc, #332]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	4a52      	ldr	r2, [pc, #328]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 80049fe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004a02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a04:	4b50      	ldr	r3, [pc, #320]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	494d      	ldr	r1, [pc, #308]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d040      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d107      	bne.n	8004a3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a2a:	4b47      	ldr	r3, [pc, #284]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d115      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e07f      	b.n	8004b3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d107      	bne.n	8004a52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a42:	4b41      	ldr	r3, [pc, #260]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d109      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e073      	b.n	8004b3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a52:	4b3d      	ldr	r3, [pc, #244]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e06b      	b.n	8004b3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a62:	4b39      	ldr	r3, [pc, #228]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	f023 0203 	bic.w	r2, r3, #3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	4936      	ldr	r1, [pc, #216]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a74:	f7fe fc28 	bl	80032c8 <HAL_GetTick>
 8004a78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a7a:	e00a      	b.n	8004a92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a7c:	f7fe fc24 	bl	80032c8 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e053      	b.n	8004b3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a92:	4b2d      	ldr	r3, [pc, #180]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f003 020c 	and.w	r2, r3, #12
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d1eb      	bne.n	8004a7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004aa4:	4b27      	ldr	r3, [pc, #156]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c0>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0307 	and.w	r3, r3, #7
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d210      	bcs.n	8004ad4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ab2:	4b24      	ldr	r3, [pc, #144]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c0>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f023 0207 	bic.w	r2, r3, #7
 8004aba:	4922      	ldr	r1, [pc, #136]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c0>)
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ac2:	4b20      	ldr	r3, [pc, #128]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c0>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0307 	and.w	r3, r3, #7
 8004aca:	683a      	ldr	r2, [r7, #0]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d001      	beq.n	8004ad4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e032      	b.n	8004b3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0304 	and.w	r3, r3, #4
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d008      	beq.n	8004af2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ae0:	4b19      	ldr	r3, [pc, #100]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	4916      	ldr	r1, [pc, #88]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0308 	and.w	r3, r3, #8
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d009      	beq.n	8004b12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004afe:	4b12      	ldr	r3, [pc, #72]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	691b      	ldr	r3, [r3, #16]
 8004b0a:	00db      	lsls	r3, r3, #3
 8004b0c:	490e      	ldr	r1, [pc, #56]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b12:	f000 f821 	bl	8004b58 <HAL_RCC_GetSysClockFreq>
 8004b16:	4602      	mov	r2, r0
 8004b18:	4b0b      	ldr	r3, [pc, #44]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	091b      	lsrs	r3, r3, #4
 8004b1e:	f003 030f 	and.w	r3, r3, #15
 8004b22:	490a      	ldr	r1, [pc, #40]	@ (8004b4c <HAL_RCC_ClockConfig+0x1c8>)
 8004b24:	5ccb      	ldrb	r3, [r1, r3]
 8004b26:	fa22 f303 	lsr.w	r3, r2, r3
 8004b2a:	4a09      	ldr	r2, [pc, #36]	@ (8004b50 <HAL_RCC_ClockConfig+0x1cc>)
 8004b2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b2e:	4b09      	ldr	r3, [pc, #36]	@ (8004b54 <HAL_RCC_ClockConfig+0x1d0>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4618      	mov	r0, r3
 8004b34:	f7fe fb86 	bl	8003244 <HAL_InitTick>

  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	40022000 	.word	0x40022000
 8004b48:	40021000 	.word	0x40021000
 8004b4c:	0800a654 	.word	0x0800a654
 8004b50:	20000010 	.word	0x20000010
 8004b54:	20000014 	.word	0x20000014

08004b58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	60fb      	str	r3, [r7, #12]
 8004b62:	2300      	movs	r3, #0
 8004b64:	60bb      	str	r3, [r7, #8]
 8004b66:	2300      	movs	r3, #0
 8004b68:	617b      	str	r3, [r7, #20]
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b72:	4b1e      	ldr	r3, [pc, #120]	@ (8004bec <HAL_RCC_GetSysClockFreq+0x94>)
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f003 030c 	and.w	r3, r3, #12
 8004b7e:	2b04      	cmp	r3, #4
 8004b80:	d002      	beq.n	8004b88 <HAL_RCC_GetSysClockFreq+0x30>
 8004b82:	2b08      	cmp	r3, #8
 8004b84:	d003      	beq.n	8004b8e <HAL_RCC_GetSysClockFreq+0x36>
 8004b86:	e027      	b.n	8004bd8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b88:	4b19      	ldr	r3, [pc, #100]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b8a:	613b      	str	r3, [r7, #16]
      break;
 8004b8c:	e027      	b.n	8004bde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	0c9b      	lsrs	r3, r3, #18
 8004b92:	f003 030f 	and.w	r3, r3, #15
 8004b96:	4a17      	ldr	r2, [pc, #92]	@ (8004bf4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004b98:	5cd3      	ldrb	r3, [r2, r3]
 8004b9a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d010      	beq.n	8004bc8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004ba6:	4b11      	ldr	r3, [pc, #68]	@ (8004bec <HAL_RCC_GetSysClockFreq+0x94>)
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	0c5b      	lsrs	r3, r3, #17
 8004bac:	f003 0301 	and.w	r3, r3, #1
 8004bb0:	4a11      	ldr	r2, [pc, #68]	@ (8004bf8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004bb2:	5cd3      	ldrb	r3, [r2, r3]
 8004bb4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a0d      	ldr	r2, [pc, #52]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004bba:	fb03 f202 	mul.w	r2, r3, r2
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc4:	617b      	str	r3, [r7, #20]
 8004bc6:	e004      	b.n	8004bd2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a0c      	ldr	r2, [pc, #48]	@ (8004bfc <HAL_RCC_GetSysClockFreq+0xa4>)
 8004bcc:	fb02 f303 	mul.w	r3, r2, r3
 8004bd0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	613b      	str	r3, [r7, #16]
      break;
 8004bd6:	e002      	b.n	8004bde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004bd8:	4b05      	ldr	r3, [pc, #20]	@ (8004bf0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004bda:	613b      	str	r3, [r7, #16]
      break;
 8004bdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bde:	693b      	ldr	r3, [r7, #16]
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	371c      	adds	r7, #28
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bc80      	pop	{r7}
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	40021000 	.word	0x40021000
 8004bf0:	007a1200 	.word	0x007a1200
 8004bf4:	0800a66c 	.word	0x0800a66c
 8004bf8:	0800a67c 	.word	0x0800a67c
 8004bfc:	003d0900 	.word	0x003d0900

08004c00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c00:	b480      	push	{r7}
 8004c02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c04:	4b02      	ldr	r3, [pc, #8]	@ (8004c10 <HAL_RCC_GetHCLKFreq+0x10>)
 8004c06:	681b      	ldr	r3, [r3, #0]
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bc80      	pop	{r7}
 8004c0e:	4770      	bx	lr
 8004c10:	20000010 	.word	0x20000010

08004c14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c18:	f7ff fff2 	bl	8004c00 <HAL_RCC_GetHCLKFreq>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	4b05      	ldr	r3, [pc, #20]	@ (8004c34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	0a1b      	lsrs	r3, r3, #8
 8004c24:	f003 0307 	and.w	r3, r3, #7
 8004c28:	4903      	ldr	r1, [pc, #12]	@ (8004c38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c2a:	5ccb      	ldrb	r3, [r1, r3]
 8004c2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	40021000 	.word	0x40021000
 8004c38:	0800a664 	.word	0x0800a664

08004c3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c40:	f7ff ffde 	bl	8004c00 <HAL_RCC_GetHCLKFreq>
 8004c44:	4602      	mov	r2, r0
 8004c46:	4b05      	ldr	r3, [pc, #20]	@ (8004c5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	0adb      	lsrs	r3, r3, #11
 8004c4c:	f003 0307 	and.w	r3, r3, #7
 8004c50:	4903      	ldr	r1, [pc, #12]	@ (8004c60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c52:	5ccb      	ldrb	r3, [r1, r3]
 8004c54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	40021000 	.word	0x40021000
 8004c60:	0800a664 	.word	0x0800a664

08004c64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b085      	sub	sp, #20
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c98 <RCC_Delay+0x34>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a0a      	ldr	r2, [pc, #40]	@ (8004c9c <RCC_Delay+0x38>)
 8004c72:	fba2 2303 	umull	r2, r3, r2, r3
 8004c76:	0a5b      	lsrs	r3, r3, #9
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	fb02 f303 	mul.w	r3, r2, r3
 8004c7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004c80:	bf00      	nop
  }
  while (Delay --);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	1e5a      	subs	r2, r3, #1
 8004c86:	60fa      	str	r2, [r7, #12]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1f9      	bne.n	8004c80 <RCC_Delay+0x1c>
}
 8004c8c:	bf00      	nop
 8004c8e:	bf00      	nop
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bc80      	pop	{r7}
 8004c96:	4770      	bx	lr
 8004c98:	20000010 	.word	0x20000010
 8004c9c:	10624dd3 	.word	0x10624dd3

08004ca0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e076      	b.n	8004da0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d108      	bne.n	8004ccc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cc2:	d009      	beq.n	8004cd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	61da      	str	r2, [r3, #28]
 8004cca:	e005      	b.n	8004cd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d106      	bne.n	8004cf8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f7fe f818 	bl	8002d28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004d20:	431a      	orrs	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	691b      	ldr	r3, [r3, #16]
 8004d30:	f003 0302 	and.w	r3, r3, #2
 8004d34:	431a      	orrs	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	695b      	ldr	r3, [r3, #20]
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d48:	431a      	orrs	r2, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	69db      	ldr	r3, [r3, #28]
 8004d4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d52:	431a      	orrs	r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d5c:	ea42 0103 	orr.w	r1, r2, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d64:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	0c1a      	lsrs	r2, r3, #16
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f002 0204 	and.w	r2, r2, #4
 8004d7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	69da      	ldr	r2, [r3, #28]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3708      	adds	r7, #8
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b088      	sub	sp, #32
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	603b      	str	r3, [r7, #0]
 8004db4:	4613      	mov	r3, r2
 8004db6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004db8:	f7fe fa86 	bl	80032c8 <HAL_GetTick>
 8004dbc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004dbe:	88fb      	ldrh	r3, [r7, #6]
 8004dc0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d001      	beq.n	8004dd2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004dce:	2302      	movs	r3, #2
 8004dd0:	e12a      	b.n	8005028 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d002      	beq.n	8004dde <HAL_SPI_Transmit+0x36>
 8004dd8:	88fb      	ldrh	r3, [r7, #6]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e122      	b.n	8005028 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d101      	bne.n	8004df0 <HAL_SPI_Transmit+0x48>
 8004dec:	2302      	movs	r3, #2
 8004dee:	e11b      	b.n	8005028 <HAL_SPI_Transmit+0x280>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2203      	movs	r2, #3
 8004dfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2200      	movs	r2, #0
 8004e04:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	68ba      	ldr	r2, [r7, #8]
 8004e0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	88fa      	ldrh	r2, [r7, #6]
 8004e10:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	88fa      	ldrh	r2, [r7, #6]
 8004e16:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e3e:	d10f      	bne.n	8004e60 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e4e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e5e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e6a:	2b40      	cmp	r3, #64	@ 0x40
 8004e6c:	d007      	beq.n	8004e7e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e7c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e86:	d152      	bne.n	8004f2e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d002      	beq.n	8004e96 <HAL_SPI_Transmit+0xee>
 8004e90:	8b7b      	ldrh	r3, [r7, #26]
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d145      	bne.n	8004f22 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e9a:	881a      	ldrh	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ea6:	1c9a      	adds	r2, r3, #2
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004eba:	e032      	b.n	8004f22 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 0302 	and.w	r3, r3, #2
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d112      	bne.n	8004ef0 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ece:	881a      	ldrh	r2, [r3, #0]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eda:	1c9a      	adds	r2, r3, #2
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004eee:	e018      	b.n	8004f22 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ef0:	f7fe f9ea 	bl	80032c8 <HAL_GetTick>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	683a      	ldr	r2, [r7, #0]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d803      	bhi.n	8004f08 <HAL_SPI_Transmit+0x160>
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f06:	d102      	bne.n	8004f0e <HAL_SPI_Transmit+0x166>
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d109      	bne.n	8004f22 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e082      	b.n	8005028 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1c7      	bne.n	8004ebc <HAL_SPI_Transmit+0x114>
 8004f2c:	e053      	b.n	8004fd6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d002      	beq.n	8004f3c <HAL_SPI_Transmit+0x194>
 8004f36:	8b7b      	ldrh	r3, [r7, #26]
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d147      	bne.n	8004fcc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	330c      	adds	r3, #12
 8004f46:	7812      	ldrb	r2, [r2, #0]
 8004f48:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f4e:	1c5a      	adds	r2, r3, #1
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	b29a      	uxth	r2, r3
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004f62:	e033      	b.n	8004fcc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f003 0302 	and.w	r3, r3, #2
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d113      	bne.n	8004f9a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	330c      	adds	r3, #12
 8004f7c:	7812      	ldrb	r2, [r2, #0]
 8004f7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f84:	1c5a      	adds	r2, r3, #1
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	3b01      	subs	r3, #1
 8004f92:	b29a      	uxth	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004f98:	e018      	b.n	8004fcc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f9a:	f7fe f995 	bl	80032c8 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	69fb      	ldr	r3, [r7, #28]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	683a      	ldr	r2, [r7, #0]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d803      	bhi.n	8004fb2 <HAL_SPI_Transmit+0x20a>
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fb0:	d102      	bne.n	8004fb8 <HAL_SPI_Transmit+0x210>
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d109      	bne.n	8004fcc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e02d      	b.n	8005028 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1c6      	bne.n	8004f64 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fd6:	69fa      	ldr	r2, [r7, #28]
 8004fd8:	6839      	ldr	r1, [r7, #0]
 8004fda:	68f8      	ldr	r0, [r7, #12]
 8004fdc:	f000 f8b0 	bl	8005140 <SPI_EndRxTxTransaction>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d002      	beq.n	8004fec <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2220      	movs	r2, #32
 8004fea:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d10a      	bne.n	800500a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	617b      	str	r3, [r7, #20]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	617b      	str	r3, [r7, #20]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	617b      	str	r3, [r7, #20]
 8005008:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2201      	movs	r2, #1
 800500e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800501e:	2b00      	cmp	r3, #0
 8005020:	d001      	beq.n	8005026 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e000      	b.n	8005028 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005026:	2300      	movs	r3, #0
  }
}
 8005028:	4618      	mov	r0, r3
 800502a:	3720      	adds	r7, #32
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b088      	sub	sp, #32
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	603b      	str	r3, [r7, #0]
 800503c:	4613      	mov	r3, r2
 800503e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005040:	f7fe f942 	bl	80032c8 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005048:	1a9b      	subs	r3, r3, r2
 800504a:	683a      	ldr	r2, [r7, #0]
 800504c:	4413      	add	r3, r2
 800504e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005050:	f7fe f93a 	bl	80032c8 <HAL_GetTick>
 8005054:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005056:	4b39      	ldr	r3, [pc, #228]	@ (800513c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	015b      	lsls	r3, r3, #5
 800505c:	0d1b      	lsrs	r3, r3, #20
 800505e:	69fa      	ldr	r2, [r7, #28]
 8005060:	fb02 f303 	mul.w	r3, r2, r3
 8005064:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005066:	e054      	b.n	8005112 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800506e:	d050      	beq.n	8005112 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005070:	f7fe f92a 	bl	80032c8 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	69fa      	ldr	r2, [r7, #28]
 800507c:	429a      	cmp	r2, r3
 800507e:	d902      	bls.n	8005086 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d13d      	bne.n	8005102 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	685a      	ldr	r2, [r3, #4]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005094:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800509e:	d111      	bne.n	80050c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050a8:	d004      	beq.n	80050b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050b2:	d107      	bne.n	80050c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050cc:	d10f      	bne.n	80050ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050dc:	601a      	str	r2, [r3, #0]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2201      	movs	r2, #1
 80050f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e017      	b.n	8005132 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d101      	bne.n	800510c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005108:	2300      	movs	r3, #0
 800510a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	3b01      	subs	r3, #1
 8005110:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	689a      	ldr	r2, [r3, #8]
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	4013      	ands	r3, r2
 800511c:	68ba      	ldr	r2, [r7, #8]
 800511e:	429a      	cmp	r2, r3
 8005120:	bf0c      	ite	eq
 8005122:	2301      	moveq	r3, #1
 8005124:	2300      	movne	r3, #0
 8005126:	b2db      	uxtb	r3, r3
 8005128:	461a      	mov	r2, r3
 800512a:	79fb      	ldrb	r3, [r7, #7]
 800512c:	429a      	cmp	r2, r3
 800512e:	d19b      	bne.n	8005068 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3720      	adds	r7, #32
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	20000010 	.word	0x20000010

08005140 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b086      	sub	sp, #24
 8005144:	af02      	add	r7, sp, #8
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	2201      	movs	r2, #1
 8005154:	2102      	movs	r1, #2
 8005156:	68f8      	ldr	r0, [r7, #12]
 8005158:	f7ff ff6a 	bl	8005030 <SPI_WaitFlagStateUntilTimeout>
 800515c:	4603      	mov	r3, r0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d007      	beq.n	8005172 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005166:	f043 0220 	orr.w	r2, r3, #32
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	e013      	b.n	800519a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	9300      	str	r3, [sp, #0]
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	2200      	movs	r2, #0
 800517a:	2180      	movs	r1, #128	@ 0x80
 800517c:	68f8      	ldr	r0, [r7, #12]
 800517e:	f7ff ff57 	bl	8005030 <SPI_WaitFlagStateUntilTimeout>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d007      	beq.n	8005198 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800518c:	f043 0220 	orr.w	r2, r3, #32
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e000      	b.n	800519a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051a2:	b580      	push	{r7, lr}
 80051a4:	b082      	sub	sp, #8
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d101      	bne.n	80051b4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	e041      	b.n	8005238 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d106      	bne.n	80051ce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f7fd fded 	bl	8002da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2202      	movs	r2, #2
 80051d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	3304      	adds	r3, #4
 80051de:	4619      	mov	r1, r3
 80051e0:	4610      	mov	r0, r2
 80051e2:	f000 faad 	bl	8005740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2201      	movs	r2, #1
 80051f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2201      	movs	r2, #1
 8005212:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2201      	movs	r2, #1
 800521a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2201      	movs	r2, #1
 8005222:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2201      	movs	r2, #1
 800522a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2201      	movs	r2, #1
 8005232:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3708      	adds	r7, #8
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b01      	cmp	r3, #1
 8005252:	d001      	beq.n	8005258 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e032      	b.n	80052be <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2202      	movs	r2, #2
 800525c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a18      	ldr	r2, [pc, #96]	@ (80052c8 <HAL_TIM_Base_Start+0x88>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d00e      	beq.n	8005288 <HAL_TIM_Base_Start+0x48>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005272:	d009      	beq.n	8005288 <HAL_TIM_Base_Start+0x48>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a14      	ldr	r2, [pc, #80]	@ (80052cc <HAL_TIM_Base_Start+0x8c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d004      	beq.n	8005288 <HAL_TIM_Base_Start+0x48>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a13      	ldr	r2, [pc, #76]	@ (80052d0 <HAL_TIM_Base_Start+0x90>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d111      	bne.n	80052ac <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f003 0307 	and.w	r3, r3, #7
 8005292:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2b06      	cmp	r3, #6
 8005298:	d010      	beq.n	80052bc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f042 0201 	orr.w	r2, r2, #1
 80052a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052aa:	e007      	b.n	80052bc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f042 0201 	orr.w	r2, r2, #1
 80052ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3714      	adds	r7, #20
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bc80      	pop	{r7}
 80052c6:	4770      	bx	lr
 80052c8:	40012c00 	.word	0x40012c00
 80052cc:	40000400 	.word	0x40000400
 80052d0:	40000800 	.word	0x40000800

080052d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d001      	beq.n	80052ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e03a      	b.n	8005362 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68da      	ldr	r2, [r3, #12]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f042 0201 	orr.w	r2, r2, #1
 8005302:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a18      	ldr	r2, [pc, #96]	@ (800536c <HAL_TIM_Base_Start_IT+0x98>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d00e      	beq.n	800532c <HAL_TIM_Base_Start_IT+0x58>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005316:	d009      	beq.n	800532c <HAL_TIM_Base_Start_IT+0x58>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a14      	ldr	r2, [pc, #80]	@ (8005370 <HAL_TIM_Base_Start_IT+0x9c>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d004      	beq.n	800532c <HAL_TIM_Base_Start_IT+0x58>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a13      	ldr	r2, [pc, #76]	@ (8005374 <HAL_TIM_Base_Start_IT+0xa0>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d111      	bne.n	8005350 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f003 0307 	and.w	r3, r3, #7
 8005336:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2b06      	cmp	r3, #6
 800533c:	d010      	beq.n	8005360 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f042 0201 	orr.w	r2, r2, #1
 800534c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800534e:	e007      	b.n	8005360 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f042 0201 	orr.w	r2, r2, #1
 800535e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	bc80      	pop	{r7}
 800536a:	4770      	bx	lr
 800536c:	40012c00 	.word	0x40012c00
 8005370:	40000400 	.word	0x40000400
 8005374:	40000800 	.word	0x40000800

08005378 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	f003 0302 	and.w	r3, r3, #2
 8005396:	2b00      	cmp	r3, #0
 8005398:	d020      	beq.n	80053dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f003 0302 	and.w	r3, r3, #2
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d01b      	beq.n	80053dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f06f 0202 	mvn.w	r2, #2
 80053ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2201      	movs	r2, #1
 80053b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	f003 0303 	and.w	r3, r3, #3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d003      	beq.n	80053ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 f9a1 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 80053c8:	e005      	b.n	80053d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 f994 	bl	80056f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f000 f9a3 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	f003 0304 	and.w	r3, r3, #4
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d020      	beq.n	8005428 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f003 0304 	and.w	r3, r3, #4
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d01b      	beq.n	8005428 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f06f 0204 	mvn.w	r2, #4
 80053f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2202      	movs	r2, #2
 80053fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800540a:	2b00      	cmp	r3, #0
 800540c:	d003      	beq.n	8005416 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f97b 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 8005414:	e005      	b.n	8005422 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f96e 	bl	80056f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 f97d 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	f003 0308 	and.w	r3, r3, #8
 800542e:	2b00      	cmp	r3, #0
 8005430:	d020      	beq.n	8005474 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f003 0308 	and.w	r3, r3, #8
 8005438:	2b00      	cmp	r3, #0
 800543a:	d01b      	beq.n	8005474 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f06f 0208 	mvn.w	r2, #8
 8005444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2204      	movs	r2, #4
 800544a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	69db      	ldr	r3, [r3, #28]
 8005452:	f003 0303 	and.w	r3, r3, #3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 f955 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 8005460:	e005      	b.n	800546e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f948 	bl	80056f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f000 f957 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f003 0310 	and.w	r3, r3, #16
 800547a:	2b00      	cmp	r3, #0
 800547c:	d020      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f003 0310 	and.w	r3, r3, #16
 8005484:	2b00      	cmp	r3, #0
 8005486:	d01b      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f06f 0210 	mvn.w	r2, #16
 8005490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2208      	movs	r2, #8
 8005496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f92f 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 80054ac:	e005      	b.n	80054ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f922 	bl	80056f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 f931 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	f003 0301 	and.w	r3, r3, #1
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00c      	beq.n	80054e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f003 0301 	and.w	r3, r3, #1
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d007      	beq.n	80054e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f06f 0201 	mvn.w	r2, #1
 80054dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 f901 	bl	80056e6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00c      	beq.n	8005508 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d007      	beq.n	8005508 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 fa87 	bl	8005a16 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800550e:	2b00      	cmp	r3, #0
 8005510:	d00c      	beq.n	800552c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005518:	2b00      	cmp	r3, #0
 800551a:	d007      	beq.n	800552c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f901 	bl	800572e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	f003 0320 	and.w	r3, r3, #32
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00c      	beq.n	8005550 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f003 0320 	and.w	r3, r3, #32
 800553c:	2b00      	cmp	r3, #0
 800553e:	d007      	beq.n	8005550 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f06f 0220 	mvn.w	r2, #32
 8005548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 fa5a 	bl	8005a04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005550:	bf00      	nop
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005562:	2300      	movs	r3, #0
 8005564:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800556c:	2b01      	cmp	r3, #1
 800556e:	d101      	bne.n	8005574 <HAL_TIM_ConfigClockSource+0x1c>
 8005570:	2302      	movs	r3, #2
 8005572:	e0b4      	b.n	80056de <HAL_TIM_ConfigClockSource+0x186>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2202      	movs	r2, #2
 8005580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005592:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800559a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68ba      	ldr	r2, [r7, #8]
 80055a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055ac:	d03e      	beq.n	800562c <HAL_TIM_ConfigClockSource+0xd4>
 80055ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055b2:	f200 8087 	bhi.w	80056c4 <HAL_TIM_ConfigClockSource+0x16c>
 80055b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055ba:	f000 8086 	beq.w	80056ca <HAL_TIM_ConfigClockSource+0x172>
 80055be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055c2:	d87f      	bhi.n	80056c4 <HAL_TIM_ConfigClockSource+0x16c>
 80055c4:	2b70      	cmp	r3, #112	@ 0x70
 80055c6:	d01a      	beq.n	80055fe <HAL_TIM_ConfigClockSource+0xa6>
 80055c8:	2b70      	cmp	r3, #112	@ 0x70
 80055ca:	d87b      	bhi.n	80056c4 <HAL_TIM_ConfigClockSource+0x16c>
 80055cc:	2b60      	cmp	r3, #96	@ 0x60
 80055ce:	d050      	beq.n	8005672 <HAL_TIM_ConfigClockSource+0x11a>
 80055d0:	2b60      	cmp	r3, #96	@ 0x60
 80055d2:	d877      	bhi.n	80056c4 <HAL_TIM_ConfigClockSource+0x16c>
 80055d4:	2b50      	cmp	r3, #80	@ 0x50
 80055d6:	d03c      	beq.n	8005652 <HAL_TIM_ConfigClockSource+0xfa>
 80055d8:	2b50      	cmp	r3, #80	@ 0x50
 80055da:	d873      	bhi.n	80056c4 <HAL_TIM_ConfigClockSource+0x16c>
 80055dc:	2b40      	cmp	r3, #64	@ 0x40
 80055de:	d058      	beq.n	8005692 <HAL_TIM_ConfigClockSource+0x13a>
 80055e0:	2b40      	cmp	r3, #64	@ 0x40
 80055e2:	d86f      	bhi.n	80056c4 <HAL_TIM_ConfigClockSource+0x16c>
 80055e4:	2b30      	cmp	r3, #48	@ 0x30
 80055e6:	d064      	beq.n	80056b2 <HAL_TIM_ConfigClockSource+0x15a>
 80055e8:	2b30      	cmp	r3, #48	@ 0x30
 80055ea:	d86b      	bhi.n	80056c4 <HAL_TIM_ConfigClockSource+0x16c>
 80055ec:	2b20      	cmp	r3, #32
 80055ee:	d060      	beq.n	80056b2 <HAL_TIM_ConfigClockSource+0x15a>
 80055f0:	2b20      	cmp	r3, #32
 80055f2:	d867      	bhi.n	80056c4 <HAL_TIM_ConfigClockSource+0x16c>
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d05c      	beq.n	80056b2 <HAL_TIM_ConfigClockSource+0x15a>
 80055f8:	2b10      	cmp	r3, #16
 80055fa:	d05a      	beq.n	80056b2 <HAL_TIM_ConfigClockSource+0x15a>
 80055fc:	e062      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800560e:	f000 f97c 	bl	800590a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005620:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	609a      	str	r2, [r3, #8]
      break;
 800562a:	e04f      	b.n	80056cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800563c:	f000 f965 	bl	800590a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	689a      	ldr	r2, [r3, #8]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800564e:	609a      	str	r2, [r3, #8]
      break;
 8005650:	e03c      	b.n	80056cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800565e:	461a      	mov	r2, r3
 8005660:	f000 f8dc 	bl	800581c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2150      	movs	r1, #80	@ 0x50
 800566a:	4618      	mov	r0, r3
 800566c:	f000 f933 	bl	80058d6 <TIM_ITRx_SetConfig>
      break;
 8005670:	e02c      	b.n	80056cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800567e:	461a      	mov	r2, r3
 8005680:	f000 f8fa 	bl	8005878 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2160      	movs	r1, #96	@ 0x60
 800568a:	4618      	mov	r0, r3
 800568c:	f000 f923 	bl	80058d6 <TIM_ITRx_SetConfig>
      break;
 8005690:	e01c      	b.n	80056cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800569e:	461a      	mov	r2, r3
 80056a0:	f000 f8bc 	bl	800581c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2140      	movs	r1, #64	@ 0x40
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 f913 	bl	80058d6 <TIM_ITRx_SetConfig>
      break;
 80056b0:	e00c      	b.n	80056cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4619      	mov	r1, r3
 80056bc:	4610      	mov	r0, r2
 80056be:	f000 f90a 	bl	80058d6 <TIM_ITRx_SetConfig>
      break;
 80056c2:	e003      	b.n	80056cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	73fb      	strb	r3, [r7, #15]
      break;
 80056c8:	e000      	b.n	80056cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80056ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3710      	adds	r7, #16
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}

080056e6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056e6:	b480      	push	{r7}
 80056e8:	b083      	sub	sp, #12
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80056ee:	bf00      	nop
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bc80      	pop	{r7}
 80056f6:	4770      	bx	lr

080056f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	bc80      	pop	{r7}
 8005708:	4770      	bx	lr

0800570a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800570a:	b480      	push	{r7}
 800570c:	b083      	sub	sp, #12
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005712:	bf00      	nop
 8005714:	370c      	adds	r7, #12
 8005716:	46bd      	mov	sp, r7
 8005718:	bc80      	pop	{r7}
 800571a:	4770      	bx	lr

0800571c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005724:	bf00      	nop
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	bc80      	pop	{r7}
 800572c:	4770      	bx	lr

0800572e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800572e:	b480      	push	{r7}
 8005730:	b083      	sub	sp, #12
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005736:	bf00      	nop
 8005738:	370c      	adds	r7, #12
 800573a:	46bd      	mov	sp, r7
 800573c:	bc80      	pop	{r7}
 800573e:	4770      	bx	lr

08005740 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a2f      	ldr	r2, [pc, #188]	@ (8005810 <TIM_Base_SetConfig+0xd0>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d00b      	beq.n	8005770 <TIM_Base_SetConfig+0x30>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800575e:	d007      	beq.n	8005770 <TIM_Base_SetConfig+0x30>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a2c      	ldr	r2, [pc, #176]	@ (8005814 <TIM_Base_SetConfig+0xd4>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d003      	beq.n	8005770 <TIM_Base_SetConfig+0x30>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a2b      	ldr	r2, [pc, #172]	@ (8005818 <TIM_Base_SetConfig+0xd8>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d108      	bne.n	8005782 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	4313      	orrs	r3, r2
 8005780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a22      	ldr	r2, [pc, #136]	@ (8005810 <TIM_Base_SetConfig+0xd0>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d00b      	beq.n	80057a2 <TIM_Base_SetConfig+0x62>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005790:	d007      	beq.n	80057a2 <TIM_Base_SetConfig+0x62>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a1f      	ldr	r2, [pc, #124]	@ (8005814 <TIM_Base_SetConfig+0xd4>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d003      	beq.n	80057a2 <TIM_Base_SetConfig+0x62>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a1e      	ldr	r2, [pc, #120]	@ (8005818 <TIM_Base_SetConfig+0xd8>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d108      	bne.n	80057b4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	4313      	orrs	r3, r2
 80057c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	689a      	ldr	r2, [r3, #8]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a0d      	ldr	r2, [pc, #52]	@ (8005810 <TIM_Base_SetConfig+0xd0>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d103      	bne.n	80057e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	691a      	ldr	r2, [r3, #16]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d005      	beq.n	8005806 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	f023 0201 	bic.w	r2, r3, #1
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	611a      	str	r2, [r3, #16]
  }
}
 8005806:	bf00      	nop
 8005808:	3714      	adds	r7, #20
 800580a:	46bd      	mov	sp, r7
 800580c:	bc80      	pop	{r7}
 800580e:	4770      	bx	lr
 8005810:	40012c00 	.word	0x40012c00
 8005814:	40000400 	.word	0x40000400
 8005818:	40000800 	.word	0x40000800

0800581c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800581c:	b480      	push	{r7}
 800581e:	b087      	sub	sp, #28
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	f023 0201 	bic.w	r2, r3, #1
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005846:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	011b      	lsls	r3, r3, #4
 800584c:	693a      	ldr	r2, [r7, #16]
 800584e:	4313      	orrs	r3, r2
 8005850:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	f023 030a 	bic.w	r3, r3, #10
 8005858:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800585a:	697a      	ldr	r2, [r7, #20]
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	4313      	orrs	r3, r2
 8005860:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	693a      	ldr	r2, [r7, #16]
 8005866:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	621a      	str	r2, [r3, #32]
}
 800586e:	bf00      	nop
 8005870:	371c      	adds	r7, #28
 8005872:	46bd      	mov	sp, r7
 8005874:	bc80      	pop	{r7}
 8005876:	4770      	bx	lr

08005878 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005878:	b480      	push	{r7}
 800587a:	b087      	sub	sp, #28
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6a1b      	ldr	r3, [r3, #32]
 8005888:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	f023 0210 	bic.w	r2, r3, #16
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80058a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	031b      	lsls	r3, r3, #12
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80058b4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	011b      	lsls	r3, r3, #4
 80058ba:	697a      	ldr	r2, [r7, #20]
 80058bc:	4313      	orrs	r3, r2
 80058be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	693a      	ldr	r2, [r7, #16]
 80058c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	697a      	ldr	r2, [r7, #20]
 80058ca:	621a      	str	r2, [r3, #32]
}
 80058cc:	bf00      	nop
 80058ce:	371c      	adds	r7, #28
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bc80      	pop	{r7}
 80058d4:	4770      	bx	lr

080058d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80058d6:	b480      	push	{r7}
 80058d8:	b085      	sub	sp, #20
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
 80058de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058ee:	683a      	ldr	r2, [r7, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	f043 0307 	orr.w	r3, r3, #7
 80058f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	68fa      	ldr	r2, [r7, #12]
 80058fe:	609a      	str	r2, [r3, #8]
}
 8005900:	bf00      	nop
 8005902:	3714      	adds	r7, #20
 8005904:	46bd      	mov	sp, r7
 8005906:	bc80      	pop	{r7}
 8005908:	4770      	bx	lr

0800590a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800590a:	b480      	push	{r7}
 800590c:	b087      	sub	sp, #28
 800590e:	af00      	add	r7, sp, #0
 8005910:	60f8      	str	r0, [r7, #12]
 8005912:	60b9      	str	r1, [r7, #8]
 8005914:	607a      	str	r2, [r7, #4]
 8005916:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005924:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	021a      	lsls	r2, r3, #8
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	431a      	orrs	r2, r3
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	4313      	orrs	r3, r2
 8005932:	697a      	ldr	r2, [r7, #20]
 8005934:	4313      	orrs	r3, r2
 8005936:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	609a      	str	r2, [r3, #8]
}
 800593e:	bf00      	nop
 8005940:	371c      	adds	r7, #28
 8005942:	46bd      	mov	sp, r7
 8005944:	bc80      	pop	{r7}
 8005946:	4770      	bx	lr

08005948 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005958:	2b01      	cmp	r3, #1
 800595a:	d101      	bne.n	8005960 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800595c:	2302      	movs	r3, #2
 800595e:	e046      	b.n	80059ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2202      	movs	r2, #2
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005986:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	4313      	orrs	r3, r2
 8005990:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a16      	ldr	r2, [pc, #88]	@ (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d00e      	beq.n	80059c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059ac:	d009      	beq.n	80059c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a12      	ldr	r2, [pc, #72]	@ (80059fc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d004      	beq.n	80059c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a10      	ldr	r2, [pc, #64]	@ (8005a00 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d10c      	bne.n	80059dc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3714      	adds	r7, #20
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bc80      	pop	{r7}
 80059f6:	4770      	bx	lr
 80059f8:	40012c00 	.word	0x40012c00
 80059fc:	40000400 	.word	0x40000400
 8005a00:	40000800 	.word	0x40000800

08005a04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a0c:	bf00      	nop
 8005a0e:	370c      	adds	r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bc80      	pop	{r7}
 8005a14:	4770      	bx	lr

08005a16 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b083      	sub	sp, #12
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a1e:	bf00      	nop
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bc80      	pop	{r7}
 8005a26:	4770      	bx	lr

08005a28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e042      	b.n	8005ac0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d106      	bne.n	8005a54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f7fd f9ea 	bl	8002e28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2224      	movs	r2, #36	@ 0x24
 8005a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68da      	ldr	r2, [r3, #12]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f000 f971 	bl	8005d54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	691a      	ldr	r2, [r3, #16]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	695a      	ldr	r2, [r3, #20]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	68da      	ldr	r2, [r3, #12]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005aa0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2220      	movs	r2, #32
 8005aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2220      	movs	r2, #32
 8005ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3708      	adds	r7, #8
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b08a      	sub	sp, #40	@ 0x28
 8005acc:	af02      	add	r7, sp, #8
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	60b9      	str	r1, [r7, #8]
 8005ad2:	603b      	str	r3, [r7, #0]
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b20      	cmp	r3, #32
 8005ae6:	d175      	bne.n	8005bd4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d002      	beq.n	8005af4 <HAL_UART_Transmit+0x2c>
 8005aee:	88fb      	ldrh	r3, [r7, #6]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d101      	bne.n	8005af8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e06e      	b.n	8005bd6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2200      	movs	r2, #0
 8005afc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2221      	movs	r2, #33	@ 0x21
 8005b02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b06:	f7fd fbdf 	bl	80032c8 <HAL_GetTick>
 8005b0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	88fa      	ldrh	r2, [r7, #6]
 8005b10:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	88fa      	ldrh	r2, [r7, #6]
 8005b16:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b20:	d108      	bne.n	8005b34 <HAL_UART_Transmit+0x6c>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	691b      	ldr	r3, [r3, #16]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d104      	bne.n	8005b34 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	61bb      	str	r3, [r7, #24]
 8005b32:	e003      	b.n	8005b3c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b3c:	e02e      	b.n	8005b9c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	9300      	str	r3, [sp, #0]
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	2200      	movs	r2, #0
 8005b46:	2180      	movs	r1, #128	@ 0x80
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f000 f848 	bl	8005bde <UART_WaitOnFlagUntilTimeout>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d005      	beq.n	8005b60 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2220      	movs	r2, #32
 8005b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e03a      	b.n	8005bd6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10b      	bne.n	8005b7e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	881b      	ldrh	r3, [r3, #0]
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b74:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005b76:	69bb      	ldr	r3, [r7, #24]
 8005b78:	3302      	adds	r3, #2
 8005b7a:	61bb      	str	r3, [r7, #24]
 8005b7c:	e007      	b.n	8005b8e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	781a      	ldrb	r2, [r3, #0]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	3b01      	subs	r3, #1
 8005b96:	b29a      	uxth	r2, r3
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1cb      	bne.n	8005b3e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	2200      	movs	r2, #0
 8005bae:	2140      	movs	r1, #64	@ 0x40
 8005bb0:	68f8      	ldr	r0, [r7, #12]
 8005bb2:	f000 f814 	bl	8005bde <UART_WaitOnFlagUntilTimeout>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d005      	beq.n	8005bc8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e006      	b.n	8005bd6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2220      	movs	r2, #32
 8005bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	e000      	b.n	8005bd6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005bd4:	2302      	movs	r3, #2
  }
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3720      	adds	r7, #32
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}

08005bde <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005bde:	b580      	push	{r7, lr}
 8005be0:	b086      	sub	sp, #24
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	60f8      	str	r0, [r7, #12]
 8005be6:	60b9      	str	r1, [r7, #8]
 8005be8:	603b      	str	r3, [r7, #0]
 8005bea:	4613      	mov	r3, r2
 8005bec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bee:	e03b      	b.n	8005c68 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bf0:	6a3b      	ldr	r3, [r7, #32]
 8005bf2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005bf6:	d037      	beq.n	8005c68 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bf8:	f7fd fb66 	bl	80032c8 <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	6a3a      	ldr	r2, [r7, #32]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d302      	bcc.n	8005c0e <UART_WaitOnFlagUntilTimeout+0x30>
 8005c08:	6a3b      	ldr	r3, [r7, #32]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d101      	bne.n	8005c12 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e03a      	b.n	8005c88 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	f003 0304 	and.w	r3, r3, #4
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d023      	beq.n	8005c68 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	2b80      	cmp	r3, #128	@ 0x80
 8005c24:	d020      	beq.n	8005c68 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	2b40      	cmp	r3, #64	@ 0x40
 8005c2a:	d01d      	beq.n	8005c68 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0308 	and.w	r3, r3, #8
 8005c36:	2b08      	cmp	r3, #8
 8005c38:	d116      	bne.n	8005c68 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	617b      	str	r3, [r7, #20]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	617b      	str	r3, [r7, #20]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	617b      	str	r3, [r7, #20]
 8005c4e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 f81d 	bl	8005c90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2208      	movs	r2, #8
 8005c5a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	e00f      	b.n	8005c88 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	4013      	ands	r3, r2
 8005c72:	68ba      	ldr	r2, [r7, #8]
 8005c74:	429a      	cmp	r2, r3
 8005c76:	bf0c      	ite	eq
 8005c78:	2301      	moveq	r3, #1
 8005c7a:	2300      	movne	r3, #0
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	461a      	mov	r2, r3
 8005c80:	79fb      	ldrb	r3, [r7, #7]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d0b4      	beq.n	8005bf0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3718      	adds	r7, #24
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b095      	sub	sp, #84	@ 0x54
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	330c      	adds	r3, #12
 8005c9e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ca2:	e853 3f00 	ldrex	r3, [r3]
 8005ca6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005caa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	330c      	adds	r3, #12
 8005cb6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005cb8:	643a      	str	r2, [r7, #64]	@ 0x40
 8005cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cbc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cbe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cc0:	e841 2300 	strex	r3, r2, [r1]
 8005cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d1e5      	bne.n	8005c98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	3314      	adds	r3, #20
 8005cd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd4:	6a3b      	ldr	r3, [r7, #32]
 8005cd6:	e853 3f00 	ldrex	r3, [r3]
 8005cda:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	f023 0301 	bic.w	r3, r3, #1
 8005ce2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	3314      	adds	r3, #20
 8005cea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cf4:	e841 2300 	strex	r3, r2, [r1]
 8005cf8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d1e5      	bne.n	8005ccc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d119      	bne.n	8005d3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	330c      	adds	r3, #12
 8005d0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	e853 3f00 	ldrex	r3, [r3]
 8005d16:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	f023 0310 	bic.w	r3, r3, #16
 8005d1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	330c      	adds	r3, #12
 8005d26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d28:	61ba      	str	r2, [r7, #24]
 8005d2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d2c:	6979      	ldr	r1, [r7, #20]
 8005d2e:	69ba      	ldr	r2, [r7, #24]
 8005d30:	e841 2300 	strex	r3, r2, [r1]
 8005d34:	613b      	str	r3, [r7, #16]
   return(result);
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d1e5      	bne.n	8005d08 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2220      	movs	r2, #32
 8005d40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005d4a:	bf00      	nop
 8005d4c:	3754      	adds	r7, #84	@ 0x54
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bc80      	pop	{r7}
 8005d52:	4770      	bx	lr

08005d54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	68da      	ldr	r2, [r3, #12]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	689a      	ldr	r2, [r3, #8]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	431a      	orrs	r2, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	695b      	ldr	r3, [r3, #20]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005d8e:	f023 030c 	bic.w	r3, r3, #12
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	6812      	ldr	r2, [r2, #0]
 8005d96:	68b9      	ldr	r1, [r7, #8]
 8005d98:	430b      	orrs	r3, r1
 8005d9a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	699a      	ldr	r2, [r3, #24]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	430a      	orrs	r2, r1
 8005db0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a2c      	ldr	r2, [pc, #176]	@ (8005e68 <UART_SetConfig+0x114>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d103      	bne.n	8005dc4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005dbc:	f7fe ff3e 	bl	8004c3c <HAL_RCC_GetPCLK2Freq>
 8005dc0:	60f8      	str	r0, [r7, #12]
 8005dc2:	e002      	b.n	8005dca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005dc4:	f7fe ff26 	bl	8004c14 <HAL_RCC_GetPCLK1Freq>
 8005dc8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	4613      	mov	r3, r2
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	4413      	add	r3, r2
 8005dd2:	009a      	lsls	r2, r3, #2
 8005dd4:	441a      	add	r2, r3
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005de0:	4a22      	ldr	r2, [pc, #136]	@ (8005e6c <UART_SetConfig+0x118>)
 8005de2:	fba2 2303 	umull	r2, r3, r2, r3
 8005de6:	095b      	lsrs	r3, r3, #5
 8005de8:	0119      	lsls	r1, r3, #4
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	4613      	mov	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4413      	add	r3, r2
 8005df2:	009a      	lsls	r2, r3, #2
 8005df4:	441a      	add	r2, r3
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e00:	4b1a      	ldr	r3, [pc, #104]	@ (8005e6c <UART_SetConfig+0x118>)
 8005e02:	fba3 0302 	umull	r0, r3, r3, r2
 8005e06:	095b      	lsrs	r3, r3, #5
 8005e08:	2064      	movs	r0, #100	@ 0x64
 8005e0a:	fb00 f303 	mul.w	r3, r0, r3
 8005e0e:	1ad3      	subs	r3, r2, r3
 8005e10:	011b      	lsls	r3, r3, #4
 8005e12:	3332      	adds	r3, #50	@ 0x32
 8005e14:	4a15      	ldr	r2, [pc, #84]	@ (8005e6c <UART_SetConfig+0x118>)
 8005e16:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1a:	095b      	lsrs	r3, r3, #5
 8005e1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e20:	4419      	add	r1, r3
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	4613      	mov	r3, r2
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	4413      	add	r3, r2
 8005e2a:	009a      	lsls	r2, r3, #2
 8005e2c:	441a      	add	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e38:	4b0c      	ldr	r3, [pc, #48]	@ (8005e6c <UART_SetConfig+0x118>)
 8005e3a:	fba3 0302 	umull	r0, r3, r3, r2
 8005e3e:	095b      	lsrs	r3, r3, #5
 8005e40:	2064      	movs	r0, #100	@ 0x64
 8005e42:	fb00 f303 	mul.w	r3, r0, r3
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	011b      	lsls	r3, r3, #4
 8005e4a:	3332      	adds	r3, #50	@ 0x32
 8005e4c:	4a07      	ldr	r2, [pc, #28]	@ (8005e6c <UART_SetConfig+0x118>)
 8005e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e52:	095b      	lsrs	r3, r3, #5
 8005e54:	f003 020f 	and.w	r2, r3, #15
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	440a      	add	r2, r1
 8005e5e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005e60:	bf00      	nop
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	40013800 	.word	0x40013800
 8005e6c:	51eb851f 	.word	0x51eb851f

08005e70 <__itoa>:
 8005e70:	1e93      	subs	r3, r2, #2
 8005e72:	2b22      	cmp	r3, #34	@ 0x22
 8005e74:	b510      	push	{r4, lr}
 8005e76:	460c      	mov	r4, r1
 8005e78:	d904      	bls.n	8005e84 <__itoa+0x14>
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	461c      	mov	r4, r3
 8005e7e:	700b      	strb	r3, [r1, #0]
 8005e80:	4620      	mov	r0, r4
 8005e82:	bd10      	pop	{r4, pc}
 8005e84:	2a0a      	cmp	r2, #10
 8005e86:	d109      	bne.n	8005e9c <__itoa+0x2c>
 8005e88:	2800      	cmp	r0, #0
 8005e8a:	da07      	bge.n	8005e9c <__itoa+0x2c>
 8005e8c:	232d      	movs	r3, #45	@ 0x2d
 8005e8e:	700b      	strb	r3, [r1, #0]
 8005e90:	2101      	movs	r1, #1
 8005e92:	4240      	negs	r0, r0
 8005e94:	4421      	add	r1, r4
 8005e96:	f000 fd25 	bl	80068e4 <__utoa>
 8005e9a:	e7f1      	b.n	8005e80 <__itoa+0x10>
 8005e9c:	2100      	movs	r1, #0
 8005e9e:	e7f9      	b.n	8005e94 <__itoa+0x24>

08005ea0 <itoa>:
 8005ea0:	f7ff bfe6 	b.w	8005e70 <__itoa>

08005ea4 <__cvt>:
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005eaa:	461d      	mov	r5, r3
 8005eac:	bfbb      	ittet	lt
 8005eae:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005eb2:	461d      	movlt	r5, r3
 8005eb4:	2300      	movge	r3, #0
 8005eb6:	232d      	movlt	r3, #45	@ 0x2d
 8005eb8:	b088      	sub	sp, #32
 8005eba:	4614      	mov	r4, r2
 8005ebc:	bfb8      	it	lt
 8005ebe:	4614      	movlt	r4, r2
 8005ec0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005ec2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005ec4:	7013      	strb	r3, [r2, #0]
 8005ec6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005ec8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005ecc:	f023 0820 	bic.w	r8, r3, #32
 8005ed0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ed4:	d005      	beq.n	8005ee2 <__cvt+0x3e>
 8005ed6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005eda:	d100      	bne.n	8005ede <__cvt+0x3a>
 8005edc:	3601      	adds	r6, #1
 8005ede:	2302      	movs	r3, #2
 8005ee0:	e000      	b.n	8005ee4 <__cvt+0x40>
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	aa07      	add	r2, sp, #28
 8005ee6:	9204      	str	r2, [sp, #16]
 8005ee8:	aa06      	add	r2, sp, #24
 8005eea:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005eee:	e9cd 3600 	strd	r3, r6, [sp]
 8005ef2:	4622      	mov	r2, r4
 8005ef4:	462b      	mov	r3, r5
 8005ef6:	f000 fe83 	bl	8006c00 <_dtoa_r>
 8005efa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005efe:	4607      	mov	r7, r0
 8005f00:	d119      	bne.n	8005f36 <__cvt+0x92>
 8005f02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005f04:	07db      	lsls	r3, r3, #31
 8005f06:	d50e      	bpl.n	8005f26 <__cvt+0x82>
 8005f08:	eb00 0906 	add.w	r9, r0, r6
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	2300      	movs	r3, #0
 8005f10:	4620      	mov	r0, r4
 8005f12:	4629      	mov	r1, r5
 8005f14:	f7fa fdfc 	bl	8000b10 <__aeabi_dcmpeq>
 8005f18:	b108      	cbz	r0, 8005f1e <__cvt+0x7a>
 8005f1a:	f8cd 901c 	str.w	r9, [sp, #28]
 8005f1e:	2230      	movs	r2, #48	@ 0x30
 8005f20:	9b07      	ldr	r3, [sp, #28]
 8005f22:	454b      	cmp	r3, r9
 8005f24:	d31e      	bcc.n	8005f64 <__cvt+0xc0>
 8005f26:	4638      	mov	r0, r7
 8005f28:	9b07      	ldr	r3, [sp, #28]
 8005f2a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005f2c:	1bdb      	subs	r3, r3, r7
 8005f2e:	6013      	str	r3, [r2, #0]
 8005f30:	b008      	add	sp, #32
 8005f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f36:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f3a:	eb00 0906 	add.w	r9, r0, r6
 8005f3e:	d1e5      	bne.n	8005f0c <__cvt+0x68>
 8005f40:	7803      	ldrb	r3, [r0, #0]
 8005f42:	2b30      	cmp	r3, #48	@ 0x30
 8005f44:	d10a      	bne.n	8005f5c <__cvt+0xb8>
 8005f46:	2200      	movs	r2, #0
 8005f48:	2300      	movs	r3, #0
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	4629      	mov	r1, r5
 8005f4e:	f7fa fddf 	bl	8000b10 <__aeabi_dcmpeq>
 8005f52:	b918      	cbnz	r0, 8005f5c <__cvt+0xb8>
 8005f54:	f1c6 0601 	rsb	r6, r6, #1
 8005f58:	f8ca 6000 	str.w	r6, [sl]
 8005f5c:	f8da 3000 	ldr.w	r3, [sl]
 8005f60:	4499      	add	r9, r3
 8005f62:	e7d3      	b.n	8005f0c <__cvt+0x68>
 8005f64:	1c59      	adds	r1, r3, #1
 8005f66:	9107      	str	r1, [sp, #28]
 8005f68:	701a      	strb	r2, [r3, #0]
 8005f6a:	e7d9      	b.n	8005f20 <__cvt+0x7c>

08005f6c <__exponent>:
 8005f6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f6e:	2900      	cmp	r1, #0
 8005f70:	bfb6      	itet	lt
 8005f72:	232d      	movlt	r3, #45	@ 0x2d
 8005f74:	232b      	movge	r3, #43	@ 0x2b
 8005f76:	4249      	neglt	r1, r1
 8005f78:	2909      	cmp	r1, #9
 8005f7a:	7002      	strb	r2, [r0, #0]
 8005f7c:	7043      	strb	r3, [r0, #1]
 8005f7e:	dd29      	ble.n	8005fd4 <__exponent+0x68>
 8005f80:	f10d 0307 	add.w	r3, sp, #7
 8005f84:	461d      	mov	r5, r3
 8005f86:	270a      	movs	r7, #10
 8005f88:	fbb1 f6f7 	udiv	r6, r1, r7
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	fb07 1416 	mls	r4, r7, r6, r1
 8005f92:	3430      	adds	r4, #48	@ 0x30
 8005f94:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005f98:	460c      	mov	r4, r1
 8005f9a:	2c63      	cmp	r4, #99	@ 0x63
 8005f9c:	4631      	mov	r1, r6
 8005f9e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005fa2:	dcf1      	bgt.n	8005f88 <__exponent+0x1c>
 8005fa4:	3130      	adds	r1, #48	@ 0x30
 8005fa6:	1e94      	subs	r4, r2, #2
 8005fa8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005fac:	4623      	mov	r3, r4
 8005fae:	1c41      	adds	r1, r0, #1
 8005fb0:	42ab      	cmp	r3, r5
 8005fb2:	d30a      	bcc.n	8005fca <__exponent+0x5e>
 8005fb4:	f10d 0309 	add.w	r3, sp, #9
 8005fb8:	1a9b      	subs	r3, r3, r2
 8005fba:	42ac      	cmp	r4, r5
 8005fbc:	bf88      	it	hi
 8005fbe:	2300      	movhi	r3, #0
 8005fc0:	3302      	adds	r3, #2
 8005fc2:	4403      	add	r3, r0
 8005fc4:	1a18      	subs	r0, r3, r0
 8005fc6:	b003      	add	sp, #12
 8005fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fca:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005fce:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005fd2:	e7ed      	b.n	8005fb0 <__exponent+0x44>
 8005fd4:	2330      	movs	r3, #48	@ 0x30
 8005fd6:	3130      	adds	r1, #48	@ 0x30
 8005fd8:	7083      	strb	r3, [r0, #2]
 8005fda:	70c1      	strb	r1, [r0, #3]
 8005fdc:	1d03      	adds	r3, r0, #4
 8005fde:	e7f1      	b.n	8005fc4 <__exponent+0x58>

08005fe0 <_printf_float>:
 8005fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fe4:	b091      	sub	sp, #68	@ 0x44
 8005fe6:	460c      	mov	r4, r1
 8005fe8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005fec:	4616      	mov	r6, r2
 8005fee:	461f      	mov	r7, r3
 8005ff0:	4605      	mov	r5, r0
 8005ff2:	f000 fd3d 	bl	8006a70 <_localeconv_r>
 8005ff6:	6803      	ldr	r3, [r0, #0]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	9308      	str	r3, [sp, #32]
 8005ffc:	f7fa f8a8 	bl	8000150 <strlen>
 8006000:	2300      	movs	r3, #0
 8006002:	930e      	str	r3, [sp, #56]	@ 0x38
 8006004:	f8d8 3000 	ldr.w	r3, [r8]
 8006008:	9009      	str	r0, [sp, #36]	@ 0x24
 800600a:	3307      	adds	r3, #7
 800600c:	f023 0307 	bic.w	r3, r3, #7
 8006010:	f103 0208 	add.w	r2, r3, #8
 8006014:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006018:	f8d4 b000 	ldr.w	fp, [r4]
 800601c:	f8c8 2000 	str.w	r2, [r8]
 8006020:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006024:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006028:	930b      	str	r3, [sp, #44]	@ 0x2c
 800602a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800602e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006032:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006036:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800603a:	4b9c      	ldr	r3, [pc, #624]	@ (80062ac <_printf_float+0x2cc>)
 800603c:	f7fa fd9a 	bl	8000b74 <__aeabi_dcmpun>
 8006040:	bb70      	cbnz	r0, 80060a0 <_printf_float+0xc0>
 8006042:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006046:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800604a:	4b98      	ldr	r3, [pc, #608]	@ (80062ac <_printf_float+0x2cc>)
 800604c:	f7fa fd74 	bl	8000b38 <__aeabi_dcmple>
 8006050:	bb30      	cbnz	r0, 80060a0 <_printf_float+0xc0>
 8006052:	2200      	movs	r2, #0
 8006054:	2300      	movs	r3, #0
 8006056:	4640      	mov	r0, r8
 8006058:	4649      	mov	r1, r9
 800605a:	f7fa fd63 	bl	8000b24 <__aeabi_dcmplt>
 800605e:	b110      	cbz	r0, 8006066 <_printf_float+0x86>
 8006060:	232d      	movs	r3, #45	@ 0x2d
 8006062:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006066:	4a92      	ldr	r2, [pc, #584]	@ (80062b0 <_printf_float+0x2d0>)
 8006068:	4b92      	ldr	r3, [pc, #584]	@ (80062b4 <_printf_float+0x2d4>)
 800606a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800606e:	bf94      	ite	ls
 8006070:	4690      	movls	r8, r2
 8006072:	4698      	movhi	r8, r3
 8006074:	2303      	movs	r3, #3
 8006076:	f04f 0900 	mov.w	r9, #0
 800607a:	6123      	str	r3, [r4, #16]
 800607c:	f02b 0304 	bic.w	r3, fp, #4
 8006080:	6023      	str	r3, [r4, #0]
 8006082:	4633      	mov	r3, r6
 8006084:	4621      	mov	r1, r4
 8006086:	4628      	mov	r0, r5
 8006088:	9700      	str	r7, [sp, #0]
 800608a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800608c:	f000 f9d4 	bl	8006438 <_printf_common>
 8006090:	3001      	adds	r0, #1
 8006092:	f040 8090 	bne.w	80061b6 <_printf_float+0x1d6>
 8006096:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800609a:	b011      	add	sp, #68	@ 0x44
 800609c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a0:	4642      	mov	r2, r8
 80060a2:	464b      	mov	r3, r9
 80060a4:	4640      	mov	r0, r8
 80060a6:	4649      	mov	r1, r9
 80060a8:	f7fa fd64 	bl	8000b74 <__aeabi_dcmpun>
 80060ac:	b148      	cbz	r0, 80060c2 <_printf_float+0xe2>
 80060ae:	464b      	mov	r3, r9
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	bfb8      	it	lt
 80060b4:	232d      	movlt	r3, #45	@ 0x2d
 80060b6:	4a80      	ldr	r2, [pc, #512]	@ (80062b8 <_printf_float+0x2d8>)
 80060b8:	bfb8      	it	lt
 80060ba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80060be:	4b7f      	ldr	r3, [pc, #508]	@ (80062bc <_printf_float+0x2dc>)
 80060c0:	e7d3      	b.n	800606a <_printf_float+0x8a>
 80060c2:	6863      	ldr	r3, [r4, #4]
 80060c4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80060c8:	1c5a      	adds	r2, r3, #1
 80060ca:	d13f      	bne.n	800614c <_printf_float+0x16c>
 80060cc:	2306      	movs	r3, #6
 80060ce:	6063      	str	r3, [r4, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80060d6:	6023      	str	r3, [r4, #0]
 80060d8:	9206      	str	r2, [sp, #24]
 80060da:	aa0e      	add	r2, sp, #56	@ 0x38
 80060dc:	e9cd a204 	strd	sl, r2, [sp, #16]
 80060e0:	aa0d      	add	r2, sp, #52	@ 0x34
 80060e2:	9203      	str	r2, [sp, #12]
 80060e4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80060e8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80060ec:	6863      	ldr	r3, [r4, #4]
 80060ee:	4642      	mov	r2, r8
 80060f0:	9300      	str	r3, [sp, #0]
 80060f2:	4628      	mov	r0, r5
 80060f4:	464b      	mov	r3, r9
 80060f6:	910a      	str	r1, [sp, #40]	@ 0x28
 80060f8:	f7ff fed4 	bl	8005ea4 <__cvt>
 80060fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80060fe:	4680      	mov	r8, r0
 8006100:	2947      	cmp	r1, #71	@ 0x47
 8006102:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006104:	d128      	bne.n	8006158 <_printf_float+0x178>
 8006106:	1cc8      	adds	r0, r1, #3
 8006108:	db02      	blt.n	8006110 <_printf_float+0x130>
 800610a:	6863      	ldr	r3, [r4, #4]
 800610c:	4299      	cmp	r1, r3
 800610e:	dd40      	ble.n	8006192 <_printf_float+0x1b2>
 8006110:	f1aa 0a02 	sub.w	sl, sl, #2
 8006114:	fa5f fa8a 	uxtb.w	sl, sl
 8006118:	4652      	mov	r2, sl
 800611a:	3901      	subs	r1, #1
 800611c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006120:	910d      	str	r1, [sp, #52]	@ 0x34
 8006122:	f7ff ff23 	bl	8005f6c <__exponent>
 8006126:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006128:	4681      	mov	r9, r0
 800612a:	1813      	adds	r3, r2, r0
 800612c:	2a01      	cmp	r2, #1
 800612e:	6123      	str	r3, [r4, #16]
 8006130:	dc02      	bgt.n	8006138 <_printf_float+0x158>
 8006132:	6822      	ldr	r2, [r4, #0]
 8006134:	07d2      	lsls	r2, r2, #31
 8006136:	d501      	bpl.n	800613c <_printf_float+0x15c>
 8006138:	3301      	adds	r3, #1
 800613a:	6123      	str	r3, [r4, #16]
 800613c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006140:	2b00      	cmp	r3, #0
 8006142:	d09e      	beq.n	8006082 <_printf_float+0xa2>
 8006144:	232d      	movs	r3, #45	@ 0x2d
 8006146:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800614a:	e79a      	b.n	8006082 <_printf_float+0xa2>
 800614c:	2947      	cmp	r1, #71	@ 0x47
 800614e:	d1bf      	bne.n	80060d0 <_printf_float+0xf0>
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1bd      	bne.n	80060d0 <_printf_float+0xf0>
 8006154:	2301      	movs	r3, #1
 8006156:	e7ba      	b.n	80060ce <_printf_float+0xee>
 8006158:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800615c:	d9dc      	bls.n	8006118 <_printf_float+0x138>
 800615e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006162:	d118      	bne.n	8006196 <_printf_float+0x1b6>
 8006164:	2900      	cmp	r1, #0
 8006166:	6863      	ldr	r3, [r4, #4]
 8006168:	dd0b      	ble.n	8006182 <_printf_float+0x1a2>
 800616a:	6121      	str	r1, [r4, #16]
 800616c:	b913      	cbnz	r3, 8006174 <_printf_float+0x194>
 800616e:	6822      	ldr	r2, [r4, #0]
 8006170:	07d0      	lsls	r0, r2, #31
 8006172:	d502      	bpl.n	800617a <_printf_float+0x19a>
 8006174:	3301      	adds	r3, #1
 8006176:	440b      	add	r3, r1
 8006178:	6123      	str	r3, [r4, #16]
 800617a:	f04f 0900 	mov.w	r9, #0
 800617e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006180:	e7dc      	b.n	800613c <_printf_float+0x15c>
 8006182:	b913      	cbnz	r3, 800618a <_printf_float+0x1aa>
 8006184:	6822      	ldr	r2, [r4, #0]
 8006186:	07d2      	lsls	r2, r2, #31
 8006188:	d501      	bpl.n	800618e <_printf_float+0x1ae>
 800618a:	3302      	adds	r3, #2
 800618c:	e7f4      	b.n	8006178 <_printf_float+0x198>
 800618e:	2301      	movs	r3, #1
 8006190:	e7f2      	b.n	8006178 <_printf_float+0x198>
 8006192:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006196:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006198:	4299      	cmp	r1, r3
 800619a:	db05      	blt.n	80061a8 <_printf_float+0x1c8>
 800619c:	6823      	ldr	r3, [r4, #0]
 800619e:	6121      	str	r1, [r4, #16]
 80061a0:	07d8      	lsls	r0, r3, #31
 80061a2:	d5ea      	bpl.n	800617a <_printf_float+0x19a>
 80061a4:	1c4b      	adds	r3, r1, #1
 80061a6:	e7e7      	b.n	8006178 <_printf_float+0x198>
 80061a8:	2900      	cmp	r1, #0
 80061aa:	bfcc      	ite	gt
 80061ac:	2201      	movgt	r2, #1
 80061ae:	f1c1 0202 	rsble	r2, r1, #2
 80061b2:	4413      	add	r3, r2
 80061b4:	e7e0      	b.n	8006178 <_printf_float+0x198>
 80061b6:	6823      	ldr	r3, [r4, #0]
 80061b8:	055a      	lsls	r2, r3, #21
 80061ba:	d407      	bmi.n	80061cc <_printf_float+0x1ec>
 80061bc:	6923      	ldr	r3, [r4, #16]
 80061be:	4642      	mov	r2, r8
 80061c0:	4631      	mov	r1, r6
 80061c2:	4628      	mov	r0, r5
 80061c4:	47b8      	blx	r7
 80061c6:	3001      	adds	r0, #1
 80061c8:	d12b      	bne.n	8006222 <_printf_float+0x242>
 80061ca:	e764      	b.n	8006096 <_printf_float+0xb6>
 80061cc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80061d0:	f240 80dc 	bls.w	800638c <_printf_float+0x3ac>
 80061d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80061d8:	2200      	movs	r2, #0
 80061da:	2300      	movs	r3, #0
 80061dc:	f7fa fc98 	bl	8000b10 <__aeabi_dcmpeq>
 80061e0:	2800      	cmp	r0, #0
 80061e2:	d033      	beq.n	800624c <_printf_float+0x26c>
 80061e4:	2301      	movs	r3, #1
 80061e6:	4631      	mov	r1, r6
 80061e8:	4628      	mov	r0, r5
 80061ea:	4a35      	ldr	r2, [pc, #212]	@ (80062c0 <_printf_float+0x2e0>)
 80061ec:	47b8      	blx	r7
 80061ee:	3001      	adds	r0, #1
 80061f0:	f43f af51 	beq.w	8006096 <_printf_float+0xb6>
 80061f4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80061f8:	4543      	cmp	r3, r8
 80061fa:	db02      	blt.n	8006202 <_printf_float+0x222>
 80061fc:	6823      	ldr	r3, [r4, #0]
 80061fe:	07d8      	lsls	r0, r3, #31
 8006200:	d50f      	bpl.n	8006222 <_printf_float+0x242>
 8006202:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006206:	4631      	mov	r1, r6
 8006208:	4628      	mov	r0, r5
 800620a:	47b8      	blx	r7
 800620c:	3001      	adds	r0, #1
 800620e:	f43f af42 	beq.w	8006096 <_printf_float+0xb6>
 8006212:	f04f 0900 	mov.w	r9, #0
 8006216:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800621a:	f104 0a1a 	add.w	sl, r4, #26
 800621e:	45c8      	cmp	r8, r9
 8006220:	dc09      	bgt.n	8006236 <_printf_float+0x256>
 8006222:	6823      	ldr	r3, [r4, #0]
 8006224:	079b      	lsls	r3, r3, #30
 8006226:	f100 8102 	bmi.w	800642e <_printf_float+0x44e>
 800622a:	68e0      	ldr	r0, [r4, #12]
 800622c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800622e:	4298      	cmp	r0, r3
 8006230:	bfb8      	it	lt
 8006232:	4618      	movlt	r0, r3
 8006234:	e731      	b.n	800609a <_printf_float+0xba>
 8006236:	2301      	movs	r3, #1
 8006238:	4652      	mov	r2, sl
 800623a:	4631      	mov	r1, r6
 800623c:	4628      	mov	r0, r5
 800623e:	47b8      	blx	r7
 8006240:	3001      	adds	r0, #1
 8006242:	f43f af28 	beq.w	8006096 <_printf_float+0xb6>
 8006246:	f109 0901 	add.w	r9, r9, #1
 800624a:	e7e8      	b.n	800621e <_printf_float+0x23e>
 800624c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800624e:	2b00      	cmp	r3, #0
 8006250:	dc38      	bgt.n	80062c4 <_printf_float+0x2e4>
 8006252:	2301      	movs	r3, #1
 8006254:	4631      	mov	r1, r6
 8006256:	4628      	mov	r0, r5
 8006258:	4a19      	ldr	r2, [pc, #100]	@ (80062c0 <_printf_float+0x2e0>)
 800625a:	47b8      	blx	r7
 800625c:	3001      	adds	r0, #1
 800625e:	f43f af1a 	beq.w	8006096 <_printf_float+0xb6>
 8006262:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006266:	ea59 0303 	orrs.w	r3, r9, r3
 800626a:	d102      	bne.n	8006272 <_printf_float+0x292>
 800626c:	6823      	ldr	r3, [r4, #0]
 800626e:	07d9      	lsls	r1, r3, #31
 8006270:	d5d7      	bpl.n	8006222 <_printf_float+0x242>
 8006272:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006276:	4631      	mov	r1, r6
 8006278:	4628      	mov	r0, r5
 800627a:	47b8      	blx	r7
 800627c:	3001      	adds	r0, #1
 800627e:	f43f af0a 	beq.w	8006096 <_printf_float+0xb6>
 8006282:	f04f 0a00 	mov.w	sl, #0
 8006286:	f104 0b1a 	add.w	fp, r4, #26
 800628a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800628c:	425b      	negs	r3, r3
 800628e:	4553      	cmp	r3, sl
 8006290:	dc01      	bgt.n	8006296 <_printf_float+0x2b6>
 8006292:	464b      	mov	r3, r9
 8006294:	e793      	b.n	80061be <_printf_float+0x1de>
 8006296:	2301      	movs	r3, #1
 8006298:	465a      	mov	r2, fp
 800629a:	4631      	mov	r1, r6
 800629c:	4628      	mov	r0, r5
 800629e:	47b8      	blx	r7
 80062a0:	3001      	adds	r0, #1
 80062a2:	f43f aef8 	beq.w	8006096 <_printf_float+0xb6>
 80062a6:	f10a 0a01 	add.w	sl, sl, #1
 80062aa:	e7ee      	b.n	800628a <_printf_float+0x2aa>
 80062ac:	7fefffff 	.word	0x7fefffff
 80062b0:	0800a67e 	.word	0x0800a67e
 80062b4:	0800a682 	.word	0x0800a682
 80062b8:	0800a686 	.word	0x0800a686
 80062bc:	0800a68a 	.word	0x0800a68a
 80062c0:	0800a68e 	.word	0x0800a68e
 80062c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80062c6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80062ca:	4553      	cmp	r3, sl
 80062cc:	bfa8      	it	ge
 80062ce:	4653      	movge	r3, sl
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	4699      	mov	r9, r3
 80062d4:	dc36      	bgt.n	8006344 <_printf_float+0x364>
 80062d6:	f04f 0b00 	mov.w	fp, #0
 80062da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062de:	f104 021a 	add.w	r2, r4, #26
 80062e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80062e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80062e6:	eba3 0309 	sub.w	r3, r3, r9
 80062ea:	455b      	cmp	r3, fp
 80062ec:	dc31      	bgt.n	8006352 <_printf_float+0x372>
 80062ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062f0:	459a      	cmp	sl, r3
 80062f2:	dc3a      	bgt.n	800636a <_printf_float+0x38a>
 80062f4:	6823      	ldr	r3, [r4, #0]
 80062f6:	07da      	lsls	r2, r3, #31
 80062f8:	d437      	bmi.n	800636a <_printf_float+0x38a>
 80062fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062fc:	ebaa 0903 	sub.w	r9, sl, r3
 8006300:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006302:	ebaa 0303 	sub.w	r3, sl, r3
 8006306:	4599      	cmp	r9, r3
 8006308:	bfa8      	it	ge
 800630a:	4699      	movge	r9, r3
 800630c:	f1b9 0f00 	cmp.w	r9, #0
 8006310:	dc33      	bgt.n	800637a <_printf_float+0x39a>
 8006312:	f04f 0800 	mov.w	r8, #0
 8006316:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800631a:	f104 0b1a 	add.w	fp, r4, #26
 800631e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006320:	ebaa 0303 	sub.w	r3, sl, r3
 8006324:	eba3 0309 	sub.w	r3, r3, r9
 8006328:	4543      	cmp	r3, r8
 800632a:	f77f af7a 	ble.w	8006222 <_printf_float+0x242>
 800632e:	2301      	movs	r3, #1
 8006330:	465a      	mov	r2, fp
 8006332:	4631      	mov	r1, r6
 8006334:	4628      	mov	r0, r5
 8006336:	47b8      	blx	r7
 8006338:	3001      	adds	r0, #1
 800633a:	f43f aeac 	beq.w	8006096 <_printf_float+0xb6>
 800633e:	f108 0801 	add.w	r8, r8, #1
 8006342:	e7ec      	b.n	800631e <_printf_float+0x33e>
 8006344:	4642      	mov	r2, r8
 8006346:	4631      	mov	r1, r6
 8006348:	4628      	mov	r0, r5
 800634a:	47b8      	blx	r7
 800634c:	3001      	adds	r0, #1
 800634e:	d1c2      	bne.n	80062d6 <_printf_float+0x2f6>
 8006350:	e6a1      	b.n	8006096 <_printf_float+0xb6>
 8006352:	2301      	movs	r3, #1
 8006354:	4631      	mov	r1, r6
 8006356:	4628      	mov	r0, r5
 8006358:	920a      	str	r2, [sp, #40]	@ 0x28
 800635a:	47b8      	blx	r7
 800635c:	3001      	adds	r0, #1
 800635e:	f43f ae9a 	beq.w	8006096 <_printf_float+0xb6>
 8006362:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006364:	f10b 0b01 	add.w	fp, fp, #1
 8006368:	e7bb      	b.n	80062e2 <_printf_float+0x302>
 800636a:	4631      	mov	r1, r6
 800636c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006370:	4628      	mov	r0, r5
 8006372:	47b8      	blx	r7
 8006374:	3001      	adds	r0, #1
 8006376:	d1c0      	bne.n	80062fa <_printf_float+0x31a>
 8006378:	e68d      	b.n	8006096 <_printf_float+0xb6>
 800637a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800637c:	464b      	mov	r3, r9
 800637e:	4631      	mov	r1, r6
 8006380:	4628      	mov	r0, r5
 8006382:	4442      	add	r2, r8
 8006384:	47b8      	blx	r7
 8006386:	3001      	adds	r0, #1
 8006388:	d1c3      	bne.n	8006312 <_printf_float+0x332>
 800638a:	e684      	b.n	8006096 <_printf_float+0xb6>
 800638c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006390:	f1ba 0f01 	cmp.w	sl, #1
 8006394:	dc01      	bgt.n	800639a <_printf_float+0x3ba>
 8006396:	07db      	lsls	r3, r3, #31
 8006398:	d536      	bpl.n	8006408 <_printf_float+0x428>
 800639a:	2301      	movs	r3, #1
 800639c:	4642      	mov	r2, r8
 800639e:	4631      	mov	r1, r6
 80063a0:	4628      	mov	r0, r5
 80063a2:	47b8      	blx	r7
 80063a4:	3001      	adds	r0, #1
 80063a6:	f43f ae76 	beq.w	8006096 <_printf_float+0xb6>
 80063aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063ae:	4631      	mov	r1, r6
 80063b0:	4628      	mov	r0, r5
 80063b2:	47b8      	blx	r7
 80063b4:	3001      	adds	r0, #1
 80063b6:	f43f ae6e 	beq.w	8006096 <_printf_float+0xb6>
 80063ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80063be:	2200      	movs	r2, #0
 80063c0:	2300      	movs	r3, #0
 80063c2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80063c6:	f7fa fba3 	bl	8000b10 <__aeabi_dcmpeq>
 80063ca:	b9c0      	cbnz	r0, 80063fe <_printf_float+0x41e>
 80063cc:	4653      	mov	r3, sl
 80063ce:	f108 0201 	add.w	r2, r8, #1
 80063d2:	4631      	mov	r1, r6
 80063d4:	4628      	mov	r0, r5
 80063d6:	47b8      	blx	r7
 80063d8:	3001      	adds	r0, #1
 80063da:	d10c      	bne.n	80063f6 <_printf_float+0x416>
 80063dc:	e65b      	b.n	8006096 <_printf_float+0xb6>
 80063de:	2301      	movs	r3, #1
 80063e0:	465a      	mov	r2, fp
 80063e2:	4631      	mov	r1, r6
 80063e4:	4628      	mov	r0, r5
 80063e6:	47b8      	blx	r7
 80063e8:	3001      	adds	r0, #1
 80063ea:	f43f ae54 	beq.w	8006096 <_printf_float+0xb6>
 80063ee:	f108 0801 	add.w	r8, r8, #1
 80063f2:	45d0      	cmp	r8, sl
 80063f4:	dbf3      	blt.n	80063de <_printf_float+0x3fe>
 80063f6:	464b      	mov	r3, r9
 80063f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80063fc:	e6e0      	b.n	80061c0 <_printf_float+0x1e0>
 80063fe:	f04f 0800 	mov.w	r8, #0
 8006402:	f104 0b1a 	add.w	fp, r4, #26
 8006406:	e7f4      	b.n	80063f2 <_printf_float+0x412>
 8006408:	2301      	movs	r3, #1
 800640a:	4642      	mov	r2, r8
 800640c:	e7e1      	b.n	80063d2 <_printf_float+0x3f2>
 800640e:	2301      	movs	r3, #1
 8006410:	464a      	mov	r2, r9
 8006412:	4631      	mov	r1, r6
 8006414:	4628      	mov	r0, r5
 8006416:	47b8      	blx	r7
 8006418:	3001      	adds	r0, #1
 800641a:	f43f ae3c 	beq.w	8006096 <_printf_float+0xb6>
 800641e:	f108 0801 	add.w	r8, r8, #1
 8006422:	68e3      	ldr	r3, [r4, #12]
 8006424:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006426:	1a5b      	subs	r3, r3, r1
 8006428:	4543      	cmp	r3, r8
 800642a:	dcf0      	bgt.n	800640e <_printf_float+0x42e>
 800642c:	e6fd      	b.n	800622a <_printf_float+0x24a>
 800642e:	f04f 0800 	mov.w	r8, #0
 8006432:	f104 0919 	add.w	r9, r4, #25
 8006436:	e7f4      	b.n	8006422 <_printf_float+0x442>

08006438 <_printf_common>:
 8006438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800643c:	4616      	mov	r6, r2
 800643e:	4698      	mov	r8, r3
 8006440:	688a      	ldr	r2, [r1, #8]
 8006442:	690b      	ldr	r3, [r1, #16]
 8006444:	4607      	mov	r7, r0
 8006446:	4293      	cmp	r3, r2
 8006448:	bfb8      	it	lt
 800644a:	4613      	movlt	r3, r2
 800644c:	6033      	str	r3, [r6, #0]
 800644e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006452:	460c      	mov	r4, r1
 8006454:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006458:	b10a      	cbz	r2, 800645e <_printf_common+0x26>
 800645a:	3301      	adds	r3, #1
 800645c:	6033      	str	r3, [r6, #0]
 800645e:	6823      	ldr	r3, [r4, #0]
 8006460:	0699      	lsls	r1, r3, #26
 8006462:	bf42      	ittt	mi
 8006464:	6833      	ldrmi	r3, [r6, #0]
 8006466:	3302      	addmi	r3, #2
 8006468:	6033      	strmi	r3, [r6, #0]
 800646a:	6825      	ldr	r5, [r4, #0]
 800646c:	f015 0506 	ands.w	r5, r5, #6
 8006470:	d106      	bne.n	8006480 <_printf_common+0x48>
 8006472:	f104 0a19 	add.w	sl, r4, #25
 8006476:	68e3      	ldr	r3, [r4, #12]
 8006478:	6832      	ldr	r2, [r6, #0]
 800647a:	1a9b      	subs	r3, r3, r2
 800647c:	42ab      	cmp	r3, r5
 800647e:	dc2b      	bgt.n	80064d8 <_printf_common+0xa0>
 8006480:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006484:	6822      	ldr	r2, [r4, #0]
 8006486:	3b00      	subs	r3, #0
 8006488:	bf18      	it	ne
 800648a:	2301      	movne	r3, #1
 800648c:	0692      	lsls	r2, r2, #26
 800648e:	d430      	bmi.n	80064f2 <_printf_common+0xba>
 8006490:	4641      	mov	r1, r8
 8006492:	4638      	mov	r0, r7
 8006494:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006498:	47c8      	blx	r9
 800649a:	3001      	adds	r0, #1
 800649c:	d023      	beq.n	80064e6 <_printf_common+0xae>
 800649e:	6823      	ldr	r3, [r4, #0]
 80064a0:	6922      	ldr	r2, [r4, #16]
 80064a2:	f003 0306 	and.w	r3, r3, #6
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	bf14      	ite	ne
 80064aa:	2500      	movne	r5, #0
 80064ac:	6833      	ldreq	r3, [r6, #0]
 80064ae:	f04f 0600 	mov.w	r6, #0
 80064b2:	bf08      	it	eq
 80064b4:	68e5      	ldreq	r5, [r4, #12]
 80064b6:	f104 041a 	add.w	r4, r4, #26
 80064ba:	bf08      	it	eq
 80064bc:	1aed      	subeq	r5, r5, r3
 80064be:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80064c2:	bf08      	it	eq
 80064c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064c8:	4293      	cmp	r3, r2
 80064ca:	bfc4      	itt	gt
 80064cc:	1a9b      	subgt	r3, r3, r2
 80064ce:	18ed      	addgt	r5, r5, r3
 80064d0:	42b5      	cmp	r5, r6
 80064d2:	d11a      	bne.n	800650a <_printf_common+0xd2>
 80064d4:	2000      	movs	r0, #0
 80064d6:	e008      	b.n	80064ea <_printf_common+0xb2>
 80064d8:	2301      	movs	r3, #1
 80064da:	4652      	mov	r2, sl
 80064dc:	4641      	mov	r1, r8
 80064de:	4638      	mov	r0, r7
 80064e0:	47c8      	blx	r9
 80064e2:	3001      	adds	r0, #1
 80064e4:	d103      	bne.n	80064ee <_printf_common+0xb6>
 80064e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80064ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ee:	3501      	adds	r5, #1
 80064f0:	e7c1      	b.n	8006476 <_printf_common+0x3e>
 80064f2:	2030      	movs	r0, #48	@ 0x30
 80064f4:	18e1      	adds	r1, r4, r3
 80064f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80064fa:	1c5a      	adds	r2, r3, #1
 80064fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006500:	4422      	add	r2, r4
 8006502:	3302      	adds	r3, #2
 8006504:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006508:	e7c2      	b.n	8006490 <_printf_common+0x58>
 800650a:	2301      	movs	r3, #1
 800650c:	4622      	mov	r2, r4
 800650e:	4641      	mov	r1, r8
 8006510:	4638      	mov	r0, r7
 8006512:	47c8      	blx	r9
 8006514:	3001      	adds	r0, #1
 8006516:	d0e6      	beq.n	80064e6 <_printf_common+0xae>
 8006518:	3601      	adds	r6, #1
 800651a:	e7d9      	b.n	80064d0 <_printf_common+0x98>

0800651c <_printf_i>:
 800651c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006520:	7e0f      	ldrb	r7, [r1, #24]
 8006522:	4691      	mov	r9, r2
 8006524:	2f78      	cmp	r7, #120	@ 0x78
 8006526:	4680      	mov	r8, r0
 8006528:	460c      	mov	r4, r1
 800652a:	469a      	mov	sl, r3
 800652c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800652e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006532:	d807      	bhi.n	8006544 <_printf_i+0x28>
 8006534:	2f62      	cmp	r7, #98	@ 0x62
 8006536:	d80a      	bhi.n	800654e <_printf_i+0x32>
 8006538:	2f00      	cmp	r7, #0
 800653a:	f000 80d3 	beq.w	80066e4 <_printf_i+0x1c8>
 800653e:	2f58      	cmp	r7, #88	@ 0x58
 8006540:	f000 80ba 	beq.w	80066b8 <_printf_i+0x19c>
 8006544:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006548:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800654c:	e03a      	b.n	80065c4 <_printf_i+0xa8>
 800654e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006552:	2b15      	cmp	r3, #21
 8006554:	d8f6      	bhi.n	8006544 <_printf_i+0x28>
 8006556:	a101      	add	r1, pc, #4	@ (adr r1, 800655c <_printf_i+0x40>)
 8006558:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800655c:	080065b5 	.word	0x080065b5
 8006560:	080065c9 	.word	0x080065c9
 8006564:	08006545 	.word	0x08006545
 8006568:	08006545 	.word	0x08006545
 800656c:	08006545 	.word	0x08006545
 8006570:	08006545 	.word	0x08006545
 8006574:	080065c9 	.word	0x080065c9
 8006578:	08006545 	.word	0x08006545
 800657c:	08006545 	.word	0x08006545
 8006580:	08006545 	.word	0x08006545
 8006584:	08006545 	.word	0x08006545
 8006588:	080066cb 	.word	0x080066cb
 800658c:	080065f3 	.word	0x080065f3
 8006590:	08006685 	.word	0x08006685
 8006594:	08006545 	.word	0x08006545
 8006598:	08006545 	.word	0x08006545
 800659c:	080066ed 	.word	0x080066ed
 80065a0:	08006545 	.word	0x08006545
 80065a4:	080065f3 	.word	0x080065f3
 80065a8:	08006545 	.word	0x08006545
 80065ac:	08006545 	.word	0x08006545
 80065b0:	0800668d 	.word	0x0800668d
 80065b4:	6833      	ldr	r3, [r6, #0]
 80065b6:	1d1a      	adds	r2, r3, #4
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6032      	str	r2, [r6, #0]
 80065bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80065c4:	2301      	movs	r3, #1
 80065c6:	e09e      	b.n	8006706 <_printf_i+0x1ea>
 80065c8:	6833      	ldr	r3, [r6, #0]
 80065ca:	6820      	ldr	r0, [r4, #0]
 80065cc:	1d19      	adds	r1, r3, #4
 80065ce:	6031      	str	r1, [r6, #0]
 80065d0:	0606      	lsls	r6, r0, #24
 80065d2:	d501      	bpl.n	80065d8 <_printf_i+0xbc>
 80065d4:	681d      	ldr	r5, [r3, #0]
 80065d6:	e003      	b.n	80065e0 <_printf_i+0xc4>
 80065d8:	0645      	lsls	r5, r0, #25
 80065da:	d5fb      	bpl.n	80065d4 <_printf_i+0xb8>
 80065dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80065e0:	2d00      	cmp	r5, #0
 80065e2:	da03      	bge.n	80065ec <_printf_i+0xd0>
 80065e4:	232d      	movs	r3, #45	@ 0x2d
 80065e6:	426d      	negs	r5, r5
 80065e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065ec:	230a      	movs	r3, #10
 80065ee:	4859      	ldr	r0, [pc, #356]	@ (8006754 <_printf_i+0x238>)
 80065f0:	e011      	b.n	8006616 <_printf_i+0xfa>
 80065f2:	6821      	ldr	r1, [r4, #0]
 80065f4:	6833      	ldr	r3, [r6, #0]
 80065f6:	0608      	lsls	r0, r1, #24
 80065f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80065fc:	d402      	bmi.n	8006604 <_printf_i+0xe8>
 80065fe:	0649      	lsls	r1, r1, #25
 8006600:	bf48      	it	mi
 8006602:	b2ad      	uxthmi	r5, r5
 8006604:	2f6f      	cmp	r7, #111	@ 0x6f
 8006606:	6033      	str	r3, [r6, #0]
 8006608:	bf14      	ite	ne
 800660a:	230a      	movne	r3, #10
 800660c:	2308      	moveq	r3, #8
 800660e:	4851      	ldr	r0, [pc, #324]	@ (8006754 <_printf_i+0x238>)
 8006610:	2100      	movs	r1, #0
 8006612:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006616:	6866      	ldr	r6, [r4, #4]
 8006618:	2e00      	cmp	r6, #0
 800661a:	bfa8      	it	ge
 800661c:	6821      	ldrge	r1, [r4, #0]
 800661e:	60a6      	str	r6, [r4, #8]
 8006620:	bfa4      	itt	ge
 8006622:	f021 0104 	bicge.w	r1, r1, #4
 8006626:	6021      	strge	r1, [r4, #0]
 8006628:	b90d      	cbnz	r5, 800662e <_printf_i+0x112>
 800662a:	2e00      	cmp	r6, #0
 800662c:	d04b      	beq.n	80066c6 <_printf_i+0x1aa>
 800662e:	4616      	mov	r6, r2
 8006630:	fbb5 f1f3 	udiv	r1, r5, r3
 8006634:	fb03 5711 	mls	r7, r3, r1, r5
 8006638:	5dc7      	ldrb	r7, [r0, r7]
 800663a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800663e:	462f      	mov	r7, r5
 8006640:	42bb      	cmp	r3, r7
 8006642:	460d      	mov	r5, r1
 8006644:	d9f4      	bls.n	8006630 <_printf_i+0x114>
 8006646:	2b08      	cmp	r3, #8
 8006648:	d10b      	bne.n	8006662 <_printf_i+0x146>
 800664a:	6823      	ldr	r3, [r4, #0]
 800664c:	07df      	lsls	r7, r3, #31
 800664e:	d508      	bpl.n	8006662 <_printf_i+0x146>
 8006650:	6923      	ldr	r3, [r4, #16]
 8006652:	6861      	ldr	r1, [r4, #4]
 8006654:	4299      	cmp	r1, r3
 8006656:	bfde      	ittt	le
 8006658:	2330      	movle	r3, #48	@ 0x30
 800665a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800665e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006662:	1b92      	subs	r2, r2, r6
 8006664:	6122      	str	r2, [r4, #16]
 8006666:	464b      	mov	r3, r9
 8006668:	4621      	mov	r1, r4
 800666a:	4640      	mov	r0, r8
 800666c:	f8cd a000 	str.w	sl, [sp]
 8006670:	aa03      	add	r2, sp, #12
 8006672:	f7ff fee1 	bl	8006438 <_printf_common>
 8006676:	3001      	adds	r0, #1
 8006678:	d14a      	bne.n	8006710 <_printf_i+0x1f4>
 800667a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800667e:	b004      	add	sp, #16
 8006680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006684:	6823      	ldr	r3, [r4, #0]
 8006686:	f043 0320 	orr.w	r3, r3, #32
 800668a:	6023      	str	r3, [r4, #0]
 800668c:	2778      	movs	r7, #120	@ 0x78
 800668e:	4832      	ldr	r0, [pc, #200]	@ (8006758 <_printf_i+0x23c>)
 8006690:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006694:	6823      	ldr	r3, [r4, #0]
 8006696:	6831      	ldr	r1, [r6, #0]
 8006698:	061f      	lsls	r7, r3, #24
 800669a:	f851 5b04 	ldr.w	r5, [r1], #4
 800669e:	d402      	bmi.n	80066a6 <_printf_i+0x18a>
 80066a0:	065f      	lsls	r7, r3, #25
 80066a2:	bf48      	it	mi
 80066a4:	b2ad      	uxthmi	r5, r5
 80066a6:	6031      	str	r1, [r6, #0]
 80066a8:	07d9      	lsls	r1, r3, #31
 80066aa:	bf44      	itt	mi
 80066ac:	f043 0320 	orrmi.w	r3, r3, #32
 80066b0:	6023      	strmi	r3, [r4, #0]
 80066b2:	b11d      	cbz	r5, 80066bc <_printf_i+0x1a0>
 80066b4:	2310      	movs	r3, #16
 80066b6:	e7ab      	b.n	8006610 <_printf_i+0xf4>
 80066b8:	4826      	ldr	r0, [pc, #152]	@ (8006754 <_printf_i+0x238>)
 80066ba:	e7e9      	b.n	8006690 <_printf_i+0x174>
 80066bc:	6823      	ldr	r3, [r4, #0]
 80066be:	f023 0320 	bic.w	r3, r3, #32
 80066c2:	6023      	str	r3, [r4, #0]
 80066c4:	e7f6      	b.n	80066b4 <_printf_i+0x198>
 80066c6:	4616      	mov	r6, r2
 80066c8:	e7bd      	b.n	8006646 <_printf_i+0x12a>
 80066ca:	6833      	ldr	r3, [r6, #0]
 80066cc:	6825      	ldr	r5, [r4, #0]
 80066ce:	1d18      	adds	r0, r3, #4
 80066d0:	6961      	ldr	r1, [r4, #20]
 80066d2:	6030      	str	r0, [r6, #0]
 80066d4:	062e      	lsls	r6, r5, #24
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	d501      	bpl.n	80066de <_printf_i+0x1c2>
 80066da:	6019      	str	r1, [r3, #0]
 80066dc:	e002      	b.n	80066e4 <_printf_i+0x1c8>
 80066de:	0668      	lsls	r0, r5, #25
 80066e0:	d5fb      	bpl.n	80066da <_printf_i+0x1be>
 80066e2:	8019      	strh	r1, [r3, #0]
 80066e4:	2300      	movs	r3, #0
 80066e6:	4616      	mov	r6, r2
 80066e8:	6123      	str	r3, [r4, #16]
 80066ea:	e7bc      	b.n	8006666 <_printf_i+0x14a>
 80066ec:	6833      	ldr	r3, [r6, #0]
 80066ee:	2100      	movs	r1, #0
 80066f0:	1d1a      	adds	r2, r3, #4
 80066f2:	6032      	str	r2, [r6, #0]
 80066f4:	681e      	ldr	r6, [r3, #0]
 80066f6:	6862      	ldr	r2, [r4, #4]
 80066f8:	4630      	mov	r0, r6
 80066fa:	f000 f9ea 	bl	8006ad2 <memchr>
 80066fe:	b108      	cbz	r0, 8006704 <_printf_i+0x1e8>
 8006700:	1b80      	subs	r0, r0, r6
 8006702:	6060      	str	r0, [r4, #4]
 8006704:	6863      	ldr	r3, [r4, #4]
 8006706:	6123      	str	r3, [r4, #16]
 8006708:	2300      	movs	r3, #0
 800670a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800670e:	e7aa      	b.n	8006666 <_printf_i+0x14a>
 8006710:	4632      	mov	r2, r6
 8006712:	4649      	mov	r1, r9
 8006714:	4640      	mov	r0, r8
 8006716:	6923      	ldr	r3, [r4, #16]
 8006718:	47d0      	blx	sl
 800671a:	3001      	adds	r0, #1
 800671c:	d0ad      	beq.n	800667a <_printf_i+0x15e>
 800671e:	6823      	ldr	r3, [r4, #0]
 8006720:	079b      	lsls	r3, r3, #30
 8006722:	d413      	bmi.n	800674c <_printf_i+0x230>
 8006724:	68e0      	ldr	r0, [r4, #12]
 8006726:	9b03      	ldr	r3, [sp, #12]
 8006728:	4298      	cmp	r0, r3
 800672a:	bfb8      	it	lt
 800672c:	4618      	movlt	r0, r3
 800672e:	e7a6      	b.n	800667e <_printf_i+0x162>
 8006730:	2301      	movs	r3, #1
 8006732:	4632      	mov	r2, r6
 8006734:	4649      	mov	r1, r9
 8006736:	4640      	mov	r0, r8
 8006738:	47d0      	blx	sl
 800673a:	3001      	adds	r0, #1
 800673c:	d09d      	beq.n	800667a <_printf_i+0x15e>
 800673e:	3501      	adds	r5, #1
 8006740:	68e3      	ldr	r3, [r4, #12]
 8006742:	9903      	ldr	r1, [sp, #12]
 8006744:	1a5b      	subs	r3, r3, r1
 8006746:	42ab      	cmp	r3, r5
 8006748:	dcf2      	bgt.n	8006730 <_printf_i+0x214>
 800674a:	e7eb      	b.n	8006724 <_printf_i+0x208>
 800674c:	2500      	movs	r5, #0
 800674e:	f104 0619 	add.w	r6, r4, #25
 8006752:	e7f5      	b.n	8006740 <_printf_i+0x224>
 8006754:	0800a690 	.word	0x0800a690
 8006758:	0800a6a1 	.word	0x0800a6a1

0800675c <siprintf>:
 800675c:	b40e      	push	{r1, r2, r3}
 800675e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006762:	b500      	push	{lr}
 8006764:	b09c      	sub	sp, #112	@ 0x70
 8006766:	ab1d      	add	r3, sp, #116	@ 0x74
 8006768:	9002      	str	r0, [sp, #8]
 800676a:	9006      	str	r0, [sp, #24]
 800676c:	9107      	str	r1, [sp, #28]
 800676e:	9104      	str	r1, [sp, #16]
 8006770:	4808      	ldr	r0, [pc, #32]	@ (8006794 <siprintf+0x38>)
 8006772:	4909      	ldr	r1, [pc, #36]	@ (8006798 <siprintf+0x3c>)
 8006774:	f853 2b04 	ldr.w	r2, [r3], #4
 8006778:	9105      	str	r1, [sp, #20]
 800677a:	6800      	ldr	r0, [r0, #0]
 800677c:	a902      	add	r1, sp, #8
 800677e:	9301      	str	r3, [sp, #4]
 8006780:	f001 f862 	bl	8007848 <_svfiprintf_r>
 8006784:	2200      	movs	r2, #0
 8006786:	9b02      	ldr	r3, [sp, #8]
 8006788:	701a      	strb	r2, [r3, #0]
 800678a:	b01c      	add	sp, #112	@ 0x70
 800678c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006790:	b003      	add	sp, #12
 8006792:	4770      	bx	lr
 8006794:	20000028 	.word	0x20000028
 8006798:	ffff0208 	.word	0xffff0208

0800679c <std>:
 800679c:	2300      	movs	r3, #0
 800679e:	b510      	push	{r4, lr}
 80067a0:	4604      	mov	r4, r0
 80067a2:	e9c0 3300 	strd	r3, r3, [r0]
 80067a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067aa:	6083      	str	r3, [r0, #8]
 80067ac:	8181      	strh	r1, [r0, #12]
 80067ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80067b0:	81c2      	strh	r2, [r0, #14]
 80067b2:	6183      	str	r3, [r0, #24]
 80067b4:	4619      	mov	r1, r3
 80067b6:	2208      	movs	r2, #8
 80067b8:	305c      	adds	r0, #92	@ 0x5c
 80067ba:	f000 f951 	bl	8006a60 <memset>
 80067be:	4b0d      	ldr	r3, [pc, #52]	@ (80067f4 <std+0x58>)
 80067c0:	6224      	str	r4, [r4, #32]
 80067c2:	6263      	str	r3, [r4, #36]	@ 0x24
 80067c4:	4b0c      	ldr	r3, [pc, #48]	@ (80067f8 <std+0x5c>)
 80067c6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80067c8:	4b0c      	ldr	r3, [pc, #48]	@ (80067fc <std+0x60>)
 80067ca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80067cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006800 <std+0x64>)
 80067ce:	6323      	str	r3, [r4, #48]	@ 0x30
 80067d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006804 <std+0x68>)
 80067d2:	429c      	cmp	r4, r3
 80067d4:	d006      	beq.n	80067e4 <std+0x48>
 80067d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80067da:	4294      	cmp	r4, r2
 80067dc:	d002      	beq.n	80067e4 <std+0x48>
 80067de:	33d0      	adds	r3, #208	@ 0xd0
 80067e0:	429c      	cmp	r4, r3
 80067e2:	d105      	bne.n	80067f0 <std+0x54>
 80067e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80067e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067ec:	f000 b96e 	b.w	8006acc <__retarget_lock_init_recursive>
 80067f0:	bd10      	pop	{r4, pc}
 80067f2:	bf00      	nop
 80067f4:	080083fd 	.word	0x080083fd
 80067f8:	0800841f 	.word	0x0800841f
 80067fc:	08008457 	.word	0x08008457
 8006800:	0800847b 	.word	0x0800847b
 8006804:	20000804 	.word	0x20000804

08006808 <stdio_exit_handler>:
 8006808:	4a02      	ldr	r2, [pc, #8]	@ (8006814 <stdio_exit_handler+0xc>)
 800680a:	4903      	ldr	r1, [pc, #12]	@ (8006818 <stdio_exit_handler+0x10>)
 800680c:	4803      	ldr	r0, [pc, #12]	@ (800681c <stdio_exit_handler+0x14>)
 800680e:	f000 b8ab 	b.w	8006968 <_fwalk_sglue>
 8006812:	bf00      	nop
 8006814:	2000001c 	.word	0x2000001c
 8006818:	08007c95 	.word	0x08007c95
 800681c:	2000002c 	.word	0x2000002c

08006820 <cleanup_stdio>:
 8006820:	6841      	ldr	r1, [r0, #4]
 8006822:	4b0c      	ldr	r3, [pc, #48]	@ (8006854 <cleanup_stdio+0x34>)
 8006824:	b510      	push	{r4, lr}
 8006826:	4299      	cmp	r1, r3
 8006828:	4604      	mov	r4, r0
 800682a:	d001      	beq.n	8006830 <cleanup_stdio+0x10>
 800682c:	f001 fa32 	bl	8007c94 <_fflush_r>
 8006830:	68a1      	ldr	r1, [r4, #8]
 8006832:	4b09      	ldr	r3, [pc, #36]	@ (8006858 <cleanup_stdio+0x38>)
 8006834:	4299      	cmp	r1, r3
 8006836:	d002      	beq.n	800683e <cleanup_stdio+0x1e>
 8006838:	4620      	mov	r0, r4
 800683a:	f001 fa2b 	bl	8007c94 <_fflush_r>
 800683e:	68e1      	ldr	r1, [r4, #12]
 8006840:	4b06      	ldr	r3, [pc, #24]	@ (800685c <cleanup_stdio+0x3c>)
 8006842:	4299      	cmp	r1, r3
 8006844:	d004      	beq.n	8006850 <cleanup_stdio+0x30>
 8006846:	4620      	mov	r0, r4
 8006848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800684c:	f001 ba22 	b.w	8007c94 <_fflush_r>
 8006850:	bd10      	pop	{r4, pc}
 8006852:	bf00      	nop
 8006854:	20000804 	.word	0x20000804
 8006858:	2000086c 	.word	0x2000086c
 800685c:	200008d4 	.word	0x200008d4

08006860 <global_stdio_init.part.0>:
 8006860:	b510      	push	{r4, lr}
 8006862:	4b0b      	ldr	r3, [pc, #44]	@ (8006890 <global_stdio_init.part.0+0x30>)
 8006864:	4c0b      	ldr	r4, [pc, #44]	@ (8006894 <global_stdio_init.part.0+0x34>)
 8006866:	4a0c      	ldr	r2, [pc, #48]	@ (8006898 <global_stdio_init.part.0+0x38>)
 8006868:	4620      	mov	r0, r4
 800686a:	601a      	str	r2, [r3, #0]
 800686c:	2104      	movs	r1, #4
 800686e:	2200      	movs	r2, #0
 8006870:	f7ff ff94 	bl	800679c <std>
 8006874:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006878:	2201      	movs	r2, #1
 800687a:	2109      	movs	r1, #9
 800687c:	f7ff ff8e 	bl	800679c <std>
 8006880:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006884:	2202      	movs	r2, #2
 8006886:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800688a:	2112      	movs	r1, #18
 800688c:	f7ff bf86 	b.w	800679c <std>
 8006890:	2000093c 	.word	0x2000093c
 8006894:	20000804 	.word	0x20000804
 8006898:	08006809 	.word	0x08006809

0800689c <__sfp_lock_acquire>:
 800689c:	4801      	ldr	r0, [pc, #4]	@ (80068a4 <__sfp_lock_acquire+0x8>)
 800689e:	f000 b916 	b.w	8006ace <__retarget_lock_acquire_recursive>
 80068a2:	bf00      	nop
 80068a4:	20000941 	.word	0x20000941

080068a8 <__sfp_lock_release>:
 80068a8:	4801      	ldr	r0, [pc, #4]	@ (80068b0 <__sfp_lock_release+0x8>)
 80068aa:	f000 b911 	b.w	8006ad0 <__retarget_lock_release_recursive>
 80068ae:	bf00      	nop
 80068b0:	20000941 	.word	0x20000941

080068b4 <__sinit>:
 80068b4:	b510      	push	{r4, lr}
 80068b6:	4604      	mov	r4, r0
 80068b8:	f7ff fff0 	bl	800689c <__sfp_lock_acquire>
 80068bc:	6a23      	ldr	r3, [r4, #32]
 80068be:	b11b      	cbz	r3, 80068c8 <__sinit+0x14>
 80068c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068c4:	f7ff bff0 	b.w	80068a8 <__sfp_lock_release>
 80068c8:	4b04      	ldr	r3, [pc, #16]	@ (80068dc <__sinit+0x28>)
 80068ca:	6223      	str	r3, [r4, #32]
 80068cc:	4b04      	ldr	r3, [pc, #16]	@ (80068e0 <__sinit+0x2c>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d1f5      	bne.n	80068c0 <__sinit+0xc>
 80068d4:	f7ff ffc4 	bl	8006860 <global_stdio_init.part.0>
 80068d8:	e7f2      	b.n	80068c0 <__sinit+0xc>
 80068da:	bf00      	nop
 80068dc:	08006821 	.word	0x08006821
 80068e0:	2000093c 	.word	0x2000093c

080068e4 <__utoa>:
 80068e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068e6:	b08b      	sub	sp, #44	@ 0x2c
 80068e8:	4605      	mov	r5, r0
 80068ea:	460b      	mov	r3, r1
 80068ec:	466e      	mov	r6, sp
 80068ee:	4c1d      	ldr	r4, [pc, #116]	@ (8006964 <__utoa+0x80>)
 80068f0:	f104 0c20 	add.w	ip, r4, #32
 80068f4:	4637      	mov	r7, r6
 80068f6:	6820      	ldr	r0, [r4, #0]
 80068f8:	6861      	ldr	r1, [r4, #4]
 80068fa:	3408      	adds	r4, #8
 80068fc:	c703      	stmia	r7!, {r0, r1}
 80068fe:	4564      	cmp	r4, ip
 8006900:	463e      	mov	r6, r7
 8006902:	d1f7      	bne.n	80068f4 <__utoa+0x10>
 8006904:	7921      	ldrb	r1, [r4, #4]
 8006906:	6820      	ldr	r0, [r4, #0]
 8006908:	7139      	strb	r1, [r7, #4]
 800690a:	1e91      	subs	r1, r2, #2
 800690c:	2922      	cmp	r1, #34	@ 0x22
 800690e:	6038      	str	r0, [r7, #0]
 8006910:	f04f 0100 	mov.w	r1, #0
 8006914:	d904      	bls.n	8006920 <__utoa+0x3c>
 8006916:	7019      	strb	r1, [r3, #0]
 8006918:	460b      	mov	r3, r1
 800691a:	4618      	mov	r0, r3
 800691c:	b00b      	add	sp, #44	@ 0x2c
 800691e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006920:	1e58      	subs	r0, r3, #1
 8006922:	4684      	mov	ip, r0
 8006924:	fbb5 f7f2 	udiv	r7, r5, r2
 8006928:	fb02 5617 	mls	r6, r2, r7, r5
 800692c:	3628      	adds	r6, #40	@ 0x28
 800692e:	446e      	add	r6, sp
 8006930:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8006934:	460c      	mov	r4, r1
 8006936:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800693a:	462e      	mov	r6, r5
 800693c:	42b2      	cmp	r2, r6
 800693e:	463d      	mov	r5, r7
 8006940:	f101 0101 	add.w	r1, r1, #1
 8006944:	d9ee      	bls.n	8006924 <__utoa+0x40>
 8006946:	2200      	movs	r2, #0
 8006948:	545a      	strb	r2, [r3, r1]
 800694a:	1919      	adds	r1, r3, r4
 800694c:	1aa5      	subs	r5, r4, r2
 800694e:	42aa      	cmp	r2, r5
 8006950:	dae3      	bge.n	800691a <__utoa+0x36>
 8006952:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006956:	780e      	ldrb	r6, [r1, #0]
 8006958:	3201      	adds	r2, #1
 800695a:	7006      	strb	r6, [r0, #0]
 800695c:	f801 5901 	strb.w	r5, [r1], #-1
 8006960:	e7f4      	b.n	800694c <__utoa+0x68>
 8006962:	bf00      	nop
 8006964:	0800a6b2 	.word	0x0800a6b2

08006968 <_fwalk_sglue>:
 8006968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800696c:	4607      	mov	r7, r0
 800696e:	4688      	mov	r8, r1
 8006970:	4614      	mov	r4, r2
 8006972:	2600      	movs	r6, #0
 8006974:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006978:	f1b9 0901 	subs.w	r9, r9, #1
 800697c:	d505      	bpl.n	800698a <_fwalk_sglue+0x22>
 800697e:	6824      	ldr	r4, [r4, #0]
 8006980:	2c00      	cmp	r4, #0
 8006982:	d1f7      	bne.n	8006974 <_fwalk_sglue+0xc>
 8006984:	4630      	mov	r0, r6
 8006986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800698a:	89ab      	ldrh	r3, [r5, #12]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d907      	bls.n	80069a0 <_fwalk_sglue+0x38>
 8006990:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006994:	3301      	adds	r3, #1
 8006996:	d003      	beq.n	80069a0 <_fwalk_sglue+0x38>
 8006998:	4629      	mov	r1, r5
 800699a:	4638      	mov	r0, r7
 800699c:	47c0      	blx	r8
 800699e:	4306      	orrs	r6, r0
 80069a0:	3568      	adds	r5, #104	@ 0x68
 80069a2:	e7e9      	b.n	8006978 <_fwalk_sglue+0x10>

080069a4 <_puts_r>:
 80069a4:	6a03      	ldr	r3, [r0, #32]
 80069a6:	b570      	push	{r4, r5, r6, lr}
 80069a8:	4605      	mov	r5, r0
 80069aa:	460e      	mov	r6, r1
 80069ac:	6884      	ldr	r4, [r0, #8]
 80069ae:	b90b      	cbnz	r3, 80069b4 <_puts_r+0x10>
 80069b0:	f7ff ff80 	bl	80068b4 <__sinit>
 80069b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80069b6:	07db      	lsls	r3, r3, #31
 80069b8:	d405      	bmi.n	80069c6 <_puts_r+0x22>
 80069ba:	89a3      	ldrh	r3, [r4, #12]
 80069bc:	0598      	lsls	r0, r3, #22
 80069be:	d402      	bmi.n	80069c6 <_puts_r+0x22>
 80069c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80069c2:	f000 f884 	bl	8006ace <__retarget_lock_acquire_recursive>
 80069c6:	89a3      	ldrh	r3, [r4, #12]
 80069c8:	0719      	lsls	r1, r3, #28
 80069ca:	d502      	bpl.n	80069d2 <_puts_r+0x2e>
 80069cc:	6923      	ldr	r3, [r4, #16]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d135      	bne.n	8006a3e <_puts_r+0x9a>
 80069d2:	4621      	mov	r1, r4
 80069d4:	4628      	mov	r0, r5
 80069d6:	f001 fdc1 	bl	800855c <__swsetup_r>
 80069da:	b380      	cbz	r0, 8006a3e <_puts_r+0x9a>
 80069dc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80069e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80069e2:	07da      	lsls	r2, r3, #31
 80069e4:	d405      	bmi.n	80069f2 <_puts_r+0x4e>
 80069e6:	89a3      	ldrh	r3, [r4, #12]
 80069e8:	059b      	lsls	r3, r3, #22
 80069ea:	d402      	bmi.n	80069f2 <_puts_r+0x4e>
 80069ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80069ee:	f000 f86f 	bl	8006ad0 <__retarget_lock_release_recursive>
 80069f2:	4628      	mov	r0, r5
 80069f4:	bd70      	pop	{r4, r5, r6, pc}
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	da04      	bge.n	8006a04 <_puts_r+0x60>
 80069fa:	69a2      	ldr	r2, [r4, #24]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	dc17      	bgt.n	8006a30 <_puts_r+0x8c>
 8006a00:	290a      	cmp	r1, #10
 8006a02:	d015      	beq.n	8006a30 <_puts_r+0x8c>
 8006a04:	6823      	ldr	r3, [r4, #0]
 8006a06:	1c5a      	adds	r2, r3, #1
 8006a08:	6022      	str	r2, [r4, #0]
 8006a0a:	7019      	strb	r1, [r3, #0]
 8006a0c:	68a3      	ldr	r3, [r4, #8]
 8006a0e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006a12:	3b01      	subs	r3, #1
 8006a14:	60a3      	str	r3, [r4, #8]
 8006a16:	2900      	cmp	r1, #0
 8006a18:	d1ed      	bne.n	80069f6 <_puts_r+0x52>
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	da11      	bge.n	8006a42 <_puts_r+0x9e>
 8006a1e:	4622      	mov	r2, r4
 8006a20:	210a      	movs	r1, #10
 8006a22:	4628      	mov	r0, r5
 8006a24:	f001 fd5b 	bl	80084de <__swbuf_r>
 8006a28:	3001      	adds	r0, #1
 8006a2a:	d0d7      	beq.n	80069dc <_puts_r+0x38>
 8006a2c:	250a      	movs	r5, #10
 8006a2e:	e7d7      	b.n	80069e0 <_puts_r+0x3c>
 8006a30:	4622      	mov	r2, r4
 8006a32:	4628      	mov	r0, r5
 8006a34:	f001 fd53 	bl	80084de <__swbuf_r>
 8006a38:	3001      	adds	r0, #1
 8006a3a:	d1e7      	bne.n	8006a0c <_puts_r+0x68>
 8006a3c:	e7ce      	b.n	80069dc <_puts_r+0x38>
 8006a3e:	3e01      	subs	r6, #1
 8006a40:	e7e4      	b.n	8006a0c <_puts_r+0x68>
 8006a42:	6823      	ldr	r3, [r4, #0]
 8006a44:	1c5a      	adds	r2, r3, #1
 8006a46:	6022      	str	r2, [r4, #0]
 8006a48:	220a      	movs	r2, #10
 8006a4a:	701a      	strb	r2, [r3, #0]
 8006a4c:	e7ee      	b.n	8006a2c <_puts_r+0x88>
	...

08006a50 <puts>:
 8006a50:	4b02      	ldr	r3, [pc, #8]	@ (8006a5c <puts+0xc>)
 8006a52:	4601      	mov	r1, r0
 8006a54:	6818      	ldr	r0, [r3, #0]
 8006a56:	f7ff bfa5 	b.w	80069a4 <_puts_r>
 8006a5a:	bf00      	nop
 8006a5c:	20000028 	.word	0x20000028

08006a60 <memset>:
 8006a60:	4603      	mov	r3, r0
 8006a62:	4402      	add	r2, r0
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d100      	bne.n	8006a6a <memset+0xa>
 8006a68:	4770      	bx	lr
 8006a6a:	f803 1b01 	strb.w	r1, [r3], #1
 8006a6e:	e7f9      	b.n	8006a64 <memset+0x4>

08006a70 <_localeconv_r>:
 8006a70:	4800      	ldr	r0, [pc, #0]	@ (8006a74 <_localeconv_r+0x4>)
 8006a72:	4770      	bx	lr
 8006a74:	20000168 	.word	0x20000168

08006a78 <__errno>:
 8006a78:	4b01      	ldr	r3, [pc, #4]	@ (8006a80 <__errno+0x8>)
 8006a7a:	6818      	ldr	r0, [r3, #0]
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	20000028 	.word	0x20000028

08006a84 <__libc_init_array>:
 8006a84:	b570      	push	{r4, r5, r6, lr}
 8006a86:	2600      	movs	r6, #0
 8006a88:	4d0c      	ldr	r5, [pc, #48]	@ (8006abc <__libc_init_array+0x38>)
 8006a8a:	4c0d      	ldr	r4, [pc, #52]	@ (8006ac0 <__libc_init_array+0x3c>)
 8006a8c:	1b64      	subs	r4, r4, r5
 8006a8e:	10a4      	asrs	r4, r4, #2
 8006a90:	42a6      	cmp	r6, r4
 8006a92:	d109      	bne.n	8006aa8 <__libc_init_array+0x24>
 8006a94:	f002 f8f8 	bl	8008c88 <_init>
 8006a98:	2600      	movs	r6, #0
 8006a9a:	4d0a      	ldr	r5, [pc, #40]	@ (8006ac4 <__libc_init_array+0x40>)
 8006a9c:	4c0a      	ldr	r4, [pc, #40]	@ (8006ac8 <__libc_init_array+0x44>)
 8006a9e:	1b64      	subs	r4, r4, r5
 8006aa0:	10a4      	asrs	r4, r4, #2
 8006aa2:	42a6      	cmp	r6, r4
 8006aa4:	d105      	bne.n	8006ab2 <__libc_init_array+0x2e>
 8006aa6:	bd70      	pop	{r4, r5, r6, pc}
 8006aa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aac:	4798      	blx	r3
 8006aae:	3601      	adds	r6, #1
 8006ab0:	e7ee      	b.n	8006a90 <__libc_init_array+0xc>
 8006ab2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ab6:	4798      	blx	r3
 8006ab8:	3601      	adds	r6, #1
 8006aba:	e7f2      	b.n	8006aa2 <__libc_init_array+0x1e>
 8006abc:	0800aa20 	.word	0x0800aa20
 8006ac0:	0800aa20 	.word	0x0800aa20
 8006ac4:	0800aa20 	.word	0x0800aa20
 8006ac8:	0800aa24 	.word	0x0800aa24

08006acc <__retarget_lock_init_recursive>:
 8006acc:	4770      	bx	lr

08006ace <__retarget_lock_acquire_recursive>:
 8006ace:	4770      	bx	lr

08006ad0 <__retarget_lock_release_recursive>:
 8006ad0:	4770      	bx	lr

08006ad2 <memchr>:
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	b510      	push	{r4, lr}
 8006ad6:	b2c9      	uxtb	r1, r1
 8006ad8:	4402      	add	r2, r0
 8006ada:	4293      	cmp	r3, r2
 8006adc:	4618      	mov	r0, r3
 8006ade:	d101      	bne.n	8006ae4 <memchr+0x12>
 8006ae0:	2000      	movs	r0, #0
 8006ae2:	e003      	b.n	8006aec <memchr+0x1a>
 8006ae4:	7804      	ldrb	r4, [r0, #0]
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	428c      	cmp	r4, r1
 8006aea:	d1f6      	bne.n	8006ada <memchr+0x8>
 8006aec:	bd10      	pop	{r4, pc}

08006aee <quorem>:
 8006aee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006af2:	6903      	ldr	r3, [r0, #16]
 8006af4:	690c      	ldr	r4, [r1, #16]
 8006af6:	4607      	mov	r7, r0
 8006af8:	42a3      	cmp	r3, r4
 8006afa:	db7e      	blt.n	8006bfa <quorem+0x10c>
 8006afc:	3c01      	subs	r4, #1
 8006afe:	00a3      	lsls	r3, r4, #2
 8006b00:	f100 0514 	add.w	r5, r0, #20
 8006b04:	f101 0814 	add.w	r8, r1, #20
 8006b08:	9300      	str	r3, [sp, #0]
 8006b0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b0e:	9301      	str	r3, [sp, #4]
 8006b10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b24:	d32e      	bcc.n	8006b84 <quorem+0x96>
 8006b26:	f04f 0a00 	mov.w	sl, #0
 8006b2a:	46c4      	mov	ip, r8
 8006b2c:	46ae      	mov	lr, r5
 8006b2e:	46d3      	mov	fp, sl
 8006b30:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b34:	b298      	uxth	r0, r3
 8006b36:	fb06 a000 	mla	r0, r6, r0, sl
 8006b3a:	0c1b      	lsrs	r3, r3, #16
 8006b3c:	0c02      	lsrs	r2, r0, #16
 8006b3e:	fb06 2303 	mla	r3, r6, r3, r2
 8006b42:	f8de 2000 	ldr.w	r2, [lr]
 8006b46:	b280      	uxth	r0, r0
 8006b48:	b292      	uxth	r2, r2
 8006b4a:	1a12      	subs	r2, r2, r0
 8006b4c:	445a      	add	r2, fp
 8006b4e:	f8de 0000 	ldr.w	r0, [lr]
 8006b52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b5c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b60:	b292      	uxth	r2, r2
 8006b62:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b66:	45e1      	cmp	r9, ip
 8006b68:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006b6c:	f84e 2b04 	str.w	r2, [lr], #4
 8006b70:	d2de      	bcs.n	8006b30 <quorem+0x42>
 8006b72:	9b00      	ldr	r3, [sp, #0]
 8006b74:	58eb      	ldr	r3, [r5, r3]
 8006b76:	b92b      	cbnz	r3, 8006b84 <quorem+0x96>
 8006b78:	9b01      	ldr	r3, [sp, #4]
 8006b7a:	3b04      	subs	r3, #4
 8006b7c:	429d      	cmp	r5, r3
 8006b7e:	461a      	mov	r2, r3
 8006b80:	d32f      	bcc.n	8006be2 <quorem+0xf4>
 8006b82:	613c      	str	r4, [r7, #16]
 8006b84:	4638      	mov	r0, r7
 8006b86:	f001 fb31 	bl	80081ec <__mcmp>
 8006b8a:	2800      	cmp	r0, #0
 8006b8c:	db25      	blt.n	8006bda <quorem+0xec>
 8006b8e:	4629      	mov	r1, r5
 8006b90:	2000      	movs	r0, #0
 8006b92:	f858 2b04 	ldr.w	r2, [r8], #4
 8006b96:	f8d1 c000 	ldr.w	ip, [r1]
 8006b9a:	fa1f fe82 	uxth.w	lr, r2
 8006b9e:	fa1f f38c 	uxth.w	r3, ip
 8006ba2:	eba3 030e 	sub.w	r3, r3, lr
 8006ba6:	4403      	add	r3, r0
 8006ba8:	0c12      	lsrs	r2, r2, #16
 8006baa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006bae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bb8:	45c1      	cmp	r9, r8
 8006bba:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006bbe:	f841 3b04 	str.w	r3, [r1], #4
 8006bc2:	d2e6      	bcs.n	8006b92 <quorem+0xa4>
 8006bc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bcc:	b922      	cbnz	r2, 8006bd8 <quorem+0xea>
 8006bce:	3b04      	subs	r3, #4
 8006bd0:	429d      	cmp	r5, r3
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	d30b      	bcc.n	8006bee <quorem+0x100>
 8006bd6:	613c      	str	r4, [r7, #16]
 8006bd8:	3601      	adds	r6, #1
 8006bda:	4630      	mov	r0, r6
 8006bdc:	b003      	add	sp, #12
 8006bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006be2:	6812      	ldr	r2, [r2, #0]
 8006be4:	3b04      	subs	r3, #4
 8006be6:	2a00      	cmp	r2, #0
 8006be8:	d1cb      	bne.n	8006b82 <quorem+0x94>
 8006bea:	3c01      	subs	r4, #1
 8006bec:	e7c6      	b.n	8006b7c <quorem+0x8e>
 8006bee:	6812      	ldr	r2, [r2, #0]
 8006bf0:	3b04      	subs	r3, #4
 8006bf2:	2a00      	cmp	r2, #0
 8006bf4:	d1ef      	bne.n	8006bd6 <quorem+0xe8>
 8006bf6:	3c01      	subs	r4, #1
 8006bf8:	e7ea      	b.n	8006bd0 <quorem+0xe2>
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	e7ee      	b.n	8006bdc <quorem+0xee>
	...

08006c00 <_dtoa_r>:
 8006c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c04:	4614      	mov	r4, r2
 8006c06:	461d      	mov	r5, r3
 8006c08:	69c7      	ldr	r7, [r0, #28]
 8006c0a:	b097      	sub	sp, #92	@ 0x5c
 8006c0c:	4683      	mov	fp, r0
 8006c0e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006c12:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006c14:	b97f      	cbnz	r7, 8006c36 <_dtoa_r+0x36>
 8006c16:	2010      	movs	r0, #16
 8006c18:	f000 ff12 	bl	8007a40 <malloc>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	f8cb 001c 	str.w	r0, [fp, #28]
 8006c22:	b920      	cbnz	r0, 8006c2e <_dtoa_r+0x2e>
 8006c24:	21ef      	movs	r1, #239	@ 0xef
 8006c26:	4ba8      	ldr	r3, [pc, #672]	@ (8006ec8 <_dtoa_r+0x2c8>)
 8006c28:	48a8      	ldr	r0, [pc, #672]	@ (8006ecc <_dtoa_r+0x2cc>)
 8006c2a:	f001 fdef 	bl	800880c <__assert_func>
 8006c2e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c32:	6007      	str	r7, [r0, #0]
 8006c34:	60c7      	str	r7, [r0, #12]
 8006c36:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c3a:	6819      	ldr	r1, [r3, #0]
 8006c3c:	b159      	cbz	r1, 8006c56 <_dtoa_r+0x56>
 8006c3e:	685a      	ldr	r2, [r3, #4]
 8006c40:	2301      	movs	r3, #1
 8006c42:	4093      	lsls	r3, r2
 8006c44:	604a      	str	r2, [r1, #4]
 8006c46:	608b      	str	r3, [r1, #8]
 8006c48:	4658      	mov	r0, fp
 8006c4a:	f001 f897 	bl	8007d7c <_Bfree>
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c54:	601a      	str	r2, [r3, #0]
 8006c56:	1e2b      	subs	r3, r5, #0
 8006c58:	bfaf      	iteee	ge
 8006c5a:	2300      	movge	r3, #0
 8006c5c:	2201      	movlt	r2, #1
 8006c5e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c62:	9303      	strlt	r3, [sp, #12]
 8006c64:	bfa8      	it	ge
 8006c66:	6033      	strge	r3, [r6, #0]
 8006c68:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006c6c:	4b98      	ldr	r3, [pc, #608]	@ (8006ed0 <_dtoa_r+0x2d0>)
 8006c6e:	bfb8      	it	lt
 8006c70:	6032      	strlt	r2, [r6, #0]
 8006c72:	ea33 0308 	bics.w	r3, r3, r8
 8006c76:	d112      	bne.n	8006c9e <_dtoa_r+0x9e>
 8006c78:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006c7c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006c7e:	6013      	str	r3, [r2, #0]
 8006c80:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006c84:	4323      	orrs	r3, r4
 8006c86:	f000 8550 	beq.w	800772a <_dtoa_r+0xb2a>
 8006c8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006c8c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8006ed4 <_dtoa_r+0x2d4>
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	f000 8552 	beq.w	800773a <_dtoa_r+0xb3a>
 8006c96:	f10a 0303 	add.w	r3, sl, #3
 8006c9a:	f000 bd4c 	b.w	8007736 <_dtoa_r+0xb36>
 8006c9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ca2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006ca6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006caa:	2200      	movs	r2, #0
 8006cac:	2300      	movs	r3, #0
 8006cae:	f7f9 ff2f 	bl	8000b10 <__aeabi_dcmpeq>
 8006cb2:	4607      	mov	r7, r0
 8006cb4:	b158      	cbz	r0, 8006cce <_dtoa_r+0xce>
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006cba:	6013      	str	r3, [r2, #0]
 8006cbc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006cbe:	b113      	cbz	r3, 8006cc6 <_dtoa_r+0xc6>
 8006cc0:	4b85      	ldr	r3, [pc, #532]	@ (8006ed8 <_dtoa_r+0x2d8>)
 8006cc2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006cc4:	6013      	str	r3, [r2, #0]
 8006cc6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8006edc <_dtoa_r+0x2dc>
 8006cca:	f000 bd36 	b.w	800773a <_dtoa_r+0xb3a>
 8006cce:	ab14      	add	r3, sp, #80	@ 0x50
 8006cd0:	9301      	str	r3, [sp, #4]
 8006cd2:	ab15      	add	r3, sp, #84	@ 0x54
 8006cd4:	9300      	str	r3, [sp, #0]
 8006cd6:	4658      	mov	r0, fp
 8006cd8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006cdc:	f001 fb36 	bl	800834c <__d2b>
 8006ce0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006ce4:	4681      	mov	r9, r0
 8006ce6:	2e00      	cmp	r6, #0
 8006ce8:	d077      	beq.n	8006dda <_dtoa_r+0x1da>
 8006cea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006cee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006cf0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006cf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cf8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006cfc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d00:	9712      	str	r7, [sp, #72]	@ 0x48
 8006d02:	4619      	mov	r1, r3
 8006d04:	2200      	movs	r2, #0
 8006d06:	4b76      	ldr	r3, [pc, #472]	@ (8006ee0 <_dtoa_r+0x2e0>)
 8006d08:	f7f9 fae2 	bl	80002d0 <__aeabi_dsub>
 8006d0c:	a368      	add	r3, pc, #416	@ (adr r3, 8006eb0 <_dtoa_r+0x2b0>)
 8006d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d12:	f7f9 fc95 	bl	8000640 <__aeabi_dmul>
 8006d16:	a368      	add	r3, pc, #416	@ (adr r3, 8006eb8 <_dtoa_r+0x2b8>)
 8006d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1c:	f7f9 fada 	bl	80002d4 <__adddf3>
 8006d20:	4604      	mov	r4, r0
 8006d22:	4630      	mov	r0, r6
 8006d24:	460d      	mov	r5, r1
 8006d26:	f7f9 fc21 	bl	800056c <__aeabi_i2d>
 8006d2a:	a365      	add	r3, pc, #404	@ (adr r3, 8006ec0 <_dtoa_r+0x2c0>)
 8006d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d30:	f7f9 fc86 	bl	8000640 <__aeabi_dmul>
 8006d34:	4602      	mov	r2, r0
 8006d36:	460b      	mov	r3, r1
 8006d38:	4620      	mov	r0, r4
 8006d3a:	4629      	mov	r1, r5
 8006d3c:	f7f9 faca 	bl	80002d4 <__adddf3>
 8006d40:	4604      	mov	r4, r0
 8006d42:	460d      	mov	r5, r1
 8006d44:	f7f9 ff2c 	bl	8000ba0 <__aeabi_d2iz>
 8006d48:	2200      	movs	r2, #0
 8006d4a:	4607      	mov	r7, r0
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	4620      	mov	r0, r4
 8006d50:	4629      	mov	r1, r5
 8006d52:	f7f9 fee7 	bl	8000b24 <__aeabi_dcmplt>
 8006d56:	b140      	cbz	r0, 8006d6a <_dtoa_r+0x16a>
 8006d58:	4638      	mov	r0, r7
 8006d5a:	f7f9 fc07 	bl	800056c <__aeabi_i2d>
 8006d5e:	4622      	mov	r2, r4
 8006d60:	462b      	mov	r3, r5
 8006d62:	f7f9 fed5 	bl	8000b10 <__aeabi_dcmpeq>
 8006d66:	b900      	cbnz	r0, 8006d6a <_dtoa_r+0x16a>
 8006d68:	3f01      	subs	r7, #1
 8006d6a:	2f16      	cmp	r7, #22
 8006d6c:	d853      	bhi.n	8006e16 <_dtoa_r+0x216>
 8006d6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d72:	4b5c      	ldr	r3, [pc, #368]	@ (8006ee4 <_dtoa_r+0x2e4>)
 8006d74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7c:	f7f9 fed2 	bl	8000b24 <__aeabi_dcmplt>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	d04a      	beq.n	8006e1a <_dtoa_r+0x21a>
 8006d84:	2300      	movs	r3, #0
 8006d86:	3f01      	subs	r7, #1
 8006d88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006d8c:	1b9b      	subs	r3, r3, r6
 8006d8e:	1e5a      	subs	r2, r3, #1
 8006d90:	bf46      	itte	mi
 8006d92:	f1c3 0801 	rsbmi	r8, r3, #1
 8006d96:	2300      	movmi	r3, #0
 8006d98:	f04f 0800 	movpl.w	r8, #0
 8006d9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d9e:	bf48      	it	mi
 8006da0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006da2:	2f00      	cmp	r7, #0
 8006da4:	db3b      	blt.n	8006e1e <_dtoa_r+0x21e>
 8006da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006da8:	970e      	str	r7, [sp, #56]	@ 0x38
 8006daa:	443b      	add	r3, r7
 8006dac:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dae:	2300      	movs	r3, #0
 8006db0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006db2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006db4:	2b09      	cmp	r3, #9
 8006db6:	d866      	bhi.n	8006e86 <_dtoa_r+0x286>
 8006db8:	2b05      	cmp	r3, #5
 8006dba:	bfc4      	itt	gt
 8006dbc:	3b04      	subgt	r3, #4
 8006dbe:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006dc0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006dc2:	bfc8      	it	gt
 8006dc4:	2400      	movgt	r4, #0
 8006dc6:	f1a3 0302 	sub.w	r3, r3, #2
 8006dca:	bfd8      	it	le
 8006dcc:	2401      	movle	r4, #1
 8006dce:	2b03      	cmp	r3, #3
 8006dd0:	d864      	bhi.n	8006e9c <_dtoa_r+0x29c>
 8006dd2:	e8df f003 	tbb	[pc, r3]
 8006dd6:	382b      	.short	0x382b
 8006dd8:	5636      	.short	0x5636
 8006dda:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006dde:	441e      	add	r6, r3
 8006de0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006de4:	2b20      	cmp	r3, #32
 8006de6:	bfc1      	itttt	gt
 8006de8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006dec:	fa08 f803 	lslgt.w	r8, r8, r3
 8006df0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006df4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006df8:	bfd6      	itet	le
 8006dfa:	f1c3 0320 	rsble	r3, r3, #32
 8006dfe:	ea48 0003 	orrgt.w	r0, r8, r3
 8006e02:	fa04 f003 	lslle.w	r0, r4, r3
 8006e06:	f7f9 fba1 	bl	800054c <__aeabi_ui2d>
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e10:	3e01      	subs	r6, #1
 8006e12:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e14:	e775      	b.n	8006d02 <_dtoa_r+0x102>
 8006e16:	2301      	movs	r3, #1
 8006e18:	e7b6      	b.n	8006d88 <_dtoa_r+0x188>
 8006e1a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006e1c:	e7b5      	b.n	8006d8a <_dtoa_r+0x18a>
 8006e1e:	427b      	negs	r3, r7
 8006e20:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e22:	2300      	movs	r3, #0
 8006e24:	eba8 0807 	sub.w	r8, r8, r7
 8006e28:	930e      	str	r3, [sp, #56]	@ 0x38
 8006e2a:	e7c2      	b.n	8006db2 <_dtoa_r+0x1b2>
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	dc35      	bgt.n	8006ea2 <_dtoa_r+0x2a2>
 8006e36:	2301      	movs	r3, #1
 8006e38:	461a      	mov	r2, r3
 8006e3a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006e3e:	9221      	str	r2, [sp, #132]	@ 0x84
 8006e40:	e00b      	b.n	8006e5a <_dtoa_r+0x25a>
 8006e42:	2301      	movs	r3, #1
 8006e44:	e7f3      	b.n	8006e2e <_dtoa_r+0x22e>
 8006e46:	2300      	movs	r3, #0
 8006e48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e4a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e4c:	18fb      	adds	r3, r7, r3
 8006e4e:	9308      	str	r3, [sp, #32]
 8006e50:	3301      	adds	r3, #1
 8006e52:	2b01      	cmp	r3, #1
 8006e54:	9307      	str	r3, [sp, #28]
 8006e56:	bfb8      	it	lt
 8006e58:	2301      	movlt	r3, #1
 8006e5a:	2100      	movs	r1, #0
 8006e5c:	2204      	movs	r2, #4
 8006e5e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006e62:	f102 0514 	add.w	r5, r2, #20
 8006e66:	429d      	cmp	r5, r3
 8006e68:	d91f      	bls.n	8006eaa <_dtoa_r+0x2aa>
 8006e6a:	6041      	str	r1, [r0, #4]
 8006e6c:	4658      	mov	r0, fp
 8006e6e:	f000 ff45 	bl	8007cfc <_Balloc>
 8006e72:	4682      	mov	sl, r0
 8006e74:	2800      	cmp	r0, #0
 8006e76:	d139      	bne.n	8006eec <_dtoa_r+0x2ec>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	f240 11af 	movw	r1, #431	@ 0x1af
 8006e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8006ee8 <_dtoa_r+0x2e8>)
 8006e80:	e6d2      	b.n	8006c28 <_dtoa_r+0x28>
 8006e82:	2301      	movs	r3, #1
 8006e84:	e7e0      	b.n	8006e48 <_dtoa_r+0x248>
 8006e86:	2401      	movs	r4, #1
 8006e88:	2300      	movs	r3, #0
 8006e8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e8c:	9320      	str	r3, [sp, #128]	@ 0x80
 8006e8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006e92:	2200      	movs	r2, #0
 8006e94:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006e98:	2312      	movs	r3, #18
 8006e9a:	e7d0      	b.n	8006e3e <_dtoa_r+0x23e>
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ea0:	e7f5      	b.n	8006e8e <_dtoa_r+0x28e>
 8006ea2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ea4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006ea8:	e7d7      	b.n	8006e5a <_dtoa_r+0x25a>
 8006eaa:	3101      	adds	r1, #1
 8006eac:	0052      	lsls	r2, r2, #1
 8006eae:	e7d8      	b.n	8006e62 <_dtoa_r+0x262>
 8006eb0:	636f4361 	.word	0x636f4361
 8006eb4:	3fd287a7 	.word	0x3fd287a7
 8006eb8:	8b60c8b3 	.word	0x8b60c8b3
 8006ebc:	3fc68a28 	.word	0x3fc68a28
 8006ec0:	509f79fb 	.word	0x509f79fb
 8006ec4:	3fd34413 	.word	0x3fd34413
 8006ec8:	0800a6e4 	.word	0x0800a6e4
 8006ecc:	0800a6fb 	.word	0x0800a6fb
 8006ed0:	7ff00000 	.word	0x7ff00000
 8006ed4:	0800a6e0 	.word	0x0800a6e0
 8006ed8:	0800a68f 	.word	0x0800a68f
 8006edc:	0800a68e 	.word	0x0800a68e
 8006ee0:	3ff80000 	.word	0x3ff80000
 8006ee4:	0800a808 	.word	0x0800a808
 8006ee8:	0800a753 	.word	0x0800a753
 8006eec:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ef0:	6018      	str	r0, [r3, #0]
 8006ef2:	9b07      	ldr	r3, [sp, #28]
 8006ef4:	2b0e      	cmp	r3, #14
 8006ef6:	f200 80a4 	bhi.w	8007042 <_dtoa_r+0x442>
 8006efa:	2c00      	cmp	r4, #0
 8006efc:	f000 80a1 	beq.w	8007042 <_dtoa_r+0x442>
 8006f00:	2f00      	cmp	r7, #0
 8006f02:	dd33      	ble.n	8006f6c <_dtoa_r+0x36c>
 8006f04:	4b86      	ldr	r3, [pc, #536]	@ (8007120 <_dtoa_r+0x520>)
 8006f06:	f007 020f 	and.w	r2, r7, #15
 8006f0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f0e:	05f8      	lsls	r0, r7, #23
 8006f10:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006f14:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006f18:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f1c:	d516      	bpl.n	8006f4c <_dtoa_r+0x34c>
 8006f1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f22:	4b80      	ldr	r3, [pc, #512]	@ (8007124 <_dtoa_r+0x524>)
 8006f24:	2603      	movs	r6, #3
 8006f26:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f2a:	f7f9 fcb3 	bl	8000894 <__aeabi_ddiv>
 8006f2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f32:	f004 040f 	and.w	r4, r4, #15
 8006f36:	4d7b      	ldr	r5, [pc, #492]	@ (8007124 <_dtoa_r+0x524>)
 8006f38:	b954      	cbnz	r4, 8006f50 <_dtoa_r+0x350>
 8006f3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f42:	f7f9 fca7 	bl	8000894 <__aeabi_ddiv>
 8006f46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f4a:	e028      	b.n	8006f9e <_dtoa_r+0x39e>
 8006f4c:	2602      	movs	r6, #2
 8006f4e:	e7f2      	b.n	8006f36 <_dtoa_r+0x336>
 8006f50:	07e1      	lsls	r1, r4, #31
 8006f52:	d508      	bpl.n	8006f66 <_dtoa_r+0x366>
 8006f54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f58:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f5c:	f7f9 fb70 	bl	8000640 <__aeabi_dmul>
 8006f60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f64:	3601      	adds	r6, #1
 8006f66:	1064      	asrs	r4, r4, #1
 8006f68:	3508      	adds	r5, #8
 8006f6a:	e7e5      	b.n	8006f38 <_dtoa_r+0x338>
 8006f6c:	f000 80d2 	beq.w	8007114 <_dtoa_r+0x514>
 8006f70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f74:	427c      	negs	r4, r7
 8006f76:	4b6a      	ldr	r3, [pc, #424]	@ (8007120 <_dtoa_r+0x520>)
 8006f78:	f004 020f 	and.w	r2, r4, #15
 8006f7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f84:	f7f9 fb5c 	bl	8000640 <__aeabi_dmul>
 8006f88:	2602      	movs	r6, #2
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f90:	4d64      	ldr	r5, [pc, #400]	@ (8007124 <_dtoa_r+0x524>)
 8006f92:	1124      	asrs	r4, r4, #4
 8006f94:	2c00      	cmp	r4, #0
 8006f96:	f040 80b2 	bne.w	80070fe <_dtoa_r+0x4fe>
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1d3      	bne.n	8006f46 <_dtoa_r+0x346>
 8006f9e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006fa2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f000 80b7 	beq.w	8007118 <_dtoa_r+0x518>
 8006faa:	2200      	movs	r2, #0
 8006fac:	4620      	mov	r0, r4
 8006fae:	4629      	mov	r1, r5
 8006fb0:	4b5d      	ldr	r3, [pc, #372]	@ (8007128 <_dtoa_r+0x528>)
 8006fb2:	f7f9 fdb7 	bl	8000b24 <__aeabi_dcmplt>
 8006fb6:	2800      	cmp	r0, #0
 8006fb8:	f000 80ae 	beq.w	8007118 <_dtoa_r+0x518>
 8006fbc:	9b07      	ldr	r3, [sp, #28]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	f000 80aa 	beq.w	8007118 <_dtoa_r+0x518>
 8006fc4:	9b08      	ldr	r3, [sp, #32]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	dd37      	ble.n	800703a <_dtoa_r+0x43a>
 8006fca:	1e7b      	subs	r3, r7, #1
 8006fcc:	4620      	mov	r0, r4
 8006fce:	9304      	str	r3, [sp, #16]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	4629      	mov	r1, r5
 8006fd4:	4b55      	ldr	r3, [pc, #340]	@ (800712c <_dtoa_r+0x52c>)
 8006fd6:	f7f9 fb33 	bl	8000640 <__aeabi_dmul>
 8006fda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fde:	9c08      	ldr	r4, [sp, #32]
 8006fe0:	3601      	adds	r6, #1
 8006fe2:	4630      	mov	r0, r6
 8006fe4:	f7f9 fac2 	bl	800056c <__aeabi_i2d>
 8006fe8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fec:	f7f9 fb28 	bl	8000640 <__aeabi_dmul>
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	4b4f      	ldr	r3, [pc, #316]	@ (8007130 <_dtoa_r+0x530>)
 8006ff4:	f7f9 f96e 	bl	80002d4 <__adddf3>
 8006ff8:	4605      	mov	r5, r0
 8006ffa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006ffe:	2c00      	cmp	r4, #0
 8007000:	f040 809a 	bne.w	8007138 <_dtoa_r+0x538>
 8007004:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007008:	2200      	movs	r2, #0
 800700a:	4b4a      	ldr	r3, [pc, #296]	@ (8007134 <_dtoa_r+0x534>)
 800700c:	f7f9 f960 	bl	80002d0 <__aeabi_dsub>
 8007010:	4602      	mov	r2, r0
 8007012:	460b      	mov	r3, r1
 8007014:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007018:	462a      	mov	r2, r5
 800701a:	4633      	mov	r3, r6
 800701c:	f7f9 fda0 	bl	8000b60 <__aeabi_dcmpgt>
 8007020:	2800      	cmp	r0, #0
 8007022:	f040 828e 	bne.w	8007542 <_dtoa_r+0x942>
 8007026:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800702a:	462a      	mov	r2, r5
 800702c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007030:	f7f9 fd78 	bl	8000b24 <__aeabi_dcmplt>
 8007034:	2800      	cmp	r0, #0
 8007036:	f040 8127 	bne.w	8007288 <_dtoa_r+0x688>
 800703a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800703e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007042:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007044:	2b00      	cmp	r3, #0
 8007046:	f2c0 8163 	blt.w	8007310 <_dtoa_r+0x710>
 800704a:	2f0e      	cmp	r7, #14
 800704c:	f300 8160 	bgt.w	8007310 <_dtoa_r+0x710>
 8007050:	4b33      	ldr	r3, [pc, #204]	@ (8007120 <_dtoa_r+0x520>)
 8007052:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007056:	e9d3 3400 	ldrd	r3, r4, [r3]
 800705a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800705e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007060:	2b00      	cmp	r3, #0
 8007062:	da03      	bge.n	800706c <_dtoa_r+0x46c>
 8007064:	9b07      	ldr	r3, [sp, #28]
 8007066:	2b00      	cmp	r3, #0
 8007068:	f340 8100 	ble.w	800726c <_dtoa_r+0x66c>
 800706c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007070:	4656      	mov	r6, sl
 8007072:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007076:	4620      	mov	r0, r4
 8007078:	4629      	mov	r1, r5
 800707a:	f7f9 fc0b 	bl	8000894 <__aeabi_ddiv>
 800707e:	f7f9 fd8f 	bl	8000ba0 <__aeabi_d2iz>
 8007082:	4680      	mov	r8, r0
 8007084:	f7f9 fa72 	bl	800056c <__aeabi_i2d>
 8007088:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800708c:	f7f9 fad8 	bl	8000640 <__aeabi_dmul>
 8007090:	4602      	mov	r2, r0
 8007092:	460b      	mov	r3, r1
 8007094:	4620      	mov	r0, r4
 8007096:	4629      	mov	r1, r5
 8007098:	f7f9 f91a 	bl	80002d0 <__aeabi_dsub>
 800709c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80070a0:	9d07      	ldr	r5, [sp, #28]
 80070a2:	f806 4b01 	strb.w	r4, [r6], #1
 80070a6:	eba6 040a 	sub.w	r4, r6, sl
 80070aa:	42a5      	cmp	r5, r4
 80070ac:	4602      	mov	r2, r0
 80070ae:	460b      	mov	r3, r1
 80070b0:	f040 8116 	bne.w	80072e0 <_dtoa_r+0x6e0>
 80070b4:	f7f9 f90e 	bl	80002d4 <__adddf3>
 80070b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070bc:	4604      	mov	r4, r0
 80070be:	460d      	mov	r5, r1
 80070c0:	f7f9 fd4e 	bl	8000b60 <__aeabi_dcmpgt>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	f040 80f8 	bne.w	80072ba <_dtoa_r+0x6ba>
 80070ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070ce:	4620      	mov	r0, r4
 80070d0:	4629      	mov	r1, r5
 80070d2:	f7f9 fd1d 	bl	8000b10 <__aeabi_dcmpeq>
 80070d6:	b118      	cbz	r0, 80070e0 <_dtoa_r+0x4e0>
 80070d8:	f018 0f01 	tst.w	r8, #1
 80070dc:	f040 80ed 	bne.w	80072ba <_dtoa_r+0x6ba>
 80070e0:	4649      	mov	r1, r9
 80070e2:	4658      	mov	r0, fp
 80070e4:	f000 fe4a 	bl	8007d7c <_Bfree>
 80070e8:	2300      	movs	r3, #0
 80070ea:	7033      	strb	r3, [r6, #0]
 80070ec:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80070ee:	3701      	adds	r7, #1
 80070f0:	601f      	str	r7, [r3, #0]
 80070f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f000 8320 	beq.w	800773a <_dtoa_r+0xb3a>
 80070fa:	601e      	str	r6, [r3, #0]
 80070fc:	e31d      	b.n	800773a <_dtoa_r+0xb3a>
 80070fe:	07e2      	lsls	r2, r4, #31
 8007100:	d505      	bpl.n	800710e <_dtoa_r+0x50e>
 8007102:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007106:	f7f9 fa9b 	bl	8000640 <__aeabi_dmul>
 800710a:	2301      	movs	r3, #1
 800710c:	3601      	adds	r6, #1
 800710e:	1064      	asrs	r4, r4, #1
 8007110:	3508      	adds	r5, #8
 8007112:	e73f      	b.n	8006f94 <_dtoa_r+0x394>
 8007114:	2602      	movs	r6, #2
 8007116:	e742      	b.n	8006f9e <_dtoa_r+0x39e>
 8007118:	9c07      	ldr	r4, [sp, #28]
 800711a:	9704      	str	r7, [sp, #16]
 800711c:	e761      	b.n	8006fe2 <_dtoa_r+0x3e2>
 800711e:	bf00      	nop
 8007120:	0800a808 	.word	0x0800a808
 8007124:	0800a7e0 	.word	0x0800a7e0
 8007128:	3ff00000 	.word	0x3ff00000
 800712c:	40240000 	.word	0x40240000
 8007130:	401c0000 	.word	0x401c0000
 8007134:	40140000 	.word	0x40140000
 8007138:	4b70      	ldr	r3, [pc, #448]	@ (80072fc <_dtoa_r+0x6fc>)
 800713a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800713c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007140:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007144:	4454      	add	r4, sl
 8007146:	2900      	cmp	r1, #0
 8007148:	d045      	beq.n	80071d6 <_dtoa_r+0x5d6>
 800714a:	2000      	movs	r0, #0
 800714c:	496c      	ldr	r1, [pc, #432]	@ (8007300 <_dtoa_r+0x700>)
 800714e:	f7f9 fba1 	bl	8000894 <__aeabi_ddiv>
 8007152:	4633      	mov	r3, r6
 8007154:	462a      	mov	r2, r5
 8007156:	f7f9 f8bb 	bl	80002d0 <__aeabi_dsub>
 800715a:	4656      	mov	r6, sl
 800715c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007160:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007164:	f7f9 fd1c 	bl	8000ba0 <__aeabi_d2iz>
 8007168:	4605      	mov	r5, r0
 800716a:	f7f9 f9ff 	bl	800056c <__aeabi_i2d>
 800716e:	4602      	mov	r2, r0
 8007170:	460b      	mov	r3, r1
 8007172:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007176:	f7f9 f8ab 	bl	80002d0 <__aeabi_dsub>
 800717a:	4602      	mov	r2, r0
 800717c:	460b      	mov	r3, r1
 800717e:	3530      	adds	r5, #48	@ 0x30
 8007180:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007184:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007188:	f806 5b01 	strb.w	r5, [r6], #1
 800718c:	f7f9 fcca 	bl	8000b24 <__aeabi_dcmplt>
 8007190:	2800      	cmp	r0, #0
 8007192:	d163      	bne.n	800725c <_dtoa_r+0x65c>
 8007194:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007198:	2000      	movs	r0, #0
 800719a:	495a      	ldr	r1, [pc, #360]	@ (8007304 <_dtoa_r+0x704>)
 800719c:	f7f9 f898 	bl	80002d0 <__aeabi_dsub>
 80071a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80071a4:	f7f9 fcbe 	bl	8000b24 <__aeabi_dcmplt>
 80071a8:	2800      	cmp	r0, #0
 80071aa:	f040 8087 	bne.w	80072bc <_dtoa_r+0x6bc>
 80071ae:	42a6      	cmp	r6, r4
 80071b0:	f43f af43 	beq.w	800703a <_dtoa_r+0x43a>
 80071b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80071b8:	2200      	movs	r2, #0
 80071ba:	4b53      	ldr	r3, [pc, #332]	@ (8007308 <_dtoa_r+0x708>)
 80071bc:	f7f9 fa40 	bl	8000640 <__aeabi_dmul>
 80071c0:	2200      	movs	r2, #0
 80071c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071ca:	4b4f      	ldr	r3, [pc, #316]	@ (8007308 <_dtoa_r+0x708>)
 80071cc:	f7f9 fa38 	bl	8000640 <__aeabi_dmul>
 80071d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071d4:	e7c4      	b.n	8007160 <_dtoa_r+0x560>
 80071d6:	4631      	mov	r1, r6
 80071d8:	4628      	mov	r0, r5
 80071da:	f7f9 fa31 	bl	8000640 <__aeabi_dmul>
 80071de:	4656      	mov	r6, sl
 80071e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071e4:	9413      	str	r4, [sp, #76]	@ 0x4c
 80071e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071ea:	f7f9 fcd9 	bl	8000ba0 <__aeabi_d2iz>
 80071ee:	4605      	mov	r5, r0
 80071f0:	f7f9 f9bc 	bl	800056c <__aeabi_i2d>
 80071f4:	4602      	mov	r2, r0
 80071f6:	460b      	mov	r3, r1
 80071f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071fc:	f7f9 f868 	bl	80002d0 <__aeabi_dsub>
 8007200:	4602      	mov	r2, r0
 8007202:	460b      	mov	r3, r1
 8007204:	3530      	adds	r5, #48	@ 0x30
 8007206:	f806 5b01 	strb.w	r5, [r6], #1
 800720a:	42a6      	cmp	r6, r4
 800720c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007210:	f04f 0200 	mov.w	r2, #0
 8007214:	d124      	bne.n	8007260 <_dtoa_r+0x660>
 8007216:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800721a:	4b39      	ldr	r3, [pc, #228]	@ (8007300 <_dtoa_r+0x700>)
 800721c:	f7f9 f85a 	bl	80002d4 <__adddf3>
 8007220:	4602      	mov	r2, r0
 8007222:	460b      	mov	r3, r1
 8007224:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007228:	f7f9 fc9a 	bl	8000b60 <__aeabi_dcmpgt>
 800722c:	2800      	cmp	r0, #0
 800722e:	d145      	bne.n	80072bc <_dtoa_r+0x6bc>
 8007230:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007234:	2000      	movs	r0, #0
 8007236:	4932      	ldr	r1, [pc, #200]	@ (8007300 <_dtoa_r+0x700>)
 8007238:	f7f9 f84a 	bl	80002d0 <__aeabi_dsub>
 800723c:	4602      	mov	r2, r0
 800723e:	460b      	mov	r3, r1
 8007240:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007244:	f7f9 fc6e 	bl	8000b24 <__aeabi_dcmplt>
 8007248:	2800      	cmp	r0, #0
 800724a:	f43f aef6 	beq.w	800703a <_dtoa_r+0x43a>
 800724e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007250:	1e73      	subs	r3, r6, #1
 8007252:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007254:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007258:	2b30      	cmp	r3, #48	@ 0x30
 800725a:	d0f8      	beq.n	800724e <_dtoa_r+0x64e>
 800725c:	9f04      	ldr	r7, [sp, #16]
 800725e:	e73f      	b.n	80070e0 <_dtoa_r+0x4e0>
 8007260:	4b29      	ldr	r3, [pc, #164]	@ (8007308 <_dtoa_r+0x708>)
 8007262:	f7f9 f9ed 	bl	8000640 <__aeabi_dmul>
 8007266:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800726a:	e7bc      	b.n	80071e6 <_dtoa_r+0x5e6>
 800726c:	d10c      	bne.n	8007288 <_dtoa_r+0x688>
 800726e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007272:	2200      	movs	r2, #0
 8007274:	4b25      	ldr	r3, [pc, #148]	@ (800730c <_dtoa_r+0x70c>)
 8007276:	f7f9 f9e3 	bl	8000640 <__aeabi_dmul>
 800727a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800727e:	f7f9 fc65 	bl	8000b4c <__aeabi_dcmpge>
 8007282:	2800      	cmp	r0, #0
 8007284:	f000 815b 	beq.w	800753e <_dtoa_r+0x93e>
 8007288:	2400      	movs	r4, #0
 800728a:	4625      	mov	r5, r4
 800728c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800728e:	4656      	mov	r6, sl
 8007290:	43db      	mvns	r3, r3
 8007292:	9304      	str	r3, [sp, #16]
 8007294:	2700      	movs	r7, #0
 8007296:	4621      	mov	r1, r4
 8007298:	4658      	mov	r0, fp
 800729a:	f000 fd6f 	bl	8007d7c <_Bfree>
 800729e:	2d00      	cmp	r5, #0
 80072a0:	d0dc      	beq.n	800725c <_dtoa_r+0x65c>
 80072a2:	b12f      	cbz	r7, 80072b0 <_dtoa_r+0x6b0>
 80072a4:	42af      	cmp	r7, r5
 80072a6:	d003      	beq.n	80072b0 <_dtoa_r+0x6b0>
 80072a8:	4639      	mov	r1, r7
 80072aa:	4658      	mov	r0, fp
 80072ac:	f000 fd66 	bl	8007d7c <_Bfree>
 80072b0:	4629      	mov	r1, r5
 80072b2:	4658      	mov	r0, fp
 80072b4:	f000 fd62 	bl	8007d7c <_Bfree>
 80072b8:	e7d0      	b.n	800725c <_dtoa_r+0x65c>
 80072ba:	9704      	str	r7, [sp, #16]
 80072bc:	4633      	mov	r3, r6
 80072be:	461e      	mov	r6, r3
 80072c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072c4:	2a39      	cmp	r2, #57	@ 0x39
 80072c6:	d107      	bne.n	80072d8 <_dtoa_r+0x6d8>
 80072c8:	459a      	cmp	sl, r3
 80072ca:	d1f8      	bne.n	80072be <_dtoa_r+0x6be>
 80072cc:	9a04      	ldr	r2, [sp, #16]
 80072ce:	3201      	adds	r2, #1
 80072d0:	9204      	str	r2, [sp, #16]
 80072d2:	2230      	movs	r2, #48	@ 0x30
 80072d4:	f88a 2000 	strb.w	r2, [sl]
 80072d8:	781a      	ldrb	r2, [r3, #0]
 80072da:	3201      	adds	r2, #1
 80072dc:	701a      	strb	r2, [r3, #0]
 80072de:	e7bd      	b.n	800725c <_dtoa_r+0x65c>
 80072e0:	2200      	movs	r2, #0
 80072e2:	4b09      	ldr	r3, [pc, #36]	@ (8007308 <_dtoa_r+0x708>)
 80072e4:	f7f9 f9ac 	bl	8000640 <__aeabi_dmul>
 80072e8:	2200      	movs	r2, #0
 80072ea:	2300      	movs	r3, #0
 80072ec:	4604      	mov	r4, r0
 80072ee:	460d      	mov	r5, r1
 80072f0:	f7f9 fc0e 	bl	8000b10 <__aeabi_dcmpeq>
 80072f4:	2800      	cmp	r0, #0
 80072f6:	f43f aebc 	beq.w	8007072 <_dtoa_r+0x472>
 80072fa:	e6f1      	b.n	80070e0 <_dtoa_r+0x4e0>
 80072fc:	0800a808 	.word	0x0800a808
 8007300:	3fe00000 	.word	0x3fe00000
 8007304:	3ff00000 	.word	0x3ff00000
 8007308:	40240000 	.word	0x40240000
 800730c:	40140000 	.word	0x40140000
 8007310:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007312:	2a00      	cmp	r2, #0
 8007314:	f000 80db 	beq.w	80074ce <_dtoa_r+0x8ce>
 8007318:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800731a:	2a01      	cmp	r2, #1
 800731c:	f300 80bf 	bgt.w	800749e <_dtoa_r+0x89e>
 8007320:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007322:	2a00      	cmp	r2, #0
 8007324:	f000 80b7 	beq.w	8007496 <_dtoa_r+0x896>
 8007328:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800732c:	4646      	mov	r6, r8
 800732e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007330:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007332:	2101      	movs	r1, #1
 8007334:	441a      	add	r2, r3
 8007336:	4658      	mov	r0, fp
 8007338:	4498      	add	r8, r3
 800733a:	9209      	str	r2, [sp, #36]	@ 0x24
 800733c:	f000 fdd2 	bl	8007ee4 <__i2b>
 8007340:	4605      	mov	r5, r0
 8007342:	b15e      	cbz	r6, 800735c <_dtoa_r+0x75c>
 8007344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007346:	2b00      	cmp	r3, #0
 8007348:	dd08      	ble.n	800735c <_dtoa_r+0x75c>
 800734a:	42b3      	cmp	r3, r6
 800734c:	bfa8      	it	ge
 800734e:	4633      	movge	r3, r6
 8007350:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007352:	eba8 0803 	sub.w	r8, r8, r3
 8007356:	1af6      	subs	r6, r6, r3
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	9309      	str	r3, [sp, #36]	@ 0x24
 800735c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800735e:	b1f3      	cbz	r3, 800739e <_dtoa_r+0x79e>
 8007360:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007362:	2b00      	cmp	r3, #0
 8007364:	f000 80b7 	beq.w	80074d6 <_dtoa_r+0x8d6>
 8007368:	b18c      	cbz	r4, 800738e <_dtoa_r+0x78e>
 800736a:	4629      	mov	r1, r5
 800736c:	4622      	mov	r2, r4
 800736e:	4658      	mov	r0, fp
 8007370:	f000 fe76 	bl	8008060 <__pow5mult>
 8007374:	464a      	mov	r2, r9
 8007376:	4601      	mov	r1, r0
 8007378:	4605      	mov	r5, r0
 800737a:	4658      	mov	r0, fp
 800737c:	f000 fdc8 	bl	8007f10 <__multiply>
 8007380:	4649      	mov	r1, r9
 8007382:	9004      	str	r0, [sp, #16]
 8007384:	4658      	mov	r0, fp
 8007386:	f000 fcf9 	bl	8007d7c <_Bfree>
 800738a:	9b04      	ldr	r3, [sp, #16]
 800738c:	4699      	mov	r9, r3
 800738e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007390:	1b1a      	subs	r2, r3, r4
 8007392:	d004      	beq.n	800739e <_dtoa_r+0x79e>
 8007394:	4649      	mov	r1, r9
 8007396:	4658      	mov	r0, fp
 8007398:	f000 fe62 	bl	8008060 <__pow5mult>
 800739c:	4681      	mov	r9, r0
 800739e:	2101      	movs	r1, #1
 80073a0:	4658      	mov	r0, fp
 80073a2:	f000 fd9f 	bl	8007ee4 <__i2b>
 80073a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073a8:	4604      	mov	r4, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f000 81c9 	beq.w	8007742 <_dtoa_r+0xb42>
 80073b0:	461a      	mov	r2, r3
 80073b2:	4601      	mov	r1, r0
 80073b4:	4658      	mov	r0, fp
 80073b6:	f000 fe53 	bl	8008060 <__pow5mult>
 80073ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80073bc:	4604      	mov	r4, r0
 80073be:	2b01      	cmp	r3, #1
 80073c0:	f300 808f 	bgt.w	80074e2 <_dtoa_r+0x8e2>
 80073c4:	9b02      	ldr	r3, [sp, #8]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	f040 8087 	bne.w	80074da <_dtoa_r+0x8da>
 80073cc:	9b03      	ldr	r3, [sp, #12]
 80073ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	f040 8083 	bne.w	80074de <_dtoa_r+0x8de>
 80073d8:	9b03      	ldr	r3, [sp, #12]
 80073da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80073de:	0d1b      	lsrs	r3, r3, #20
 80073e0:	051b      	lsls	r3, r3, #20
 80073e2:	b12b      	cbz	r3, 80073f0 <_dtoa_r+0x7f0>
 80073e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073e6:	f108 0801 	add.w	r8, r8, #1
 80073ea:	3301      	adds	r3, #1
 80073ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80073ee:	2301      	movs	r3, #1
 80073f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80073f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	f000 81aa 	beq.w	800774e <_dtoa_r+0xb4e>
 80073fa:	6923      	ldr	r3, [r4, #16]
 80073fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007400:	6918      	ldr	r0, [r3, #16]
 8007402:	f000 fd23 	bl	8007e4c <__hi0bits>
 8007406:	f1c0 0020 	rsb	r0, r0, #32
 800740a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800740c:	4418      	add	r0, r3
 800740e:	f010 001f 	ands.w	r0, r0, #31
 8007412:	d071      	beq.n	80074f8 <_dtoa_r+0x8f8>
 8007414:	f1c0 0320 	rsb	r3, r0, #32
 8007418:	2b04      	cmp	r3, #4
 800741a:	dd65      	ble.n	80074e8 <_dtoa_r+0x8e8>
 800741c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800741e:	f1c0 001c 	rsb	r0, r0, #28
 8007422:	4403      	add	r3, r0
 8007424:	4480      	add	r8, r0
 8007426:	4406      	add	r6, r0
 8007428:	9309      	str	r3, [sp, #36]	@ 0x24
 800742a:	f1b8 0f00 	cmp.w	r8, #0
 800742e:	dd05      	ble.n	800743c <_dtoa_r+0x83c>
 8007430:	4649      	mov	r1, r9
 8007432:	4642      	mov	r2, r8
 8007434:	4658      	mov	r0, fp
 8007436:	f000 fe6d 	bl	8008114 <__lshift>
 800743a:	4681      	mov	r9, r0
 800743c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800743e:	2b00      	cmp	r3, #0
 8007440:	dd05      	ble.n	800744e <_dtoa_r+0x84e>
 8007442:	4621      	mov	r1, r4
 8007444:	461a      	mov	r2, r3
 8007446:	4658      	mov	r0, fp
 8007448:	f000 fe64 	bl	8008114 <__lshift>
 800744c:	4604      	mov	r4, r0
 800744e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007450:	2b00      	cmp	r3, #0
 8007452:	d053      	beq.n	80074fc <_dtoa_r+0x8fc>
 8007454:	4621      	mov	r1, r4
 8007456:	4648      	mov	r0, r9
 8007458:	f000 fec8 	bl	80081ec <__mcmp>
 800745c:	2800      	cmp	r0, #0
 800745e:	da4d      	bge.n	80074fc <_dtoa_r+0x8fc>
 8007460:	1e7b      	subs	r3, r7, #1
 8007462:	4649      	mov	r1, r9
 8007464:	9304      	str	r3, [sp, #16]
 8007466:	220a      	movs	r2, #10
 8007468:	2300      	movs	r3, #0
 800746a:	4658      	mov	r0, fp
 800746c:	f000 fca8 	bl	8007dc0 <__multadd>
 8007470:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007472:	4681      	mov	r9, r0
 8007474:	2b00      	cmp	r3, #0
 8007476:	f000 816c 	beq.w	8007752 <_dtoa_r+0xb52>
 800747a:	2300      	movs	r3, #0
 800747c:	4629      	mov	r1, r5
 800747e:	220a      	movs	r2, #10
 8007480:	4658      	mov	r0, fp
 8007482:	f000 fc9d 	bl	8007dc0 <__multadd>
 8007486:	9b08      	ldr	r3, [sp, #32]
 8007488:	4605      	mov	r5, r0
 800748a:	2b00      	cmp	r3, #0
 800748c:	dc61      	bgt.n	8007552 <_dtoa_r+0x952>
 800748e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007490:	2b02      	cmp	r3, #2
 8007492:	dc3b      	bgt.n	800750c <_dtoa_r+0x90c>
 8007494:	e05d      	b.n	8007552 <_dtoa_r+0x952>
 8007496:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007498:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800749c:	e746      	b.n	800732c <_dtoa_r+0x72c>
 800749e:	9b07      	ldr	r3, [sp, #28]
 80074a0:	1e5c      	subs	r4, r3, #1
 80074a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074a4:	42a3      	cmp	r3, r4
 80074a6:	bfbf      	itttt	lt
 80074a8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80074aa:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80074ac:	1ae3      	sublt	r3, r4, r3
 80074ae:	18d2      	addlt	r2, r2, r3
 80074b0:	bfa8      	it	ge
 80074b2:	1b1c      	subge	r4, r3, r4
 80074b4:	9b07      	ldr	r3, [sp, #28]
 80074b6:	bfbe      	ittt	lt
 80074b8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80074ba:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80074bc:	2400      	movlt	r4, #0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	bfb5      	itete	lt
 80074c2:	eba8 0603 	sublt.w	r6, r8, r3
 80074c6:	4646      	movge	r6, r8
 80074c8:	2300      	movlt	r3, #0
 80074ca:	9b07      	ldrge	r3, [sp, #28]
 80074cc:	e730      	b.n	8007330 <_dtoa_r+0x730>
 80074ce:	4646      	mov	r6, r8
 80074d0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80074d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80074d4:	e735      	b.n	8007342 <_dtoa_r+0x742>
 80074d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074d8:	e75c      	b.n	8007394 <_dtoa_r+0x794>
 80074da:	2300      	movs	r3, #0
 80074dc:	e788      	b.n	80073f0 <_dtoa_r+0x7f0>
 80074de:	9b02      	ldr	r3, [sp, #8]
 80074e0:	e786      	b.n	80073f0 <_dtoa_r+0x7f0>
 80074e2:	2300      	movs	r3, #0
 80074e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80074e6:	e788      	b.n	80073fa <_dtoa_r+0x7fa>
 80074e8:	d09f      	beq.n	800742a <_dtoa_r+0x82a>
 80074ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074ec:	331c      	adds	r3, #28
 80074ee:	441a      	add	r2, r3
 80074f0:	4498      	add	r8, r3
 80074f2:	441e      	add	r6, r3
 80074f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80074f6:	e798      	b.n	800742a <_dtoa_r+0x82a>
 80074f8:	4603      	mov	r3, r0
 80074fa:	e7f6      	b.n	80074ea <_dtoa_r+0x8ea>
 80074fc:	9b07      	ldr	r3, [sp, #28]
 80074fe:	9704      	str	r7, [sp, #16]
 8007500:	2b00      	cmp	r3, #0
 8007502:	dc20      	bgt.n	8007546 <_dtoa_r+0x946>
 8007504:	9308      	str	r3, [sp, #32]
 8007506:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007508:	2b02      	cmp	r3, #2
 800750a:	dd1e      	ble.n	800754a <_dtoa_r+0x94a>
 800750c:	9b08      	ldr	r3, [sp, #32]
 800750e:	2b00      	cmp	r3, #0
 8007510:	f47f aebc 	bne.w	800728c <_dtoa_r+0x68c>
 8007514:	4621      	mov	r1, r4
 8007516:	2205      	movs	r2, #5
 8007518:	4658      	mov	r0, fp
 800751a:	f000 fc51 	bl	8007dc0 <__multadd>
 800751e:	4601      	mov	r1, r0
 8007520:	4604      	mov	r4, r0
 8007522:	4648      	mov	r0, r9
 8007524:	f000 fe62 	bl	80081ec <__mcmp>
 8007528:	2800      	cmp	r0, #0
 800752a:	f77f aeaf 	ble.w	800728c <_dtoa_r+0x68c>
 800752e:	2331      	movs	r3, #49	@ 0x31
 8007530:	4656      	mov	r6, sl
 8007532:	f806 3b01 	strb.w	r3, [r6], #1
 8007536:	9b04      	ldr	r3, [sp, #16]
 8007538:	3301      	adds	r3, #1
 800753a:	9304      	str	r3, [sp, #16]
 800753c:	e6aa      	b.n	8007294 <_dtoa_r+0x694>
 800753e:	9c07      	ldr	r4, [sp, #28]
 8007540:	9704      	str	r7, [sp, #16]
 8007542:	4625      	mov	r5, r4
 8007544:	e7f3      	b.n	800752e <_dtoa_r+0x92e>
 8007546:	9b07      	ldr	r3, [sp, #28]
 8007548:	9308      	str	r3, [sp, #32]
 800754a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 8104 	beq.w	800775a <_dtoa_r+0xb5a>
 8007552:	2e00      	cmp	r6, #0
 8007554:	dd05      	ble.n	8007562 <_dtoa_r+0x962>
 8007556:	4629      	mov	r1, r5
 8007558:	4632      	mov	r2, r6
 800755a:	4658      	mov	r0, fp
 800755c:	f000 fdda 	bl	8008114 <__lshift>
 8007560:	4605      	mov	r5, r0
 8007562:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007564:	2b00      	cmp	r3, #0
 8007566:	d05a      	beq.n	800761e <_dtoa_r+0xa1e>
 8007568:	4658      	mov	r0, fp
 800756a:	6869      	ldr	r1, [r5, #4]
 800756c:	f000 fbc6 	bl	8007cfc <_Balloc>
 8007570:	4606      	mov	r6, r0
 8007572:	b928      	cbnz	r0, 8007580 <_dtoa_r+0x980>
 8007574:	4602      	mov	r2, r0
 8007576:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800757a:	4b83      	ldr	r3, [pc, #524]	@ (8007788 <_dtoa_r+0xb88>)
 800757c:	f7ff bb54 	b.w	8006c28 <_dtoa_r+0x28>
 8007580:	692a      	ldr	r2, [r5, #16]
 8007582:	f105 010c 	add.w	r1, r5, #12
 8007586:	3202      	adds	r2, #2
 8007588:	0092      	lsls	r2, r2, #2
 800758a:	300c      	adds	r0, #12
 800758c:	f001 f930 	bl	80087f0 <memcpy>
 8007590:	2201      	movs	r2, #1
 8007592:	4631      	mov	r1, r6
 8007594:	4658      	mov	r0, fp
 8007596:	f000 fdbd 	bl	8008114 <__lshift>
 800759a:	462f      	mov	r7, r5
 800759c:	4605      	mov	r5, r0
 800759e:	f10a 0301 	add.w	r3, sl, #1
 80075a2:	9307      	str	r3, [sp, #28]
 80075a4:	9b08      	ldr	r3, [sp, #32]
 80075a6:	4453      	add	r3, sl
 80075a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075aa:	9b02      	ldr	r3, [sp, #8]
 80075ac:	f003 0301 	and.w	r3, r3, #1
 80075b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80075b2:	9b07      	ldr	r3, [sp, #28]
 80075b4:	4621      	mov	r1, r4
 80075b6:	3b01      	subs	r3, #1
 80075b8:	4648      	mov	r0, r9
 80075ba:	9302      	str	r3, [sp, #8]
 80075bc:	f7ff fa97 	bl	8006aee <quorem>
 80075c0:	4639      	mov	r1, r7
 80075c2:	9008      	str	r0, [sp, #32]
 80075c4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80075c8:	4648      	mov	r0, r9
 80075ca:	f000 fe0f 	bl	80081ec <__mcmp>
 80075ce:	462a      	mov	r2, r5
 80075d0:	9009      	str	r0, [sp, #36]	@ 0x24
 80075d2:	4621      	mov	r1, r4
 80075d4:	4658      	mov	r0, fp
 80075d6:	f000 fe25 	bl	8008224 <__mdiff>
 80075da:	68c2      	ldr	r2, [r0, #12]
 80075dc:	4606      	mov	r6, r0
 80075de:	bb02      	cbnz	r2, 8007622 <_dtoa_r+0xa22>
 80075e0:	4601      	mov	r1, r0
 80075e2:	4648      	mov	r0, r9
 80075e4:	f000 fe02 	bl	80081ec <__mcmp>
 80075e8:	4602      	mov	r2, r0
 80075ea:	4631      	mov	r1, r6
 80075ec:	4658      	mov	r0, fp
 80075ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80075f0:	f000 fbc4 	bl	8007d7c <_Bfree>
 80075f4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80075f6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80075f8:	9e07      	ldr	r6, [sp, #28]
 80075fa:	ea43 0102 	orr.w	r1, r3, r2
 80075fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007600:	4319      	orrs	r1, r3
 8007602:	d110      	bne.n	8007626 <_dtoa_r+0xa26>
 8007604:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007608:	d029      	beq.n	800765e <_dtoa_r+0xa5e>
 800760a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800760c:	2b00      	cmp	r3, #0
 800760e:	dd02      	ble.n	8007616 <_dtoa_r+0xa16>
 8007610:	9b08      	ldr	r3, [sp, #32]
 8007612:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007616:	9b02      	ldr	r3, [sp, #8]
 8007618:	f883 8000 	strb.w	r8, [r3]
 800761c:	e63b      	b.n	8007296 <_dtoa_r+0x696>
 800761e:	4628      	mov	r0, r5
 8007620:	e7bb      	b.n	800759a <_dtoa_r+0x99a>
 8007622:	2201      	movs	r2, #1
 8007624:	e7e1      	b.n	80075ea <_dtoa_r+0x9ea>
 8007626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007628:	2b00      	cmp	r3, #0
 800762a:	db04      	blt.n	8007636 <_dtoa_r+0xa36>
 800762c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800762e:	430b      	orrs	r3, r1
 8007630:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007632:	430b      	orrs	r3, r1
 8007634:	d120      	bne.n	8007678 <_dtoa_r+0xa78>
 8007636:	2a00      	cmp	r2, #0
 8007638:	dded      	ble.n	8007616 <_dtoa_r+0xa16>
 800763a:	4649      	mov	r1, r9
 800763c:	2201      	movs	r2, #1
 800763e:	4658      	mov	r0, fp
 8007640:	f000 fd68 	bl	8008114 <__lshift>
 8007644:	4621      	mov	r1, r4
 8007646:	4681      	mov	r9, r0
 8007648:	f000 fdd0 	bl	80081ec <__mcmp>
 800764c:	2800      	cmp	r0, #0
 800764e:	dc03      	bgt.n	8007658 <_dtoa_r+0xa58>
 8007650:	d1e1      	bne.n	8007616 <_dtoa_r+0xa16>
 8007652:	f018 0f01 	tst.w	r8, #1
 8007656:	d0de      	beq.n	8007616 <_dtoa_r+0xa16>
 8007658:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800765c:	d1d8      	bne.n	8007610 <_dtoa_r+0xa10>
 800765e:	2339      	movs	r3, #57	@ 0x39
 8007660:	9a02      	ldr	r2, [sp, #8]
 8007662:	7013      	strb	r3, [r2, #0]
 8007664:	4633      	mov	r3, r6
 8007666:	461e      	mov	r6, r3
 8007668:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800766c:	3b01      	subs	r3, #1
 800766e:	2a39      	cmp	r2, #57	@ 0x39
 8007670:	d052      	beq.n	8007718 <_dtoa_r+0xb18>
 8007672:	3201      	adds	r2, #1
 8007674:	701a      	strb	r2, [r3, #0]
 8007676:	e60e      	b.n	8007296 <_dtoa_r+0x696>
 8007678:	2a00      	cmp	r2, #0
 800767a:	dd07      	ble.n	800768c <_dtoa_r+0xa8c>
 800767c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007680:	d0ed      	beq.n	800765e <_dtoa_r+0xa5e>
 8007682:	9a02      	ldr	r2, [sp, #8]
 8007684:	f108 0301 	add.w	r3, r8, #1
 8007688:	7013      	strb	r3, [r2, #0]
 800768a:	e604      	b.n	8007296 <_dtoa_r+0x696>
 800768c:	9b07      	ldr	r3, [sp, #28]
 800768e:	9a07      	ldr	r2, [sp, #28]
 8007690:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007694:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007696:	4293      	cmp	r3, r2
 8007698:	d028      	beq.n	80076ec <_dtoa_r+0xaec>
 800769a:	4649      	mov	r1, r9
 800769c:	2300      	movs	r3, #0
 800769e:	220a      	movs	r2, #10
 80076a0:	4658      	mov	r0, fp
 80076a2:	f000 fb8d 	bl	8007dc0 <__multadd>
 80076a6:	42af      	cmp	r7, r5
 80076a8:	4681      	mov	r9, r0
 80076aa:	f04f 0300 	mov.w	r3, #0
 80076ae:	f04f 020a 	mov.w	r2, #10
 80076b2:	4639      	mov	r1, r7
 80076b4:	4658      	mov	r0, fp
 80076b6:	d107      	bne.n	80076c8 <_dtoa_r+0xac8>
 80076b8:	f000 fb82 	bl	8007dc0 <__multadd>
 80076bc:	4607      	mov	r7, r0
 80076be:	4605      	mov	r5, r0
 80076c0:	9b07      	ldr	r3, [sp, #28]
 80076c2:	3301      	adds	r3, #1
 80076c4:	9307      	str	r3, [sp, #28]
 80076c6:	e774      	b.n	80075b2 <_dtoa_r+0x9b2>
 80076c8:	f000 fb7a 	bl	8007dc0 <__multadd>
 80076cc:	4629      	mov	r1, r5
 80076ce:	4607      	mov	r7, r0
 80076d0:	2300      	movs	r3, #0
 80076d2:	220a      	movs	r2, #10
 80076d4:	4658      	mov	r0, fp
 80076d6:	f000 fb73 	bl	8007dc0 <__multadd>
 80076da:	4605      	mov	r5, r0
 80076dc:	e7f0      	b.n	80076c0 <_dtoa_r+0xac0>
 80076de:	9b08      	ldr	r3, [sp, #32]
 80076e0:	2700      	movs	r7, #0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	bfcc      	ite	gt
 80076e6:	461e      	movgt	r6, r3
 80076e8:	2601      	movle	r6, #1
 80076ea:	4456      	add	r6, sl
 80076ec:	4649      	mov	r1, r9
 80076ee:	2201      	movs	r2, #1
 80076f0:	4658      	mov	r0, fp
 80076f2:	f000 fd0f 	bl	8008114 <__lshift>
 80076f6:	4621      	mov	r1, r4
 80076f8:	4681      	mov	r9, r0
 80076fa:	f000 fd77 	bl	80081ec <__mcmp>
 80076fe:	2800      	cmp	r0, #0
 8007700:	dcb0      	bgt.n	8007664 <_dtoa_r+0xa64>
 8007702:	d102      	bne.n	800770a <_dtoa_r+0xb0a>
 8007704:	f018 0f01 	tst.w	r8, #1
 8007708:	d1ac      	bne.n	8007664 <_dtoa_r+0xa64>
 800770a:	4633      	mov	r3, r6
 800770c:	461e      	mov	r6, r3
 800770e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007712:	2a30      	cmp	r2, #48	@ 0x30
 8007714:	d0fa      	beq.n	800770c <_dtoa_r+0xb0c>
 8007716:	e5be      	b.n	8007296 <_dtoa_r+0x696>
 8007718:	459a      	cmp	sl, r3
 800771a:	d1a4      	bne.n	8007666 <_dtoa_r+0xa66>
 800771c:	9b04      	ldr	r3, [sp, #16]
 800771e:	3301      	adds	r3, #1
 8007720:	9304      	str	r3, [sp, #16]
 8007722:	2331      	movs	r3, #49	@ 0x31
 8007724:	f88a 3000 	strb.w	r3, [sl]
 8007728:	e5b5      	b.n	8007296 <_dtoa_r+0x696>
 800772a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800772c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800778c <_dtoa_r+0xb8c>
 8007730:	b11b      	cbz	r3, 800773a <_dtoa_r+0xb3a>
 8007732:	f10a 0308 	add.w	r3, sl, #8
 8007736:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007738:	6013      	str	r3, [r2, #0]
 800773a:	4650      	mov	r0, sl
 800773c:	b017      	add	sp, #92	@ 0x5c
 800773e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007742:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007744:	2b01      	cmp	r3, #1
 8007746:	f77f ae3d 	ble.w	80073c4 <_dtoa_r+0x7c4>
 800774a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800774c:	930a      	str	r3, [sp, #40]	@ 0x28
 800774e:	2001      	movs	r0, #1
 8007750:	e65b      	b.n	800740a <_dtoa_r+0x80a>
 8007752:	9b08      	ldr	r3, [sp, #32]
 8007754:	2b00      	cmp	r3, #0
 8007756:	f77f aed6 	ble.w	8007506 <_dtoa_r+0x906>
 800775a:	4656      	mov	r6, sl
 800775c:	4621      	mov	r1, r4
 800775e:	4648      	mov	r0, r9
 8007760:	f7ff f9c5 	bl	8006aee <quorem>
 8007764:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007768:	9b08      	ldr	r3, [sp, #32]
 800776a:	f806 8b01 	strb.w	r8, [r6], #1
 800776e:	eba6 020a 	sub.w	r2, r6, sl
 8007772:	4293      	cmp	r3, r2
 8007774:	ddb3      	ble.n	80076de <_dtoa_r+0xade>
 8007776:	4649      	mov	r1, r9
 8007778:	2300      	movs	r3, #0
 800777a:	220a      	movs	r2, #10
 800777c:	4658      	mov	r0, fp
 800777e:	f000 fb1f 	bl	8007dc0 <__multadd>
 8007782:	4681      	mov	r9, r0
 8007784:	e7ea      	b.n	800775c <_dtoa_r+0xb5c>
 8007786:	bf00      	nop
 8007788:	0800a753 	.word	0x0800a753
 800778c:	0800a6d7 	.word	0x0800a6d7

08007790 <__ssputs_r>:
 8007790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007794:	461f      	mov	r7, r3
 8007796:	688e      	ldr	r6, [r1, #8]
 8007798:	4682      	mov	sl, r0
 800779a:	42be      	cmp	r6, r7
 800779c:	460c      	mov	r4, r1
 800779e:	4690      	mov	r8, r2
 80077a0:	680b      	ldr	r3, [r1, #0]
 80077a2:	d82d      	bhi.n	8007800 <__ssputs_r+0x70>
 80077a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80077a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80077ac:	d026      	beq.n	80077fc <__ssputs_r+0x6c>
 80077ae:	6965      	ldr	r5, [r4, #20]
 80077b0:	6909      	ldr	r1, [r1, #16]
 80077b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077b6:	eba3 0901 	sub.w	r9, r3, r1
 80077ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077be:	1c7b      	adds	r3, r7, #1
 80077c0:	444b      	add	r3, r9
 80077c2:	106d      	asrs	r5, r5, #1
 80077c4:	429d      	cmp	r5, r3
 80077c6:	bf38      	it	cc
 80077c8:	461d      	movcc	r5, r3
 80077ca:	0553      	lsls	r3, r2, #21
 80077cc:	d527      	bpl.n	800781e <__ssputs_r+0x8e>
 80077ce:	4629      	mov	r1, r5
 80077d0:	f000 f960 	bl	8007a94 <_malloc_r>
 80077d4:	4606      	mov	r6, r0
 80077d6:	b360      	cbz	r0, 8007832 <__ssputs_r+0xa2>
 80077d8:	464a      	mov	r2, r9
 80077da:	6921      	ldr	r1, [r4, #16]
 80077dc:	f001 f808 	bl	80087f0 <memcpy>
 80077e0:	89a3      	ldrh	r3, [r4, #12]
 80077e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80077e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077ea:	81a3      	strh	r3, [r4, #12]
 80077ec:	6126      	str	r6, [r4, #16]
 80077ee:	444e      	add	r6, r9
 80077f0:	6026      	str	r6, [r4, #0]
 80077f2:	463e      	mov	r6, r7
 80077f4:	6165      	str	r5, [r4, #20]
 80077f6:	eba5 0509 	sub.w	r5, r5, r9
 80077fa:	60a5      	str	r5, [r4, #8]
 80077fc:	42be      	cmp	r6, r7
 80077fe:	d900      	bls.n	8007802 <__ssputs_r+0x72>
 8007800:	463e      	mov	r6, r7
 8007802:	4632      	mov	r2, r6
 8007804:	4641      	mov	r1, r8
 8007806:	6820      	ldr	r0, [r4, #0]
 8007808:	f000 ff5f 	bl	80086ca <memmove>
 800780c:	2000      	movs	r0, #0
 800780e:	68a3      	ldr	r3, [r4, #8]
 8007810:	1b9b      	subs	r3, r3, r6
 8007812:	60a3      	str	r3, [r4, #8]
 8007814:	6823      	ldr	r3, [r4, #0]
 8007816:	4433      	add	r3, r6
 8007818:	6023      	str	r3, [r4, #0]
 800781a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800781e:	462a      	mov	r2, r5
 8007820:	f000 fe2f 	bl	8008482 <_realloc_r>
 8007824:	4606      	mov	r6, r0
 8007826:	2800      	cmp	r0, #0
 8007828:	d1e0      	bne.n	80077ec <__ssputs_r+0x5c>
 800782a:	4650      	mov	r0, sl
 800782c:	6921      	ldr	r1, [r4, #16]
 800782e:	f001 f81f 	bl	8008870 <_free_r>
 8007832:	230c      	movs	r3, #12
 8007834:	f8ca 3000 	str.w	r3, [sl]
 8007838:	89a3      	ldrh	r3, [r4, #12]
 800783a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800783e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007842:	81a3      	strh	r3, [r4, #12]
 8007844:	e7e9      	b.n	800781a <__ssputs_r+0x8a>
	...

08007848 <_svfiprintf_r>:
 8007848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800784c:	4698      	mov	r8, r3
 800784e:	898b      	ldrh	r3, [r1, #12]
 8007850:	4607      	mov	r7, r0
 8007852:	061b      	lsls	r3, r3, #24
 8007854:	460d      	mov	r5, r1
 8007856:	4614      	mov	r4, r2
 8007858:	b09d      	sub	sp, #116	@ 0x74
 800785a:	d510      	bpl.n	800787e <_svfiprintf_r+0x36>
 800785c:	690b      	ldr	r3, [r1, #16]
 800785e:	b973      	cbnz	r3, 800787e <_svfiprintf_r+0x36>
 8007860:	2140      	movs	r1, #64	@ 0x40
 8007862:	f000 f917 	bl	8007a94 <_malloc_r>
 8007866:	6028      	str	r0, [r5, #0]
 8007868:	6128      	str	r0, [r5, #16]
 800786a:	b930      	cbnz	r0, 800787a <_svfiprintf_r+0x32>
 800786c:	230c      	movs	r3, #12
 800786e:	603b      	str	r3, [r7, #0]
 8007870:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007874:	b01d      	add	sp, #116	@ 0x74
 8007876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800787a:	2340      	movs	r3, #64	@ 0x40
 800787c:	616b      	str	r3, [r5, #20]
 800787e:	2300      	movs	r3, #0
 8007880:	9309      	str	r3, [sp, #36]	@ 0x24
 8007882:	2320      	movs	r3, #32
 8007884:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007888:	2330      	movs	r3, #48	@ 0x30
 800788a:	f04f 0901 	mov.w	r9, #1
 800788e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007892:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007a2c <_svfiprintf_r+0x1e4>
 8007896:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800789a:	4623      	mov	r3, r4
 800789c:	469a      	mov	sl, r3
 800789e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078a2:	b10a      	cbz	r2, 80078a8 <_svfiprintf_r+0x60>
 80078a4:	2a25      	cmp	r2, #37	@ 0x25
 80078a6:	d1f9      	bne.n	800789c <_svfiprintf_r+0x54>
 80078a8:	ebba 0b04 	subs.w	fp, sl, r4
 80078ac:	d00b      	beq.n	80078c6 <_svfiprintf_r+0x7e>
 80078ae:	465b      	mov	r3, fp
 80078b0:	4622      	mov	r2, r4
 80078b2:	4629      	mov	r1, r5
 80078b4:	4638      	mov	r0, r7
 80078b6:	f7ff ff6b 	bl	8007790 <__ssputs_r>
 80078ba:	3001      	adds	r0, #1
 80078bc:	f000 80a7 	beq.w	8007a0e <_svfiprintf_r+0x1c6>
 80078c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078c2:	445a      	add	r2, fp
 80078c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80078c6:	f89a 3000 	ldrb.w	r3, [sl]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	f000 809f 	beq.w	8007a0e <_svfiprintf_r+0x1c6>
 80078d0:	2300      	movs	r3, #0
 80078d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80078d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078da:	f10a 0a01 	add.w	sl, sl, #1
 80078de:	9304      	str	r3, [sp, #16]
 80078e0:	9307      	str	r3, [sp, #28]
 80078e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80078e8:	4654      	mov	r4, sl
 80078ea:	2205      	movs	r2, #5
 80078ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078f0:	484e      	ldr	r0, [pc, #312]	@ (8007a2c <_svfiprintf_r+0x1e4>)
 80078f2:	f7ff f8ee 	bl	8006ad2 <memchr>
 80078f6:	9a04      	ldr	r2, [sp, #16]
 80078f8:	b9d8      	cbnz	r0, 8007932 <_svfiprintf_r+0xea>
 80078fa:	06d0      	lsls	r0, r2, #27
 80078fc:	bf44      	itt	mi
 80078fe:	2320      	movmi	r3, #32
 8007900:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007904:	0711      	lsls	r1, r2, #28
 8007906:	bf44      	itt	mi
 8007908:	232b      	movmi	r3, #43	@ 0x2b
 800790a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800790e:	f89a 3000 	ldrb.w	r3, [sl]
 8007912:	2b2a      	cmp	r3, #42	@ 0x2a
 8007914:	d015      	beq.n	8007942 <_svfiprintf_r+0xfa>
 8007916:	4654      	mov	r4, sl
 8007918:	2000      	movs	r0, #0
 800791a:	f04f 0c0a 	mov.w	ip, #10
 800791e:	9a07      	ldr	r2, [sp, #28]
 8007920:	4621      	mov	r1, r4
 8007922:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007926:	3b30      	subs	r3, #48	@ 0x30
 8007928:	2b09      	cmp	r3, #9
 800792a:	d94b      	bls.n	80079c4 <_svfiprintf_r+0x17c>
 800792c:	b1b0      	cbz	r0, 800795c <_svfiprintf_r+0x114>
 800792e:	9207      	str	r2, [sp, #28]
 8007930:	e014      	b.n	800795c <_svfiprintf_r+0x114>
 8007932:	eba0 0308 	sub.w	r3, r0, r8
 8007936:	fa09 f303 	lsl.w	r3, r9, r3
 800793a:	4313      	orrs	r3, r2
 800793c:	46a2      	mov	sl, r4
 800793e:	9304      	str	r3, [sp, #16]
 8007940:	e7d2      	b.n	80078e8 <_svfiprintf_r+0xa0>
 8007942:	9b03      	ldr	r3, [sp, #12]
 8007944:	1d19      	adds	r1, r3, #4
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	9103      	str	r1, [sp, #12]
 800794a:	2b00      	cmp	r3, #0
 800794c:	bfbb      	ittet	lt
 800794e:	425b      	neglt	r3, r3
 8007950:	f042 0202 	orrlt.w	r2, r2, #2
 8007954:	9307      	strge	r3, [sp, #28]
 8007956:	9307      	strlt	r3, [sp, #28]
 8007958:	bfb8      	it	lt
 800795a:	9204      	strlt	r2, [sp, #16]
 800795c:	7823      	ldrb	r3, [r4, #0]
 800795e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007960:	d10a      	bne.n	8007978 <_svfiprintf_r+0x130>
 8007962:	7863      	ldrb	r3, [r4, #1]
 8007964:	2b2a      	cmp	r3, #42	@ 0x2a
 8007966:	d132      	bne.n	80079ce <_svfiprintf_r+0x186>
 8007968:	9b03      	ldr	r3, [sp, #12]
 800796a:	3402      	adds	r4, #2
 800796c:	1d1a      	adds	r2, r3, #4
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	9203      	str	r2, [sp, #12]
 8007972:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007976:	9305      	str	r3, [sp, #20]
 8007978:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007a30 <_svfiprintf_r+0x1e8>
 800797c:	2203      	movs	r2, #3
 800797e:	4650      	mov	r0, sl
 8007980:	7821      	ldrb	r1, [r4, #0]
 8007982:	f7ff f8a6 	bl	8006ad2 <memchr>
 8007986:	b138      	cbz	r0, 8007998 <_svfiprintf_r+0x150>
 8007988:	2240      	movs	r2, #64	@ 0x40
 800798a:	9b04      	ldr	r3, [sp, #16]
 800798c:	eba0 000a 	sub.w	r0, r0, sl
 8007990:	4082      	lsls	r2, r0
 8007992:	4313      	orrs	r3, r2
 8007994:	3401      	adds	r4, #1
 8007996:	9304      	str	r3, [sp, #16]
 8007998:	f814 1b01 	ldrb.w	r1, [r4], #1
 800799c:	2206      	movs	r2, #6
 800799e:	4825      	ldr	r0, [pc, #148]	@ (8007a34 <_svfiprintf_r+0x1ec>)
 80079a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80079a4:	f7ff f895 	bl	8006ad2 <memchr>
 80079a8:	2800      	cmp	r0, #0
 80079aa:	d036      	beq.n	8007a1a <_svfiprintf_r+0x1d2>
 80079ac:	4b22      	ldr	r3, [pc, #136]	@ (8007a38 <_svfiprintf_r+0x1f0>)
 80079ae:	bb1b      	cbnz	r3, 80079f8 <_svfiprintf_r+0x1b0>
 80079b0:	9b03      	ldr	r3, [sp, #12]
 80079b2:	3307      	adds	r3, #7
 80079b4:	f023 0307 	bic.w	r3, r3, #7
 80079b8:	3308      	adds	r3, #8
 80079ba:	9303      	str	r3, [sp, #12]
 80079bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079be:	4433      	add	r3, r6
 80079c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80079c2:	e76a      	b.n	800789a <_svfiprintf_r+0x52>
 80079c4:	460c      	mov	r4, r1
 80079c6:	2001      	movs	r0, #1
 80079c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80079cc:	e7a8      	b.n	8007920 <_svfiprintf_r+0xd8>
 80079ce:	2300      	movs	r3, #0
 80079d0:	f04f 0c0a 	mov.w	ip, #10
 80079d4:	4619      	mov	r1, r3
 80079d6:	3401      	adds	r4, #1
 80079d8:	9305      	str	r3, [sp, #20]
 80079da:	4620      	mov	r0, r4
 80079dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079e0:	3a30      	subs	r2, #48	@ 0x30
 80079e2:	2a09      	cmp	r2, #9
 80079e4:	d903      	bls.n	80079ee <_svfiprintf_r+0x1a6>
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d0c6      	beq.n	8007978 <_svfiprintf_r+0x130>
 80079ea:	9105      	str	r1, [sp, #20]
 80079ec:	e7c4      	b.n	8007978 <_svfiprintf_r+0x130>
 80079ee:	4604      	mov	r4, r0
 80079f0:	2301      	movs	r3, #1
 80079f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80079f6:	e7f0      	b.n	80079da <_svfiprintf_r+0x192>
 80079f8:	ab03      	add	r3, sp, #12
 80079fa:	9300      	str	r3, [sp, #0]
 80079fc:	462a      	mov	r2, r5
 80079fe:	4638      	mov	r0, r7
 8007a00:	4b0e      	ldr	r3, [pc, #56]	@ (8007a3c <_svfiprintf_r+0x1f4>)
 8007a02:	a904      	add	r1, sp, #16
 8007a04:	f7fe faec 	bl	8005fe0 <_printf_float>
 8007a08:	1c42      	adds	r2, r0, #1
 8007a0a:	4606      	mov	r6, r0
 8007a0c:	d1d6      	bne.n	80079bc <_svfiprintf_r+0x174>
 8007a0e:	89ab      	ldrh	r3, [r5, #12]
 8007a10:	065b      	lsls	r3, r3, #25
 8007a12:	f53f af2d 	bmi.w	8007870 <_svfiprintf_r+0x28>
 8007a16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a18:	e72c      	b.n	8007874 <_svfiprintf_r+0x2c>
 8007a1a:	ab03      	add	r3, sp, #12
 8007a1c:	9300      	str	r3, [sp, #0]
 8007a1e:	462a      	mov	r2, r5
 8007a20:	4638      	mov	r0, r7
 8007a22:	4b06      	ldr	r3, [pc, #24]	@ (8007a3c <_svfiprintf_r+0x1f4>)
 8007a24:	a904      	add	r1, sp, #16
 8007a26:	f7fe fd79 	bl	800651c <_printf_i>
 8007a2a:	e7ed      	b.n	8007a08 <_svfiprintf_r+0x1c0>
 8007a2c:	0800a764 	.word	0x0800a764
 8007a30:	0800a76a 	.word	0x0800a76a
 8007a34:	0800a76e 	.word	0x0800a76e
 8007a38:	08005fe1 	.word	0x08005fe1
 8007a3c:	08007791 	.word	0x08007791

08007a40 <malloc>:
 8007a40:	4b02      	ldr	r3, [pc, #8]	@ (8007a4c <malloc+0xc>)
 8007a42:	4601      	mov	r1, r0
 8007a44:	6818      	ldr	r0, [r3, #0]
 8007a46:	f000 b825 	b.w	8007a94 <_malloc_r>
 8007a4a:	bf00      	nop
 8007a4c:	20000028 	.word	0x20000028

08007a50 <sbrk_aligned>:
 8007a50:	b570      	push	{r4, r5, r6, lr}
 8007a52:	4e0f      	ldr	r6, [pc, #60]	@ (8007a90 <sbrk_aligned+0x40>)
 8007a54:	460c      	mov	r4, r1
 8007a56:	6831      	ldr	r1, [r6, #0]
 8007a58:	4605      	mov	r5, r0
 8007a5a:	b911      	cbnz	r1, 8007a62 <sbrk_aligned+0x12>
 8007a5c:	f000 fea6 	bl	80087ac <_sbrk_r>
 8007a60:	6030      	str	r0, [r6, #0]
 8007a62:	4621      	mov	r1, r4
 8007a64:	4628      	mov	r0, r5
 8007a66:	f000 fea1 	bl	80087ac <_sbrk_r>
 8007a6a:	1c43      	adds	r3, r0, #1
 8007a6c:	d103      	bne.n	8007a76 <sbrk_aligned+0x26>
 8007a6e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007a72:	4620      	mov	r0, r4
 8007a74:	bd70      	pop	{r4, r5, r6, pc}
 8007a76:	1cc4      	adds	r4, r0, #3
 8007a78:	f024 0403 	bic.w	r4, r4, #3
 8007a7c:	42a0      	cmp	r0, r4
 8007a7e:	d0f8      	beq.n	8007a72 <sbrk_aligned+0x22>
 8007a80:	1a21      	subs	r1, r4, r0
 8007a82:	4628      	mov	r0, r5
 8007a84:	f000 fe92 	bl	80087ac <_sbrk_r>
 8007a88:	3001      	adds	r0, #1
 8007a8a:	d1f2      	bne.n	8007a72 <sbrk_aligned+0x22>
 8007a8c:	e7ef      	b.n	8007a6e <sbrk_aligned+0x1e>
 8007a8e:	bf00      	nop
 8007a90:	20000944 	.word	0x20000944

08007a94 <_malloc_r>:
 8007a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a98:	1ccd      	adds	r5, r1, #3
 8007a9a:	f025 0503 	bic.w	r5, r5, #3
 8007a9e:	3508      	adds	r5, #8
 8007aa0:	2d0c      	cmp	r5, #12
 8007aa2:	bf38      	it	cc
 8007aa4:	250c      	movcc	r5, #12
 8007aa6:	2d00      	cmp	r5, #0
 8007aa8:	4606      	mov	r6, r0
 8007aaa:	db01      	blt.n	8007ab0 <_malloc_r+0x1c>
 8007aac:	42a9      	cmp	r1, r5
 8007aae:	d904      	bls.n	8007aba <_malloc_r+0x26>
 8007ab0:	230c      	movs	r3, #12
 8007ab2:	6033      	str	r3, [r6, #0]
 8007ab4:	2000      	movs	r0, #0
 8007ab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007aba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007b90 <_malloc_r+0xfc>
 8007abe:	f000 f911 	bl	8007ce4 <__malloc_lock>
 8007ac2:	f8d8 3000 	ldr.w	r3, [r8]
 8007ac6:	461c      	mov	r4, r3
 8007ac8:	bb44      	cbnz	r4, 8007b1c <_malloc_r+0x88>
 8007aca:	4629      	mov	r1, r5
 8007acc:	4630      	mov	r0, r6
 8007ace:	f7ff ffbf 	bl	8007a50 <sbrk_aligned>
 8007ad2:	1c43      	adds	r3, r0, #1
 8007ad4:	4604      	mov	r4, r0
 8007ad6:	d158      	bne.n	8007b8a <_malloc_r+0xf6>
 8007ad8:	f8d8 4000 	ldr.w	r4, [r8]
 8007adc:	4627      	mov	r7, r4
 8007ade:	2f00      	cmp	r7, #0
 8007ae0:	d143      	bne.n	8007b6a <_malloc_r+0xd6>
 8007ae2:	2c00      	cmp	r4, #0
 8007ae4:	d04b      	beq.n	8007b7e <_malloc_r+0xea>
 8007ae6:	6823      	ldr	r3, [r4, #0]
 8007ae8:	4639      	mov	r1, r7
 8007aea:	4630      	mov	r0, r6
 8007aec:	eb04 0903 	add.w	r9, r4, r3
 8007af0:	f000 fe5c 	bl	80087ac <_sbrk_r>
 8007af4:	4581      	cmp	r9, r0
 8007af6:	d142      	bne.n	8007b7e <_malloc_r+0xea>
 8007af8:	6821      	ldr	r1, [r4, #0]
 8007afa:	4630      	mov	r0, r6
 8007afc:	1a6d      	subs	r5, r5, r1
 8007afe:	4629      	mov	r1, r5
 8007b00:	f7ff ffa6 	bl	8007a50 <sbrk_aligned>
 8007b04:	3001      	adds	r0, #1
 8007b06:	d03a      	beq.n	8007b7e <_malloc_r+0xea>
 8007b08:	6823      	ldr	r3, [r4, #0]
 8007b0a:	442b      	add	r3, r5
 8007b0c:	6023      	str	r3, [r4, #0]
 8007b0e:	f8d8 3000 	ldr.w	r3, [r8]
 8007b12:	685a      	ldr	r2, [r3, #4]
 8007b14:	bb62      	cbnz	r2, 8007b70 <_malloc_r+0xdc>
 8007b16:	f8c8 7000 	str.w	r7, [r8]
 8007b1a:	e00f      	b.n	8007b3c <_malloc_r+0xa8>
 8007b1c:	6822      	ldr	r2, [r4, #0]
 8007b1e:	1b52      	subs	r2, r2, r5
 8007b20:	d420      	bmi.n	8007b64 <_malloc_r+0xd0>
 8007b22:	2a0b      	cmp	r2, #11
 8007b24:	d917      	bls.n	8007b56 <_malloc_r+0xc2>
 8007b26:	1961      	adds	r1, r4, r5
 8007b28:	42a3      	cmp	r3, r4
 8007b2a:	6025      	str	r5, [r4, #0]
 8007b2c:	bf18      	it	ne
 8007b2e:	6059      	strne	r1, [r3, #4]
 8007b30:	6863      	ldr	r3, [r4, #4]
 8007b32:	bf08      	it	eq
 8007b34:	f8c8 1000 	streq.w	r1, [r8]
 8007b38:	5162      	str	r2, [r4, r5]
 8007b3a:	604b      	str	r3, [r1, #4]
 8007b3c:	4630      	mov	r0, r6
 8007b3e:	f000 f8d7 	bl	8007cf0 <__malloc_unlock>
 8007b42:	f104 000b 	add.w	r0, r4, #11
 8007b46:	1d23      	adds	r3, r4, #4
 8007b48:	f020 0007 	bic.w	r0, r0, #7
 8007b4c:	1ac2      	subs	r2, r0, r3
 8007b4e:	bf1c      	itt	ne
 8007b50:	1a1b      	subne	r3, r3, r0
 8007b52:	50a3      	strne	r3, [r4, r2]
 8007b54:	e7af      	b.n	8007ab6 <_malloc_r+0x22>
 8007b56:	6862      	ldr	r2, [r4, #4]
 8007b58:	42a3      	cmp	r3, r4
 8007b5a:	bf0c      	ite	eq
 8007b5c:	f8c8 2000 	streq.w	r2, [r8]
 8007b60:	605a      	strne	r2, [r3, #4]
 8007b62:	e7eb      	b.n	8007b3c <_malloc_r+0xa8>
 8007b64:	4623      	mov	r3, r4
 8007b66:	6864      	ldr	r4, [r4, #4]
 8007b68:	e7ae      	b.n	8007ac8 <_malloc_r+0x34>
 8007b6a:	463c      	mov	r4, r7
 8007b6c:	687f      	ldr	r7, [r7, #4]
 8007b6e:	e7b6      	b.n	8007ade <_malloc_r+0x4a>
 8007b70:	461a      	mov	r2, r3
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	42a3      	cmp	r3, r4
 8007b76:	d1fb      	bne.n	8007b70 <_malloc_r+0xdc>
 8007b78:	2300      	movs	r3, #0
 8007b7a:	6053      	str	r3, [r2, #4]
 8007b7c:	e7de      	b.n	8007b3c <_malloc_r+0xa8>
 8007b7e:	230c      	movs	r3, #12
 8007b80:	4630      	mov	r0, r6
 8007b82:	6033      	str	r3, [r6, #0]
 8007b84:	f000 f8b4 	bl	8007cf0 <__malloc_unlock>
 8007b88:	e794      	b.n	8007ab4 <_malloc_r+0x20>
 8007b8a:	6005      	str	r5, [r0, #0]
 8007b8c:	e7d6      	b.n	8007b3c <_malloc_r+0xa8>
 8007b8e:	bf00      	nop
 8007b90:	20000948 	.word	0x20000948

08007b94 <__sflush_r>:
 8007b94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b9a:	0716      	lsls	r6, r2, #28
 8007b9c:	4605      	mov	r5, r0
 8007b9e:	460c      	mov	r4, r1
 8007ba0:	d454      	bmi.n	8007c4c <__sflush_r+0xb8>
 8007ba2:	684b      	ldr	r3, [r1, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	dc02      	bgt.n	8007bae <__sflush_r+0x1a>
 8007ba8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	dd48      	ble.n	8007c40 <__sflush_r+0xac>
 8007bae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bb0:	2e00      	cmp	r6, #0
 8007bb2:	d045      	beq.n	8007c40 <__sflush_r+0xac>
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007bba:	682f      	ldr	r7, [r5, #0]
 8007bbc:	6a21      	ldr	r1, [r4, #32]
 8007bbe:	602b      	str	r3, [r5, #0]
 8007bc0:	d030      	beq.n	8007c24 <__sflush_r+0x90>
 8007bc2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007bc4:	89a3      	ldrh	r3, [r4, #12]
 8007bc6:	0759      	lsls	r1, r3, #29
 8007bc8:	d505      	bpl.n	8007bd6 <__sflush_r+0x42>
 8007bca:	6863      	ldr	r3, [r4, #4]
 8007bcc:	1ad2      	subs	r2, r2, r3
 8007bce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007bd0:	b10b      	cbz	r3, 8007bd6 <__sflush_r+0x42>
 8007bd2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007bd4:	1ad2      	subs	r2, r2, r3
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	4628      	mov	r0, r5
 8007bda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bdc:	6a21      	ldr	r1, [r4, #32]
 8007bde:	47b0      	blx	r6
 8007be0:	1c43      	adds	r3, r0, #1
 8007be2:	89a3      	ldrh	r3, [r4, #12]
 8007be4:	d106      	bne.n	8007bf4 <__sflush_r+0x60>
 8007be6:	6829      	ldr	r1, [r5, #0]
 8007be8:	291d      	cmp	r1, #29
 8007bea:	d82b      	bhi.n	8007c44 <__sflush_r+0xb0>
 8007bec:	4a28      	ldr	r2, [pc, #160]	@ (8007c90 <__sflush_r+0xfc>)
 8007bee:	410a      	asrs	r2, r1
 8007bf0:	07d6      	lsls	r6, r2, #31
 8007bf2:	d427      	bmi.n	8007c44 <__sflush_r+0xb0>
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	6062      	str	r2, [r4, #4]
 8007bf8:	6922      	ldr	r2, [r4, #16]
 8007bfa:	04d9      	lsls	r1, r3, #19
 8007bfc:	6022      	str	r2, [r4, #0]
 8007bfe:	d504      	bpl.n	8007c0a <__sflush_r+0x76>
 8007c00:	1c42      	adds	r2, r0, #1
 8007c02:	d101      	bne.n	8007c08 <__sflush_r+0x74>
 8007c04:	682b      	ldr	r3, [r5, #0]
 8007c06:	b903      	cbnz	r3, 8007c0a <__sflush_r+0x76>
 8007c08:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c0c:	602f      	str	r7, [r5, #0]
 8007c0e:	b1b9      	cbz	r1, 8007c40 <__sflush_r+0xac>
 8007c10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c14:	4299      	cmp	r1, r3
 8007c16:	d002      	beq.n	8007c1e <__sflush_r+0x8a>
 8007c18:	4628      	mov	r0, r5
 8007c1a:	f000 fe29 	bl	8008870 <_free_r>
 8007c1e:	2300      	movs	r3, #0
 8007c20:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c22:	e00d      	b.n	8007c40 <__sflush_r+0xac>
 8007c24:	2301      	movs	r3, #1
 8007c26:	4628      	mov	r0, r5
 8007c28:	47b0      	blx	r6
 8007c2a:	4602      	mov	r2, r0
 8007c2c:	1c50      	adds	r0, r2, #1
 8007c2e:	d1c9      	bne.n	8007bc4 <__sflush_r+0x30>
 8007c30:	682b      	ldr	r3, [r5, #0]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d0c6      	beq.n	8007bc4 <__sflush_r+0x30>
 8007c36:	2b1d      	cmp	r3, #29
 8007c38:	d001      	beq.n	8007c3e <__sflush_r+0xaa>
 8007c3a:	2b16      	cmp	r3, #22
 8007c3c:	d11d      	bne.n	8007c7a <__sflush_r+0xe6>
 8007c3e:	602f      	str	r7, [r5, #0]
 8007c40:	2000      	movs	r0, #0
 8007c42:	e021      	b.n	8007c88 <__sflush_r+0xf4>
 8007c44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c48:	b21b      	sxth	r3, r3
 8007c4a:	e01a      	b.n	8007c82 <__sflush_r+0xee>
 8007c4c:	690f      	ldr	r7, [r1, #16]
 8007c4e:	2f00      	cmp	r7, #0
 8007c50:	d0f6      	beq.n	8007c40 <__sflush_r+0xac>
 8007c52:	0793      	lsls	r3, r2, #30
 8007c54:	bf18      	it	ne
 8007c56:	2300      	movne	r3, #0
 8007c58:	680e      	ldr	r6, [r1, #0]
 8007c5a:	bf08      	it	eq
 8007c5c:	694b      	ldreq	r3, [r1, #20]
 8007c5e:	1bf6      	subs	r6, r6, r7
 8007c60:	600f      	str	r7, [r1, #0]
 8007c62:	608b      	str	r3, [r1, #8]
 8007c64:	2e00      	cmp	r6, #0
 8007c66:	ddeb      	ble.n	8007c40 <__sflush_r+0xac>
 8007c68:	4633      	mov	r3, r6
 8007c6a:	463a      	mov	r2, r7
 8007c6c:	4628      	mov	r0, r5
 8007c6e:	6a21      	ldr	r1, [r4, #32]
 8007c70:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007c74:	47e0      	blx	ip
 8007c76:	2800      	cmp	r0, #0
 8007c78:	dc07      	bgt.n	8007c8a <__sflush_r+0xf6>
 8007c7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c86:	81a3      	strh	r3, [r4, #12]
 8007c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c8a:	4407      	add	r7, r0
 8007c8c:	1a36      	subs	r6, r6, r0
 8007c8e:	e7e9      	b.n	8007c64 <__sflush_r+0xd0>
 8007c90:	dfbffffe 	.word	0xdfbffffe

08007c94 <_fflush_r>:
 8007c94:	b538      	push	{r3, r4, r5, lr}
 8007c96:	690b      	ldr	r3, [r1, #16]
 8007c98:	4605      	mov	r5, r0
 8007c9a:	460c      	mov	r4, r1
 8007c9c:	b913      	cbnz	r3, 8007ca4 <_fflush_r+0x10>
 8007c9e:	2500      	movs	r5, #0
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	bd38      	pop	{r3, r4, r5, pc}
 8007ca4:	b118      	cbz	r0, 8007cae <_fflush_r+0x1a>
 8007ca6:	6a03      	ldr	r3, [r0, #32]
 8007ca8:	b90b      	cbnz	r3, 8007cae <_fflush_r+0x1a>
 8007caa:	f7fe fe03 	bl	80068b4 <__sinit>
 8007cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d0f3      	beq.n	8007c9e <_fflush_r+0xa>
 8007cb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007cb8:	07d0      	lsls	r0, r2, #31
 8007cba:	d404      	bmi.n	8007cc6 <_fflush_r+0x32>
 8007cbc:	0599      	lsls	r1, r3, #22
 8007cbe:	d402      	bmi.n	8007cc6 <_fflush_r+0x32>
 8007cc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cc2:	f7fe ff04 	bl	8006ace <__retarget_lock_acquire_recursive>
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	4621      	mov	r1, r4
 8007cca:	f7ff ff63 	bl	8007b94 <__sflush_r>
 8007cce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cd0:	4605      	mov	r5, r0
 8007cd2:	07da      	lsls	r2, r3, #31
 8007cd4:	d4e4      	bmi.n	8007ca0 <_fflush_r+0xc>
 8007cd6:	89a3      	ldrh	r3, [r4, #12]
 8007cd8:	059b      	lsls	r3, r3, #22
 8007cda:	d4e1      	bmi.n	8007ca0 <_fflush_r+0xc>
 8007cdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cde:	f7fe fef7 	bl	8006ad0 <__retarget_lock_release_recursive>
 8007ce2:	e7dd      	b.n	8007ca0 <_fflush_r+0xc>

08007ce4 <__malloc_lock>:
 8007ce4:	4801      	ldr	r0, [pc, #4]	@ (8007cec <__malloc_lock+0x8>)
 8007ce6:	f7fe bef2 	b.w	8006ace <__retarget_lock_acquire_recursive>
 8007cea:	bf00      	nop
 8007cec:	20000940 	.word	0x20000940

08007cf0 <__malloc_unlock>:
 8007cf0:	4801      	ldr	r0, [pc, #4]	@ (8007cf8 <__malloc_unlock+0x8>)
 8007cf2:	f7fe beed 	b.w	8006ad0 <__retarget_lock_release_recursive>
 8007cf6:	bf00      	nop
 8007cf8:	20000940 	.word	0x20000940

08007cfc <_Balloc>:
 8007cfc:	b570      	push	{r4, r5, r6, lr}
 8007cfe:	69c6      	ldr	r6, [r0, #28]
 8007d00:	4604      	mov	r4, r0
 8007d02:	460d      	mov	r5, r1
 8007d04:	b976      	cbnz	r6, 8007d24 <_Balloc+0x28>
 8007d06:	2010      	movs	r0, #16
 8007d08:	f7ff fe9a 	bl	8007a40 <malloc>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	61e0      	str	r0, [r4, #28]
 8007d10:	b920      	cbnz	r0, 8007d1c <_Balloc+0x20>
 8007d12:	216b      	movs	r1, #107	@ 0x6b
 8007d14:	4b17      	ldr	r3, [pc, #92]	@ (8007d74 <_Balloc+0x78>)
 8007d16:	4818      	ldr	r0, [pc, #96]	@ (8007d78 <_Balloc+0x7c>)
 8007d18:	f000 fd78 	bl	800880c <__assert_func>
 8007d1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d20:	6006      	str	r6, [r0, #0]
 8007d22:	60c6      	str	r6, [r0, #12]
 8007d24:	69e6      	ldr	r6, [r4, #28]
 8007d26:	68f3      	ldr	r3, [r6, #12]
 8007d28:	b183      	cbz	r3, 8007d4c <_Balloc+0x50>
 8007d2a:	69e3      	ldr	r3, [r4, #28]
 8007d2c:	68db      	ldr	r3, [r3, #12]
 8007d2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d32:	b9b8      	cbnz	r0, 8007d64 <_Balloc+0x68>
 8007d34:	2101      	movs	r1, #1
 8007d36:	fa01 f605 	lsl.w	r6, r1, r5
 8007d3a:	1d72      	adds	r2, r6, #5
 8007d3c:	4620      	mov	r0, r4
 8007d3e:	0092      	lsls	r2, r2, #2
 8007d40:	f000 fd82 	bl	8008848 <_calloc_r>
 8007d44:	b160      	cbz	r0, 8007d60 <_Balloc+0x64>
 8007d46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d4a:	e00e      	b.n	8007d6a <_Balloc+0x6e>
 8007d4c:	2221      	movs	r2, #33	@ 0x21
 8007d4e:	2104      	movs	r1, #4
 8007d50:	4620      	mov	r0, r4
 8007d52:	f000 fd79 	bl	8008848 <_calloc_r>
 8007d56:	69e3      	ldr	r3, [r4, #28]
 8007d58:	60f0      	str	r0, [r6, #12]
 8007d5a:	68db      	ldr	r3, [r3, #12]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1e4      	bne.n	8007d2a <_Balloc+0x2e>
 8007d60:	2000      	movs	r0, #0
 8007d62:	bd70      	pop	{r4, r5, r6, pc}
 8007d64:	6802      	ldr	r2, [r0, #0]
 8007d66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d70:	e7f7      	b.n	8007d62 <_Balloc+0x66>
 8007d72:	bf00      	nop
 8007d74:	0800a6e4 	.word	0x0800a6e4
 8007d78:	0800a775 	.word	0x0800a775

08007d7c <_Bfree>:
 8007d7c:	b570      	push	{r4, r5, r6, lr}
 8007d7e:	69c6      	ldr	r6, [r0, #28]
 8007d80:	4605      	mov	r5, r0
 8007d82:	460c      	mov	r4, r1
 8007d84:	b976      	cbnz	r6, 8007da4 <_Bfree+0x28>
 8007d86:	2010      	movs	r0, #16
 8007d88:	f7ff fe5a 	bl	8007a40 <malloc>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	61e8      	str	r0, [r5, #28]
 8007d90:	b920      	cbnz	r0, 8007d9c <_Bfree+0x20>
 8007d92:	218f      	movs	r1, #143	@ 0x8f
 8007d94:	4b08      	ldr	r3, [pc, #32]	@ (8007db8 <_Bfree+0x3c>)
 8007d96:	4809      	ldr	r0, [pc, #36]	@ (8007dbc <_Bfree+0x40>)
 8007d98:	f000 fd38 	bl	800880c <__assert_func>
 8007d9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007da0:	6006      	str	r6, [r0, #0]
 8007da2:	60c6      	str	r6, [r0, #12]
 8007da4:	b13c      	cbz	r4, 8007db6 <_Bfree+0x3a>
 8007da6:	69eb      	ldr	r3, [r5, #28]
 8007da8:	6862      	ldr	r2, [r4, #4]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007db0:	6021      	str	r1, [r4, #0]
 8007db2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007db6:	bd70      	pop	{r4, r5, r6, pc}
 8007db8:	0800a6e4 	.word	0x0800a6e4
 8007dbc:	0800a775 	.word	0x0800a775

08007dc0 <__multadd>:
 8007dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dc4:	4607      	mov	r7, r0
 8007dc6:	460c      	mov	r4, r1
 8007dc8:	461e      	mov	r6, r3
 8007dca:	2000      	movs	r0, #0
 8007dcc:	690d      	ldr	r5, [r1, #16]
 8007dce:	f101 0c14 	add.w	ip, r1, #20
 8007dd2:	f8dc 3000 	ldr.w	r3, [ip]
 8007dd6:	3001      	adds	r0, #1
 8007dd8:	b299      	uxth	r1, r3
 8007dda:	fb02 6101 	mla	r1, r2, r1, r6
 8007dde:	0c1e      	lsrs	r6, r3, #16
 8007de0:	0c0b      	lsrs	r3, r1, #16
 8007de2:	fb02 3306 	mla	r3, r2, r6, r3
 8007de6:	b289      	uxth	r1, r1
 8007de8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007dec:	4285      	cmp	r5, r0
 8007dee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007df2:	f84c 1b04 	str.w	r1, [ip], #4
 8007df6:	dcec      	bgt.n	8007dd2 <__multadd+0x12>
 8007df8:	b30e      	cbz	r6, 8007e3e <__multadd+0x7e>
 8007dfa:	68a3      	ldr	r3, [r4, #8]
 8007dfc:	42ab      	cmp	r3, r5
 8007dfe:	dc19      	bgt.n	8007e34 <__multadd+0x74>
 8007e00:	6861      	ldr	r1, [r4, #4]
 8007e02:	4638      	mov	r0, r7
 8007e04:	3101      	adds	r1, #1
 8007e06:	f7ff ff79 	bl	8007cfc <_Balloc>
 8007e0a:	4680      	mov	r8, r0
 8007e0c:	b928      	cbnz	r0, 8007e1a <__multadd+0x5a>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	21ba      	movs	r1, #186	@ 0xba
 8007e12:	4b0c      	ldr	r3, [pc, #48]	@ (8007e44 <__multadd+0x84>)
 8007e14:	480c      	ldr	r0, [pc, #48]	@ (8007e48 <__multadd+0x88>)
 8007e16:	f000 fcf9 	bl	800880c <__assert_func>
 8007e1a:	6922      	ldr	r2, [r4, #16]
 8007e1c:	f104 010c 	add.w	r1, r4, #12
 8007e20:	3202      	adds	r2, #2
 8007e22:	0092      	lsls	r2, r2, #2
 8007e24:	300c      	adds	r0, #12
 8007e26:	f000 fce3 	bl	80087f0 <memcpy>
 8007e2a:	4621      	mov	r1, r4
 8007e2c:	4638      	mov	r0, r7
 8007e2e:	f7ff ffa5 	bl	8007d7c <_Bfree>
 8007e32:	4644      	mov	r4, r8
 8007e34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e38:	3501      	adds	r5, #1
 8007e3a:	615e      	str	r6, [r3, #20]
 8007e3c:	6125      	str	r5, [r4, #16]
 8007e3e:	4620      	mov	r0, r4
 8007e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e44:	0800a753 	.word	0x0800a753
 8007e48:	0800a775 	.word	0x0800a775

08007e4c <__hi0bits>:
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007e52:	bf3a      	itte	cc
 8007e54:	0403      	lslcc	r3, r0, #16
 8007e56:	2010      	movcc	r0, #16
 8007e58:	2000      	movcs	r0, #0
 8007e5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e5e:	bf3c      	itt	cc
 8007e60:	021b      	lslcc	r3, r3, #8
 8007e62:	3008      	addcc	r0, #8
 8007e64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e68:	bf3c      	itt	cc
 8007e6a:	011b      	lslcc	r3, r3, #4
 8007e6c:	3004      	addcc	r0, #4
 8007e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e72:	bf3c      	itt	cc
 8007e74:	009b      	lslcc	r3, r3, #2
 8007e76:	3002      	addcc	r0, #2
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	db05      	blt.n	8007e88 <__hi0bits+0x3c>
 8007e7c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007e80:	f100 0001 	add.w	r0, r0, #1
 8007e84:	bf08      	it	eq
 8007e86:	2020      	moveq	r0, #32
 8007e88:	4770      	bx	lr

08007e8a <__lo0bits>:
 8007e8a:	6803      	ldr	r3, [r0, #0]
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	f013 0007 	ands.w	r0, r3, #7
 8007e92:	d00b      	beq.n	8007eac <__lo0bits+0x22>
 8007e94:	07d9      	lsls	r1, r3, #31
 8007e96:	d421      	bmi.n	8007edc <__lo0bits+0x52>
 8007e98:	0798      	lsls	r0, r3, #30
 8007e9a:	bf49      	itett	mi
 8007e9c:	085b      	lsrmi	r3, r3, #1
 8007e9e:	089b      	lsrpl	r3, r3, #2
 8007ea0:	2001      	movmi	r0, #1
 8007ea2:	6013      	strmi	r3, [r2, #0]
 8007ea4:	bf5c      	itt	pl
 8007ea6:	2002      	movpl	r0, #2
 8007ea8:	6013      	strpl	r3, [r2, #0]
 8007eaa:	4770      	bx	lr
 8007eac:	b299      	uxth	r1, r3
 8007eae:	b909      	cbnz	r1, 8007eb4 <__lo0bits+0x2a>
 8007eb0:	2010      	movs	r0, #16
 8007eb2:	0c1b      	lsrs	r3, r3, #16
 8007eb4:	b2d9      	uxtb	r1, r3
 8007eb6:	b909      	cbnz	r1, 8007ebc <__lo0bits+0x32>
 8007eb8:	3008      	adds	r0, #8
 8007eba:	0a1b      	lsrs	r3, r3, #8
 8007ebc:	0719      	lsls	r1, r3, #28
 8007ebe:	bf04      	itt	eq
 8007ec0:	091b      	lsreq	r3, r3, #4
 8007ec2:	3004      	addeq	r0, #4
 8007ec4:	0799      	lsls	r1, r3, #30
 8007ec6:	bf04      	itt	eq
 8007ec8:	089b      	lsreq	r3, r3, #2
 8007eca:	3002      	addeq	r0, #2
 8007ecc:	07d9      	lsls	r1, r3, #31
 8007ece:	d403      	bmi.n	8007ed8 <__lo0bits+0x4e>
 8007ed0:	085b      	lsrs	r3, r3, #1
 8007ed2:	f100 0001 	add.w	r0, r0, #1
 8007ed6:	d003      	beq.n	8007ee0 <__lo0bits+0x56>
 8007ed8:	6013      	str	r3, [r2, #0]
 8007eda:	4770      	bx	lr
 8007edc:	2000      	movs	r0, #0
 8007ede:	4770      	bx	lr
 8007ee0:	2020      	movs	r0, #32
 8007ee2:	4770      	bx	lr

08007ee4 <__i2b>:
 8007ee4:	b510      	push	{r4, lr}
 8007ee6:	460c      	mov	r4, r1
 8007ee8:	2101      	movs	r1, #1
 8007eea:	f7ff ff07 	bl	8007cfc <_Balloc>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	b928      	cbnz	r0, 8007efe <__i2b+0x1a>
 8007ef2:	f240 1145 	movw	r1, #325	@ 0x145
 8007ef6:	4b04      	ldr	r3, [pc, #16]	@ (8007f08 <__i2b+0x24>)
 8007ef8:	4804      	ldr	r0, [pc, #16]	@ (8007f0c <__i2b+0x28>)
 8007efa:	f000 fc87 	bl	800880c <__assert_func>
 8007efe:	2301      	movs	r3, #1
 8007f00:	6144      	str	r4, [r0, #20]
 8007f02:	6103      	str	r3, [r0, #16]
 8007f04:	bd10      	pop	{r4, pc}
 8007f06:	bf00      	nop
 8007f08:	0800a753 	.word	0x0800a753
 8007f0c:	0800a775 	.word	0x0800a775

08007f10 <__multiply>:
 8007f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f14:	4614      	mov	r4, r2
 8007f16:	690a      	ldr	r2, [r1, #16]
 8007f18:	6923      	ldr	r3, [r4, #16]
 8007f1a:	460f      	mov	r7, r1
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	bfa2      	ittt	ge
 8007f20:	4623      	movge	r3, r4
 8007f22:	460c      	movge	r4, r1
 8007f24:	461f      	movge	r7, r3
 8007f26:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007f2a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007f2e:	68a3      	ldr	r3, [r4, #8]
 8007f30:	6861      	ldr	r1, [r4, #4]
 8007f32:	eb0a 0609 	add.w	r6, sl, r9
 8007f36:	42b3      	cmp	r3, r6
 8007f38:	b085      	sub	sp, #20
 8007f3a:	bfb8      	it	lt
 8007f3c:	3101      	addlt	r1, #1
 8007f3e:	f7ff fedd 	bl	8007cfc <_Balloc>
 8007f42:	b930      	cbnz	r0, 8007f52 <__multiply+0x42>
 8007f44:	4602      	mov	r2, r0
 8007f46:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007f4a:	4b43      	ldr	r3, [pc, #268]	@ (8008058 <__multiply+0x148>)
 8007f4c:	4843      	ldr	r0, [pc, #268]	@ (800805c <__multiply+0x14c>)
 8007f4e:	f000 fc5d 	bl	800880c <__assert_func>
 8007f52:	f100 0514 	add.w	r5, r0, #20
 8007f56:	462b      	mov	r3, r5
 8007f58:	2200      	movs	r2, #0
 8007f5a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f5e:	4543      	cmp	r3, r8
 8007f60:	d321      	bcc.n	8007fa6 <__multiply+0x96>
 8007f62:	f107 0114 	add.w	r1, r7, #20
 8007f66:	f104 0214 	add.w	r2, r4, #20
 8007f6a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007f6e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007f72:	9302      	str	r3, [sp, #8]
 8007f74:	1b13      	subs	r3, r2, r4
 8007f76:	3b15      	subs	r3, #21
 8007f78:	f023 0303 	bic.w	r3, r3, #3
 8007f7c:	3304      	adds	r3, #4
 8007f7e:	f104 0715 	add.w	r7, r4, #21
 8007f82:	42ba      	cmp	r2, r7
 8007f84:	bf38      	it	cc
 8007f86:	2304      	movcc	r3, #4
 8007f88:	9301      	str	r3, [sp, #4]
 8007f8a:	9b02      	ldr	r3, [sp, #8]
 8007f8c:	9103      	str	r1, [sp, #12]
 8007f8e:	428b      	cmp	r3, r1
 8007f90:	d80c      	bhi.n	8007fac <__multiply+0x9c>
 8007f92:	2e00      	cmp	r6, #0
 8007f94:	dd03      	ble.n	8007f9e <__multiply+0x8e>
 8007f96:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d05a      	beq.n	8008054 <__multiply+0x144>
 8007f9e:	6106      	str	r6, [r0, #16]
 8007fa0:	b005      	add	sp, #20
 8007fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fa6:	f843 2b04 	str.w	r2, [r3], #4
 8007faa:	e7d8      	b.n	8007f5e <__multiply+0x4e>
 8007fac:	f8b1 a000 	ldrh.w	sl, [r1]
 8007fb0:	f1ba 0f00 	cmp.w	sl, #0
 8007fb4:	d023      	beq.n	8007ffe <__multiply+0xee>
 8007fb6:	46a9      	mov	r9, r5
 8007fb8:	f04f 0c00 	mov.w	ip, #0
 8007fbc:	f104 0e14 	add.w	lr, r4, #20
 8007fc0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007fc4:	f8d9 3000 	ldr.w	r3, [r9]
 8007fc8:	fa1f fb87 	uxth.w	fp, r7
 8007fcc:	b29b      	uxth	r3, r3
 8007fce:	fb0a 330b 	mla	r3, sl, fp, r3
 8007fd2:	4463      	add	r3, ip
 8007fd4:	f8d9 c000 	ldr.w	ip, [r9]
 8007fd8:	0c3f      	lsrs	r7, r7, #16
 8007fda:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007fde:	fb0a c707 	mla	r7, sl, r7, ip
 8007fe2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007fec:	4572      	cmp	r2, lr
 8007fee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007ff2:	f849 3b04 	str.w	r3, [r9], #4
 8007ff6:	d8e3      	bhi.n	8007fc0 <__multiply+0xb0>
 8007ff8:	9b01      	ldr	r3, [sp, #4]
 8007ffa:	f845 c003 	str.w	ip, [r5, r3]
 8007ffe:	9b03      	ldr	r3, [sp, #12]
 8008000:	3104      	adds	r1, #4
 8008002:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008006:	f1b9 0f00 	cmp.w	r9, #0
 800800a:	d021      	beq.n	8008050 <__multiply+0x140>
 800800c:	46ae      	mov	lr, r5
 800800e:	f04f 0a00 	mov.w	sl, #0
 8008012:	682b      	ldr	r3, [r5, #0]
 8008014:	f104 0c14 	add.w	ip, r4, #20
 8008018:	f8bc b000 	ldrh.w	fp, [ip]
 800801c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008020:	b29b      	uxth	r3, r3
 8008022:	fb09 770b 	mla	r7, r9, fp, r7
 8008026:	4457      	add	r7, sl
 8008028:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800802c:	f84e 3b04 	str.w	r3, [lr], #4
 8008030:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008034:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008038:	f8be 3000 	ldrh.w	r3, [lr]
 800803c:	4562      	cmp	r2, ip
 800803e:	fb09 330a 	mla	r3, r9, sl, r3
 8008042:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008046:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800804a:	d8e5      	bhi.n	8008018 <__multiply+0x108>
 800804c:	9f01      	ldr	r7, [sp, #4]
 800804e:	51eb      	str	r3, [r5, r7]
 8008050:	3504      	adds	r5, #4
 8008052:	e79a      	b.n	8007f8a <__multiply+0x7a>
 8008054:	3e01      	subs	r6, #1
 8008056:	e79c      	b.n	8007f92 <__multiply+0x82>
 8008058:	0800a753 	.word	0x0800a753
 800805c:	0800a775 	.word	0x0800a775

08008060 <__pow5mult>:
 8008060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008064:	4615      	mov	r5, r2
 8008066:	f012 0203 	ands.w	r2, r2, #3
 800806a:	4607      	mov	r7, r0
 800806c:	460e      	mov	r6, r1
 800806e:	d007      	beq.n	8008080 <__pow5mult+0x20>
 8008070:	4c25      	ldr	r4, [pc, #148]	@ (8008108 <__pow5mult+0xa8>)
 8008072:	3a01      	subs	r2, #1
 8008074:	2300      	movs	r3, #0
 8008076:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800807a:	f7ff fea1 	bl	8007dc0 <__multadd>
 800807e:	4606      	mov	r6, r0
 8008080:	10ad      	asrs	r5, r5, #2
 8008082:	d03d      	beq.n	8008100 <__pow5mult+0xa0>
 8008084:	69fc      	ldr	r4, [r7, #28]
 8008086:	b97c      	cbnz	r4, 80080a8 <__pow5mult+0x48>
 8008088:	2010      	movs	r0, #16
 800808a:	f7ff fcd9 	bl	8007a40 <malloc>
 800808e:	4602      	mov	r2, r0
 8008090:	61f8      	str	r0, [r7, #28]
 8008092:	b928      	cbnz	r0, 80080a0 <__pow5mult+0x40>
 8008094:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008098:	4b1c      	ldr	r3, [pc, #112]	@ (800810c <__pow5mult+0xac>)
 800809a:	481d      	ldr	r0, [pc, #116]	@ (8008110 <__pow5mult+0xb0>)
 800809c:	f000 fbb6 	bl	800880c <__assert_func>
 80080a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80080a4:	6004      	str	r4, [r0, #0]
 80080a6:	60c4      	str	r4, [r0, #12]
 80080a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80080ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80080b0:	b94c      	cbnz	r4, 80080c6 <__pow5mult+0x66>
 80080b2:	f240 2171 	movw	r1, #625	@ 0x271
 80080b6:	4638      	mov	r0, r7
 80080b8:	f7ff ff14 	bl	8007ee4 <__i2b>
 80080bc:	2300      	movs	r3, #0
 80080be:	4604      	mov	r4, r0
 80080c0:	f8c8 0008 	str.w	r0, [r8, #8]
 80080c4:	6003      	str	r3, [r0, #0]
 80080c6:	f04f 0900 	mov.w	r9, #0
 80080ca:	07eb      	lsls	r3, r5, #31
 80080cc:	d50a      	bpl.n	80080e4 <__pow5mult+0x84>
 80080ce:	4631      	mov	r1, r6
 80080d0:	4622      	mov	r2, r4
 80080d2:	4638      	mov	r0, r7
 80080d4:	f7ff ff1c 	bl	8007f10 <__multiply>
 80080d8:	4680      	mov	r8, r0
 80080da:	4631      	mov	r1, r6
 80080dc:	4638      	mov	r0, r7
 80080de:	f7ff fe4d 	bl	8007d7c <_Bfree>
 80080e2:	4646      	mov	r6, r8
 80080e4:	106d      	asrs	r5, r5, #1
 80080e6:	d00b      	beq.n	8008100 <__pow5mult+0xa0>
 80080e8:	6820      	ldr	r0, [r4, #0]
 80080ea:	b938      	cbnz	r0, 80080fc <__pow5mult+0x9c>
 80080ec:	4622      	mov	r2, r4
 80080ee:	4621      	mov	r1, r4
 80080f0:	4638      	mov	r0, r7
 80080f2:	f7ff ff0d 	bl	8007f10 <__multiply>
 80080f6:	6020      	str	r0, [r4, #0]
 80080f8:	f8c0 9000 	str.w	r9, [r0]
 80080fc:	4604      	mov	r4, r0
 80080fe:	e7e4      	b.n	80080ca <__pow5mult+0x6a>
 8008100:	4630      	mov	r0, r6
 8008102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008106:	bf00      	nop
 8008108:	0800a7d0 	.word	0x0800a7d0
 800810c:	0800a6e4 	.word	0x0800a6e4
 8008110:	0800a775 	.word	0x0800a775

08008114 <__lshift>:
 8008114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008118:	460c      	mov	r4, r1
 800811a:	4607      	mov	r7, r0
 800811c:	4691      	mov	r9, r2
 800811e:	6923      	ldr	r3, [r4, #16]
 8008120:	6849      	ldr	r1, [r1, #4]
 8008122:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008126:	68a3      	ldr	r3, [r4, #8]
 8008128:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800812c:	f108 0601 	add.w	r6, r8, #1
 8008130:	42b3      	cmp	r3, r6
 8008132:	db0b      	blt.n	800814c <__lshift+0x38>
 8008134:	4638      	mov	r0, r7
 8008136:	f7ff fde1 	bl	8007cfc <_Balloc>
 800813a:	4605      	mov	r5, r0
 800813c:	b948      	cbnz	r0, 8008152 <__lshift+0x3e>
 800813e:	4602      	mov	r2, r0
 8008140:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008144:	4b27      	ldr	r3, [pc, #156]	@ (80081e4 <__lshift+0xd0>)
 8008146:	4828      	ldr	r0, [pc, #160]	@ (80081e8 <__lshift+0xd4>)
 8008148:	f000 fb60 	bl	800880c <__assert_func>
 800814c:	3101      	adds	r1, #1
 800814e:	005b      	lsls	r3, r3, #1
 8008150:	e7ee      	b.n	8008130 <__lshift+0x1c>
 8008152:	2300      	movs	r3, #0
 8008154:	f100 0114 	add.w	r1, r0, #20
 8008158:	f100 0210 	add.w	r2, r0, #16
 800815c:	4618      	mov	r0, r3
 800815e:	4553      	cmp	r3, sl
 8008160:	db33      	blt.n	80081ca <__lshift+0xb6>
 8008162:	6920      	ldr	r0, [r4, #16]
 8008164:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008168:	f104 0314 	add.w	r3, r4, #20
 800816c:	f019 091f 	ands.w	r9, r9, #31
 8008170:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008174:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008178:	d02b      	beq.n	80081d2 <__lshift+0xbe>
 800817a:	468a      	mov	sl, r1
 800817c:	2200      	movs	r2, #0
 800817e:	f1c9 0e20 	rsb	lr, r9, #32
 8008182:	6818      	ldr	r0, [r3, #0]
 8008184:	fa00 f009 	lsl.w	r0, r0, r9
 8008188:	4310      	orrs	r0, r2
 800818a:	f84a 0b04 	str.w	r0, [sl], #4
 800818e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008192:	459c      	cmp	ip, r3
 8008194:	fa22 f20e 	lsr.w	r2, r2, lr
 8008198:	d8f3      	bhi.n	8008182 <__lshift+0x6e>
 800819a:	ebac 0304 	sub.w	r3, ip, r4
 800819e:	3b15      	subs	r3, #21
 80081a0:	f023 0303 	bic.w	r3, r3, #3
 80081a4:	3304      	adds	r3, #4
 80081a6:	f104 0015 	add.w	r0, r4, #21
 80081aa:	4584      	cmp	ip, r0
 80081ac:	bf38      	it	cc
 80081ae:	2304      	movcc	r3, #4
 80081b0:	50ca      	str	r2, [r1, r3]
 80081b2:	b10a      	cbz	r2, 80081b8 <__lshift+0xa4>
 80081b4:	f108 0602 	add.w	r6, r8, #2
 80081b8:	3e01      	subs	r6, #1
 80081ba:	4638      	mov	r0, r7
 80081bc:	4621      	mov	r1, r4
 80081be:	612e      	str	r6, [r5, #16]
 80081c0:	f7ff fddc 	bl	8007d7c <_Bfree>
 80081c4:	4628      	mov	r0, r5
 80081c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80081ce:	3301      	adds	r3, #1
 80081d0:	e7c5      	b.n	800815e <__lshift+0x4a>
 80081d2:	3904      	subs	r1, #4
 80081d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80081d8:	459c      	cmp	ip, r3
 80081da:	f841 2f04 	str.w	r2, [r1, #4]!
 80081de:	d8f9      	bhi.n	80081d4 <__lshift+0xc0>
 80081e0:	e7ea      	b.n	80081b8 <__lshift+0xa4>
 80081e2:	bf00      	nop
 80081e4:	0800a753 	.word	0x0800a753
 80081e8:	0800a775 	.word	0x0800a775

080081ec <__mcmp>:
 80081ec:	4603      	mov	r3, r0
 80081ee:	690a      	ldr	r2, [r1, #16]
 80081f0:	6900      	ldr	r0, [r0, #16]
 80081f2:	b530      	push	{r4, r5, lr}
 80081f4:	1a80      	subs	r0, r0, r2
 80081f6:	d10e      	bne.n	8008216 <__mcmp+0x2a>
 80081f8:	3314      	adds	r3, #20
 80081fa:	3114      	adds	r1, #20
 80081fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008200:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008204:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008208:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800820c:	4295      	cmp	r5, r2
 800820e:	d003      	beq.n	8008218 <__mcmp+0x2c>
 8008210:	d205      	bcs.n	800821e <__mcmp+0x32>
 8008212:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008216:	bd30      	pop	{r4, r5, pc}
 8008218:	42a3      	cmp	r3, r4
 800821a:	d3f3      	bcc.n	8008204 <__mcmp+0x18>
 800821c:	e7fb      	b.n	8008216 <__mcmp+0x2a>
 800821e:	2001      	movs	r0, #1
 8008220:	e7f9      	b.n	8008216 <__mcmp+0x2a>
	...

08008224 <__mdiff>:
 8008224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008228:	4689      	mov	r9, r1
 800822a:	4606      	mov	r6, r0
 800822c:	4611      	mov	r1, r2
 800822e:	4648      	mov	r0, r9
 8008230:	4614      	mov	r4, r2
 8008232:	f7ff ffdb 	bl	80081ec <__mcmp>
 8008236:	1e05      	subs	r5, r0, #0
 8008238:	d112      	bne.n	8008260 <__mdiff+0x3c>
 800823a:	4629      	mov	r1, r5
 800823c:	4630      	mov	r0, r6
 800823e:	f7ff fd5d 	bl	8007cfc <_Balloc>
 8008242:	4602      	mov	r2, r0
 8008244:	b928      	cbnz	r0, 8008252 <__mdiff+0x2e>
 8008246:	f240 2137 	movw	r1, #567	@ 0x237
 800824a:	4b3e      	ldr	r3, [pc, #248]	@ (8008344 <__mdiff+0x120>)
 800824c:	483e      	ldr	r0, [pc, #248]	@ (8008348 <__mdiff+0x124>)
 800824e:	f000 fadd 	bl	800880c <__assert_func>
 8008252:	2301      	movs	r3, #1
 8008254:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008258:	4610      	mov	r0, r2
 800825a:	b003      	add	sp, #12
 800825c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008260:	bfbc      	itt	lt
 8008262:	464b      	movlt	r3, r9
 8008264:	46a1      	movlt	r9, r4
 8008266:	4630      	mov	r0, r6
 8008268:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800826c:	bfba      	itte	lt
 800826e:	461c      	movlt	r4, r3
 8008270:	2501      	movlt	r5, #1
 8008272:	2500      	movge	r5, #0
 8008274:	f7ff fd42 	bl	8007cfc <_Balloc>
 8008278:	4602      	mov	r2, r0
 800827a:	b918      	cbnz	r0, 8008284 <__mdiff+0x60>
 800827c:	f240 2145 	movw	r1, #581	@ 0x245
 8008280:	4b30      	ldr	r3, [pc, #192]	@ (8008344 <__mdiff+0x120>)
 8008282:	e7e3      	b.n	800824c <__mdiff+0x28>
 8008284:	f100 0b14 	add.w	fp, r0, #20
 8008288:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800828c:	f109 0310 	add.w	r3, r9, #16
 8008290:	60c5      	str	r5, [r0, #12]
 8008292:	f04f 0c00 	mov.w	ip, #0
 8008296:	f109 0514 	add.w	r5, r9, #20
 800829a:	46d9      	mov	r9, fp
 800829c:	6926      	ldr	r6, [r4, #16]
 800829e:	f104 0e14 	add.w	lr, r4, #20
 80082a2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80082a6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80082aa:	9301      	str	r3, [sp, #4]
 80082ac:	9b01      	ldr	r3, [sp, #4]
 80082ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 80082b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80082b6:	b281      	uxth	r1, r0
 80082b8:	9301      	str	r3, [sp, #4]
 80082ba:	fa1f f38a 	uxth.w	r3, sl
 80082be:	1a5b      	subs	r3, r3, r1
 80082c0:	0c00      	lsrs	r0, r0, #16
 80082c2:	4463      	add	r3, ip
 80082c4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80082c8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80082d2:	4576      	cmp	r6, lr
 80082d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082d8:	f849 3b04 	str.w	r3, [r9], #4
 80082dc:	d8e6      	bhi.n	80082ac <__mdiff+0x88>
 80082de:	1b33      	subs	r3, r6, r4
 80082e0:	3b15      	subs	r3, #21
 80082e2:	f023 0303 	bic.w	r3, r3, #3
 80082e6:	3415      	adds	r4, #21
 80082e8:	3304      	adds	r3, #4
 80082ea:	42a6      	cmp	r6, r4
 80082ec:	bf38      	it	cc
 80082ee:	2304      	movcc	r3, #4
 80082f0:	441d      	add	r5, r3
 80082f2:	445b      	add	r3, fp
 80082f4:	461e      	mov	r6, r3
 80082f6:	462c      	mov	r4, r5
 80082f8:	4544      	cmp	r4, r8
 80082fa:	d30e      	bcc.n	800831a <__mdiff+0xf6>
 80082fc:	f108 0103 	add.w	r1, r8, #3
 8008300:	1b49      	subs	r1, r1, r5
 8008302:	f021 0103 	bic.w	r1, r1, #3
 8008306:	3d03      	subs	r5, #3
 8008308:	45a8      	cmp	r8, r5
 800830a:	bf38      	it	cc
 800830c:	2100      	movcc	r1, #0
 800830e:	440b      	add	r3, r1
 8008310:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008314:	b199      	cbz	r1, 800833e <__mdiff+0x11a>
 8008316:	6117      	str	r7, [r2, #16]
 8008318:	e79e      	b.n	8008258 <__mdiff+0x34>
 800831a:	46e6      	mov	lr, ip
 800831c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008320:	fa1f fc81 	uxth.w	ip, r1
 8008324:	44f4      	add	ip, lr
 8008326:	0c08      	lsrs	r0, r1, #16
 8008328:	4471      	add	r1, lr
 800832a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800832e:	b289      	uxth	r1, r1
 8008330:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008334:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008338:	f846 1b04 	str.w	r1, [r6], #4
 800833c:	e7dc      	b.n	80082f8 <__mdiff+0xd4>
 800833e:	3f01      	subs	r7, #1
 8008340:	e7e6      	b.n	8008310 <__mdiff+0xec>
 8008342:	bf00      	nop
 8008344:	0800a753 	.word	0x0800a753
 8008348:	0800a775 	.word	0x0800a775

0800834c <__d2b>:
 800834c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008350:	2101      	movs	r1, #1
 8008352:	4690      	mov	r8, r2
 8008354:	4699      	mov	r9, r3
 8008356:	9e08      	ldr	r6, [sp, #32]
 8008358:	f7ff fcd0 	bl	8007cfc <_Balloc>
 800835c:	4604      	mov	r4, r0
 800835e:	b930      	cbnz	r0, 800836e <__d2b+0x22>
 8008360:	4602      	mov	r2, r0
 8008362:	f240 310f 	movw	r1, #783	@ 0x30f
 8008366:	4b23      	ldr	r3, [pc, #140]	@ (80083f4 <__d2b+0xa8>)
 8008368:	4823      	ldr	r0, [pc, #140]	@ (80083f8 <__d2b+0xac>)
 800836a:	f000 fa4f 	bl	800880c <__assert_func>
 800836e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008372:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008376:	b10d      	cbz	r5, 800837c <__d2b+0x30>
 8008378:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800837c:	9301      	str	r3, [sp, #4]
 800837e:	f1b8 0300 	subs.w	r3, r8, #0
 8008382:	d024      	beq.n	80083ce <__d2b+0x82>
 8008384:	4668      	mov	r0, sp
 8008386:	9300      	str	r3, [sp, #0]
 8008388:	f7ff fd7f 	bl	8007e8a <__lo0bits>
 800838c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008390:	b1d8      	cbz	r0, 80083ca <__d2b+0x7e>
 8008392:	f1c0 0320 	rsb	r3, r0, #32
 8008396:	fa02 f303 	lsl.w	r3, r2, r3
 800839a:	430b      	orrs	r3, r1
 800839c:	40c2      	lsrs	r2, r0
 800839e:	6163      	str	r3, [r4, #20]
 80083a0:	9201      	str	r2, [sp, #4]
 80083a2:	9b01      	ldr	r3, [sp, #4]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	bf0c      	ite	eq
 80083a8:	2201      	moveq	r2, #1
 80083aa:	2202      	movne	r2, #2
 80083ac:	61a3      	str	r3, [r4, #24]
 80083ae:	6122      	str	r2, [r4, #16]
 80083b0:	b1ad      	cbz	r5, 80083de <__d2b+0x92>
 80083b2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80083b6:	4405      	add	r5, r0
 80083b8:	6035      	str	r5, [r6, #0]
 80083ba:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80083be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083c0:	6018      	str	r0, [r3, #0]
 80083c2:	4620      	mov	r0, r4
 80083c4:	b002      	add	sp, #8
 80083c6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80083ca:	6161      	str	r1, [r4, #20]
 80083cc:	e7e9      	b.n	80083a2 <__d2b+0x56>
 80083ce:	a801      	add	r0, sp, #4
 80083d0:	f7ff fd5b 	bl	8007e8a <__lo0bits>
 80083d4:	9b01      	ldr	r3, [sp, #4]
 80083d6:	2201      	movs	r2, #1
 80083d8:	6163      	str	r3, [r4, #20]
 80083da:	3020      	adds	r0, #32
 80083dc:	e7e7      	b.n	80083ae <__d2b+0x62>
 80083de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80083e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80083e6:	6030      	str	r0, [r6, #0]
 80083e8:	6918      	ldr	r0, [r3, #16]
 80083ea:	f7ff fd2f 	bl	8007e4c <__hi0bits>
 80083ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083f2:	e7e4      	b.n	80083be <__d2b+0x72>
 80083f4:	0800a753 	.word	0x0800a753
 80083f8:	0800a775 	.word	0x0800a775

080083fc <__sread>:
 80083fc:	b510      	push	{r4, lr}
 80083fe:	460c      	mov	r4, r1
 8008400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008404:	f000 f9c0 	bl	8008788 <_read_r>
 8008408:	2800      	cmp	r0, #0
 800840a:	bfab      	itete	ge
 800840c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800840e:	89a3      	ldrhlt	r3, [r4, #12]
 8008410:	181b      	addge	r3, r3, r0
 8008412:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008416:	bfac      	ite	ge
 8008418:	6563      	strge	r3, [r4, #84]	@ 0x54
 800841a:	81a3      	strhlt	r3, [r4, #12]
 800841c:	bd10      	pop	{r4, pc}

0800841e <__swrite>:
 800841e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008422:	461f      	mov	r7, r3
 8008424:	898b      	ldrh	r3, [r1, #12]
 8008426:	4605      	mov	r5, r0
 8008428:	05db      	lsls	r3, r3, #23
 800842a:	460c      	mov	r4, r1
 800842c:	4616      	mov	r6, r2
 800842e:	d505      	bpl.n	800843c <__swrite+0x1e>
 8008430:	2302      	movs	r3, #2
 8008432:	2200      	movs	r2, #0
 8008434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008438:	f000 f994 	bl	8008764 <_lseek_r>
 800843c:	89a3      	ldrh	r3, [r4, #12]
 800843e:	4632      	mov	r2, r6
 8008440:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008444:	81a3      	strh	r3, [r4, #12]
 8008446:	4628      	mov	r0, r5
 8008448:	463b      	mov	r3, r7
 800844a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800844e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008452:	f000 b9bb 	b.w	80087cc <_write_r>

08008456 <__sseek>:
 8008456:	b510      	push	{r4, lr}
 8008458:	460c      	mov	r4, r1
 800845a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800845e:	f000 f981 	bl	8008764 <_lseek_r>
 8008462:	1c43      	adds	r3, r0, #1
 8008464:	89a3      	ldrh	r3, [r4, #12]
 8008466:	bf15      	itete	ne
 8008468:	6560      	strne	r0, [r4, #84]	@ 0x54
 800846a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800846e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008472:	81a3      	strheq	r3, [r4, #12]
 8008474:	bf18      	it	ne
 8008476:	81a3      	strhne	r3, [r4, #12]
 8008478:	bd10      	pop	{r4, pc}

0800847a <__sclose>:
 800847a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800847e:	f000 b93f 	b.w	8008700 <_close_r>

08008482 <_realloc_r>:
 8008482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008486:	4680      	mov	r8, r0
 8008488:	4615      	mov	r5, r2
 800848a:	460c      	mov	r4, r1
 800848c:	b921      	cbnz	r1, 8008498 <_realloc_r+0x16>
 800848e:	4611      	mov	r1, r2
 8008490:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008494:	f7ff bafe 	b.w	8007a94 <_malloc_r>
 8008498:	b92a      	cbnz	r2, 80084a6 <_realloc_r+0x24>
 800849a:	f000 f9e9 	bl	8008870 <_free_r>
 800849e:	2400      	movs	r4, #0
 80084a0:	4620      	mov	r0, r4
 80084a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084a6:	f000 fa3d 	bl	8008924 <_malloc_usable_size_r>
 80084aa:	4285      	cmp	r5, r0
 80084ac:	4606      	mov	r6, r0
 80084ae:	d802      	bhi.n	80084b6 <_realloc_r+0x34>
 80084b0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80084b4:	d8f4      	bhi.n	80084a0 <_realloc_r+0x1e>
 80084b6:	4629      	mov	r1, r5
 80084b8:	4640      	mov	r0, r8
 80084ba:	f7ff faeb 	bl	8007a94 <_malloc_r>
 80084be:	4607      	mov	r7, r0
 80084c0:	2800      	cmp	r0, #0
 80084c2:	d0ec      	beq.n	800849e <_realloc_r+0x1c>
 80084c4:	42b5      	cmp	r5, r6
 80084c6:	462a      	mov	r2, r5
 80084c8:	4621      	mov	r1, r4
 80084ca:	bf28      	it	cs
 80084cc:	4632      	movcs	r2, r6
 80084ce:	f000 f98f 	bl	80087f0 <memcpy>
 80084d2:	4621      	mov	r1, r4
 80084d4:	4640      	mov	r0, r8
 80084d6:	f000 f9cb 	bl	8008870 <_free_r>
 80084da:	463c      	mov	r4, r7
 80084dc:	e7e0      	b.n	80084a0 <_realloc_r+0x1e>

080084de <__swbuf_r>:
 80084de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084e0:	460e      	mov	r6, r1
 80084e2:	4614      	mov	r4, r2
 80084e4:	4605      	mov	r5, r0
 80084e6:	b118      	cbz	r0, 80084f0 <__swbuf_r+0x12>
 80084e8:	6a03      	ldr	r3, [r0, #32]
 80084ea:	b90b      	cbnz	r3, 80084f0 <__swbuf_r+0x12>
 80084ec:	f7fe f9e2 	bl	80068b4 <__sinit>
 80084f0:	69a3      	ldr	r3, [r4, #24]
 80084f2:	60a3      	str	r3, [r4, #8]
 80084f4:	89a3      	ldrh	r3, [r4, #12]
 80084f6:	071a      	lsls	r2, r3, #28
 80084f8:	d501      	bpl.n	80084fe <__swbuf_r+0x20>
 80084fa:	6923      	ldr	r3, [r4, #16]
 80084fc:	b943      	cbnz	r3, 8008510 <__swbuf_r+0x32>
 80084fe:	4621      	mov	r1, r4
 8008500:	4628      	mov	r0, r5
 8008502:	f000 f82b 	bl	800855c <__swsetup_r>
 8008506:	b118      	cbz	r0, 8008510 <__swbuf_r+0x32>
 8008508:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800850c:	4638      	mov	r0, r7
 800850e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008510:	6823      	ldr	r3, [r4, #0]
 8008512:	6922      	ldr	r2, [r4, #16]
 8008514:	b2f6      	uxtb	r6, r6
 8008516:	1a98      	subs	r0, r3, r2
 8008518:	6963      	ldr	r3, [r4, #20]
 800851a:	4637      	mov	r7, r6
 800851c:	4283      	cmp	r3, r0
 800851e:	dc05      	bgt.n	800852c <__swbuf_r+0x4e>
 8008520:	4621      	mov	r1, r4
 8008522:	4628      	mov	r0, r5
 8008524:	f7ff fbb6 	bl	8007c94 <_fflush_r>
 8008528:	2800      	cmp	r0, #0
 800852a:	d1ed      	bne.n	8008508 <__swbuf_r+0x2a>
 800852c:	68a3      	ldr	r3, [r4, #8]
 800852e:	3b01      	subs	r3, #1
 8008530:	60a3      	str	r3, [r4, #8]
 8008532:	6823      	ldr	r3, [r4, #0]
 8008534:	1c5a      	adds	r2, r3, #1
 8008536:	6022      	str	r2, [r4, #0]
 8008538:	701e      	strb	r6, [r3, #0]
 800853a:	6962      	ldr	r2, [r4, #20]
 800853c:	1c43      	adds	r3, r0, #1
 800853e:	429a      	cmp	r2, r3
 8008540:	d004      	beq.n	800854c <__swbuf_r+0x6e>
 8008542:	89a3      	ldrh	r3, [r4, #12]
 8008544:	07db      	lsls	r3, r3, #31
 8008546:	d5e1      	bpl.n	800850c <__swbuf_r+0x2e>
 8008548:	2e0a      	cmp	r6, #10
 800854a:	d1df      	bne.n	800850c <__swbuf_r+0x2e>
 800854c:	4621      	mov	r1, r4
 800854e:	4628      	mov	r0, r5
 8008550:	f7ff fba0 	bl	8007c94 <_fflush_r>
 8008554:	2800      	cmp	r0, #0
 8008556:	d0d9      	beq.n	800850c <__swbuf_r+0x2e>
 8008558:	e7d6      	b.n	8008508 <__swbuf_r+0x2a>
	...

0800855c <__swsetup_r>:
 800855c:	b538      	push	{r3, r4, r5, lr}
 800855e:	4b29      	ldr	r3, [pc, #164]	@ (8008604 <__swsetup_r+0xa8>)
 8008560:	4605      	mov	r5, r0
 8008562:	6818      	ldr	r0, [r3, #0]
 8008564:	460c      	mov	r4, r1
 8008566:	b118      	cbz	r0, 8008570 <__swsetup_r+0x14>
 8008568:	6a03      	ldr	r3, [r0, #32]
 800856a:	b90b      	cbnz	r3, 8008570 <__swsetup_r+0x14>
 800856c:	f7fe f9a2 	bl	80068b4 <__sinit>
 8008570:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008574:	0719      	lsls	r1, r3, #28
 8008576:	d422      	bmi.n	80085be <__swsetup_r+0x62>
 8008578:	06da      	lsls	r2, r3, #27
 800857a:	d407      	bmi.n	800858c <__swsetup_r+0x30>
 800857c:	2209      	movs	r2, #9
 800857e:	602a      	str	r2, [r5, #0]
 8008580:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008584:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008588:	81a3      	strh	r3, [r4, #12]
 800858a:	e033      	b.n	80085f4 <__swsetup_r+0x98>
 800858c:	0758      	lsls	r0, r3, #29
 800858e:	d512      	bpl.n	80085b6 <__swsetup_r+0x5a>
 8008590:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008592:	b141      	cbz	r1, 80085a6 <__swsetup_r+0x4a>
 8008594:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008598:	4299      	cmp	r1, r3
 800859a:	d002      	beq.n	80085a2 <__swsetup_r+0x46>
 800859c:	4628      	mov	r0, r5
 800859e:	f000 f967 	bl	8008870 <_free_r>
 80085a2:	2300      	movs	r3, #0
 80085a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80085a6:	89a3      	ldrh	r3, [r4, #12]
 80085a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80085ac:	81a3      	strh	r3, [r4, #12]
 80085ae:	2300      	movs	r3, #0
 80085b0:	6063      	str	r3, [r4, #4]
 80085b2:	6923      	ldr	r3, [r4, #16]
 80085b4:	6023      	str	r3, [r4, #0]
 80085b6:	89a3      	ldrh	r3, [r4, #12]
 80085b8:	f043 0308 	orr.w	r3, r3, #8
 80085bc:	81a3      	strh	r3, [r4, #12]
 80085be:	6923      	ldr	r3, [r4, #16]
 80085c0:	b94b      	cbnz	r3, 80085d6 <__swsetup_r+0x7a>
 80085c2:	89a3      	ldrh	r3, [r4, #12]
 80085c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80085c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085cc:	d003      	beq.n	80085d6 <__swsetup_r+0x7a>
 80085ce:	4621      	mov	r1, r4
 80085d0:	4628      	mov	r0, r5
 80085d2:	f000 f83e 	bl	8008652 <__smakebuf_r>
 80085d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085da:	f013 0201 	ands.w	r2, r3, #1
 80085de:	d00a      	beq.n	80085f6 <__swsetup_r+0x9a>
 80085e0:	2200      	movs	r2, #0
 80085e2:	60a2      	str	r2, [r4, #8]
 80085e4:	6962      	ldr	r2, [r4, #20]
 80085e6:	4252      	negs	r2, r2
 80085e8:	61a2      	str	r2, [r4, #24]
 80085ea:	6922      	ldr	r2, [r4, #16]
 80085ec:	b942      	cbnz	r2, 8008600 <__swsetup_r+0xa4>
 80085ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80085f2:	d1c5      	bne.n	8008580 <__swsetup_r+0x24>
 80085f4:	bd38      	pop	{r3, r4, r5, pc}
 80085f6:	0799      	lsls	r1, r3, #30
 80085f8:	bf58      	it	pl
 80085fa:	6962      	ldrpl	r2, [r4, #20]
 80085fc:	60a2      	str	r2, [r4, #8]
 80085fe:	e7f4      	b.n	80085ea <__swsetup_r+0x8e>
 8008600:	2000      	movs	r0, #0
 8008602:	e7f7      	b.n	80085f4 <__swsetup_r+0x98>
 8008604:	20000028 	.word	0x20000028

08008608 <__swhatbuf_r>:
 8008608:	b570      	push	{r4, r5, r6, lr}
 800860a:	460c      	mov	r4, r1
 800860c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008610:	4615      	mov	r5, r2
 8008612:	2900      	cmp	r1, #0
 8008614:	461e      	mov	r6, r3
 8008616:	b096      	sub	sp, #88	@ 0x58
 8008618:	da0c      	bge.n	8008634 <__swhatbuf_r+0x2c>
 800861a:	89a3      	ldrh	r3, [r4, #12]
 800861c:	2100      	movs	r1, #0
 800861e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008622:	bf14      	ite	ne
 8008624:	2340      	movne	r3, #64	@ 0x40
 8008626:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800862a:	2000      	movs	r0, #0
 800862c:	6031      	str	r1, [r6, #0]
 800862e:	602b      	str	r3, [r5, #0]
 8008630:	b016      	add	sp, #88	@ 0x58
 8008632:	bd70      	pop	{r4, r5, r6, pc}
 8008634:	466a      	mov	r2, sp
 8008636:	f000 f873 	bl	8008720 <_fstat_r>
 800863a:	2800      	cmp	r0, #0
 800863c:	dbed      	blt.n	800861a <__swhatbuf_r+0x12>
 800863e:	9901      	ldr	r1, [sp, #4]
 8008640:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008644:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008648:	4259      	negs	r1, r3
 800864a:	4159      	adcs	r1, r3
 800864c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008650:	e7eb      	b.n	800862a <__swhatbuf_r+0x22>

08008652 <__smakebuf_r>:
 8008652:	898b      	ldrh	r3, [r1, #12]
 8008654:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008656:	079d      	lsls	r5, r3, #30
 8008658:	4606      	mov	r6, r0
 800865a:	460c      	mov	r4, r1
 800865c:	d507      	bpl.n	800866e <__smakebuf_r+0x1c>
 800865e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008662:	6023      	str	r3, [r4, #0]
 8008664:	6123      	str	r3, [r4, #16]
 8008666:	2301      	movs	r3, #1
 8008668:	6163      	str	r3, [r4, #20]
 800866a:	b003      	add	sp, #12
 800866c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800866e:	466a      	mov	r2, sp
 8008670:	ab01      	add	r3, sp, #4
 8008672:	f7ff ffc9 	bl	8008608 <__swhatbuf_r>
 8008676:	9f00      	ldr	r7, [sp, #0]
 8008678:	4605      	mov	r5, r0
 800867a:	4639      	mov	r1, r7
 800867c:	4630      	mov	r0, r6
 800867e:	f7ff fa09 	bl	8007a94 <_malloc_r>
 8008682:	b948      	cbnz	r0, 8008698 <__smakebuf_r+0x46>
 8008684:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008688:	059a      	lsls	r2, r3, #22
 800868a:	d4ee      	bmi.n	800866a <__smakebuf_r+0x18>
 800868c:	f023 0303 	bic.w	r3, r3, #3
 8008690:	f043 0302 	orr.w	r3, r3, #2
 8008694:	81a3      	strh	r3, [r4, #12]
 8008696:	e7e2      	b.n	800865e <__smakebuf_r+0xc>
 8008698:	89a3      	ldrh	r3, [r4, #12]
 800869a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800869e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086a2:	81a3      	strh	r3, [r4, #12]
 80086a4:	9b01      	ldr	r3, [sp, #4]
 80086a6:	6020      	str	r0, [r4, #0]
 80086a8:	b15b      	cbz	r3, 80086c2 <__smakebuf_r+0x70>
 80086aa:	4630      	mov	r0, r6
 80086ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086b0:	f000 f848 	bl	8008744 <_isatty_r>
 80086b4:	b128      	cbz	r0, 80086c2 <__smakebuf_r+0x70>
 80086b6:	89a3      	ldrh	r3, [r4, #12]
 80086b8:	f023 0303 	bic.w	r3, r3, #3
 80086bc:	f043 0301 	orr.w	r3, r3, #1
 80086c0:	81a3      	strh	r3, [r4, #12]
 80086c2:	89a3      	ldrh	r3, [r4, #12]
 80086c4:	431d      	orrs	r5, r3
 80086c6:	81a5      	strh	r5, [r4, #12]
 80086c8:	e7cf      	b.n	800866a <__smakebuf_r+0x18>

080086ca <memmove>:
 80086ca:	4288      	cmp	r0, r1
 80086cc:	b510      	push	{r4, lr}
 80086ce:	eb01 0402 	add.w	r4, r1, r2
 80086d2:	d902      	bls.n	80086da <memmove+0x10>
 80086d4:	4284      	cmp	r4, r0
 80086d6:	4623      	mov	r3, r4
 80086d8:	d807      	bhi.n	80086ea <memmove+0x20>
 80086da:	1e43      	subs	r3, r0, #1
 80086dc:	42a1      	cmp	r1, r4
 80086de:	d008      	beq.n	80086f2 <memmove+0x28>
 80086e0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80086e4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80086e8:	e7f8      	b.n	80086dc <memmove+0x12>
 80086ea:	4601      	mov	r1, r0
 80086ec:	4402      	add	r2, r0
 80086ee:	428a      	cmp	r2, r1
 80086f0:	d100      	bne.n	80086f4 <memmove+0x2a>
 80086f2:	bd10      	pop	{r4, pc}
 80086f4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086f8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80086fc:	e7f7      	b.n	80086ee <memmove+0x24>
	...

08008700 <_close_r>:
 8008700:	b538      	push	{r3, r4, r5, lr}
 8008702:	2300      	movs	r3, #0
 8008704:	4d05      	ldr	r5, [pc, #20]	@ (800871c <_close_r+0x1c>)
 8008706:	4604      	mov	r4, r0
 8008708:	4608      	mov	r0, r1
 800870a:	602b      	str	r3, [r5, #0]
 800870c:	f7fa fcf1 	bl	80030f2 <_close>
 8008710:	1c43      	adds	r3, r0, #1
 8008712:	d102      	bne.n	800871a <_close_r+0x1a>
 8008714:	682b      	ldr	r3, [r5, #0]
 8008716:	b103      	cbz	r3, 800871a <_close_r+0x1a>
 8008718:	6023      	str	r3, [r4, #0]
 800871a:	bd38      	pop	{r3, r4, r5, pc}
 800871c:	2000094c 	.word	0x2000094c

08008720 <_fstat_r>:
 8008720:	b538      	push	{r3, r4, r5, lr}
 8008722:	2300      	movs	r3, #0
 8008724:	4d06      	ldr	r5, [pc, #24]	@ (8008740 <_fstat_r+0x20>)
 8008726:	4604      	mov	r4, r0
 8008728:	4608      	mov	r0, r1
 800872a:	4611      	mov	r1, r2
 800872c:	602b      	str	r3, [r5, #0]
 800872e:	f7fa fceb 	bl	8003108 <_fstat>
 8008732:	1c43      	adds	r3, r0, #1
 8008734:	d102      	bne.n	800873c <_fstat_r+0x1c>
 8008736:	682b      	ldr	r3, [r5, #0]
 8008738:	b103      	cbz	r3, 800873c <_fstat_r+0x1c>
 800873a:	6023      	str	r3, [r4, #0]
 800873c:	bd38      	pop	{r3, r4, r5, pc}
 800873e:	bf00      	nop
 8008740:	2000094c 	.word	0x2000094c

08008744 <_isatty_r>:
 8008744:	b538      	push	{r3, r4, r5, lr}
 8008746:	2300      	movs	r3, #0
 8008748:	4d05      	ldr	r5, [pc, #20]	@ (8008760 <_isatty_r+0x1c>)
 800874a:	4604      	mov	r4, r0
 800874c:	4608      	mov	r0, r1
 800874e:	602b      	str	r3, [r5, #0]
 8008750:	f7fa fce9 	bl	8003126 <_isatty>
 8008754:	1c43      	adds	r3, r0, #1
 8008756:	d102      	bne.n	800875e <_isatty_r+0x1a>
 8008758:	682b      	ldr	r3, [r5, #0]
 800875a:	b103      	cbz	r3, 800875e <_isatty_r+0x1a>
 800875c:	6023      	str	r3, [r4, #0]
 800875e:	bd38      	pop	{r3, r4, r5, pc}
 8008760:	2000094c 	.word	0x2000094c

08008764 <_lseek_r>:
 8008764:	b538      	push	{r3, r4, r5, lr}
 8008766:	4604      	mov	r4, r0
 8008768:	4608      	mov	r0, r1
 800876a:	4611      	mov	r1, r2
 800876c:	2200      	movs	r2, #0
 800876e:	4d05      	ldr	r5, [pc, #20]	@ (8008784 <_lseek_r+0x20>)
 8008770:	602a      	str	r2, [r5, #0]
 8008772:	461a      	mov	r2, r3
 8008774:	f7fa fce1 	bl	800313a <_lseek>
 8008778:	1c43      	adds	r3, r0, #1
 800877a:	d102      	bne.n	8008782 <_lseek_r+0x1e>
 800877c:	682b      	ldr	r3, [r5, #0]
 800877e:	b103      	cbz	r3, 8008782 <_lseek_r+0x1e>
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	bd38      	pop	{r3, r4, r5, pc}
 8008784:	2000094c 	.word	0x2000094c

08008788 <_read_r>:
 8008788:	b538      	push	{r3, r4, r5, lr}
 800878a:	4604      	mov	r4, r0
 800878c:	4608      	mov	r0, r1
 800878e:	4611      	mov	r1, r2
 8008790:	2200      	movs	r2, #0
 8008792:	4d05      	ldr	r5, [pc, #20]	@ (80087a8 <_read_r+0x20>)
 8008794:	602a      	str	r2, [r5, #0]
 8008796:	461a      	mov	r2, r3
 8008798:	f7fa fc8e 	bl	80030b8 <_read>
 800879c:	1c43      	adds	r3, r0, #1
 800879e:	d102      	bne.n	80087a6 <_read_r+0x1e>
 80087a0:	682b      	ldr	r3, [r5, #0]
 80087a2:	b103      	cbz	r3, 80087a6 <_read_r+0x1e>
 80087a4:	6023      	str	r3, [r4, #0]
 80087a6:	bd38      	pop	{r3, r4, r5, pc}
 80087a8:	2000094c 	.word	0x2000094c

080087ac <_sbrk_r>:
 80087ac:	b538      	push	{r3, r4, r5, lr}
 80087ae:	2300      	movs	r3, #0
 80087b0:	4d05      	ldr	r5, [pc, #20]	@ (80087c8 <_sbrk_r+0x1c>)
 80087b2:	4604      	mov	r4, r0
 80087b4:	4608      	mov	r0, r1
 80087b6:	602b      	str	r3, [r5, #0]
 80087b8:	f7fa fccc 	bl	8003154 <_sbrk>
 80087bc:	1c43      	adds	r3, r0, #1
 80087be:	d102      	bne.n	80087c6 <_sbrk_r+0x1a>
 80087c0:	682b      	ldr	r3, [r5, #0]
 80087c2:	b103      	cbz	r3, 80087c6 <_sbrk_r+0x1a>
 80087c4:	6023      	str	r3, [r4, #0]
 80087c6:	bd38      	pop	{r3, r4, r5, pc}
 80087c8:	2000094c 	.word	0x2000094c

080087cc <_write_r>:
 80087cc:	b538      	push	{r3, r4, r5, lr}
 80087ce:	4604      	mov	r4, r0
 80087d0:	4608      	mov	r0, r1
 80087d2:	4611      	mov	r1, r2
 80087d4:	2200      	movs	r2, #0
 80087d6:	4d05      	ldr	r5, [pc, #20]	@ (80087ec <_write_r+0x20>)
 80087d8:	602a      	str	r2, [r5, #0]
 80087da:	461a      	mov	r2, r3
 80087dc:	f7f9 fdce 	bl	800237c <_write>
 80087e0:	1c43      	adds	r3, r0, #1
 80087e2:	d102      	bne.n	80087ea <_write_r+0x1e>
 80087e4:	682b      	ldr	r3, [r5, #0]
 80087e6:	b103      	cbz	r3, 80087ea <_write_r+0x1e>
 80087e8:	6023      	str	r3, [r4, #0]
 80087ea:	bd38      	pop	{r3, r4, r5, pc}
 80087ec:	2000094c 	.word	0x2000094c

080087f0 <memcpy>:
 80087f0:	440a      	add	r2, r1
 80087f2:	4291      	cmp	r1, r2
 80087f4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80087f8:	d100      	bne.n	80087fc <memcpy+0xc>
 80087fa:	4770      	bx	lr
 80087fc:	b510      	push	{r4, lr}
 80087fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008802:	4291      	cmp	r1, r2
 8008804:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008808:	d1f9      	bne.n	80087fe <memcpy+0xe>
 800880a:	bd10      	pop	{r4, pc}

0800880c <__assert_func>:
 800880c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800880e:	4614      	mov	r4, r2
 8008810:	461a      	mov	r2, r3
 8008812:	4b09      	ldr	r3, [pc, #36]	@ (8008838 <__assert_func+0x2c>)
 8008814:	4605      	mov	r5, r0
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	68d8      	ldr	r0, [r3, #12]
 800881a:	b954      	cbnz	r4, 8008832 <__assert_func+0x26>
 800881c:	4b07      	ldr	r3, [pc, #28]	@ (800883c <__assert_func+0x30>)
 800881e:	461c      	mov	r4, r3
 8008820:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008824:	9100      	str	r1, [sp, #0]
 8008826:	462b      	mov	r3, r5
 8008828:	4905      	ldr	r1, [pc, #20]	@ (8008840 <__assert_func+0x34>)
 800882a:	f000 f883 	bl	8008934 <fiprintf>
 800882e:	f000 f8a0 	bl	8008972 <abort>
 8008832:	4b04      	ldr	r3, [pc, #16]	@ (8008844 <__assert_func+0x38>)
 8008834:	e7f4      	b.n	8008820 <__assert_func+0x14>
 8008836:	bf00      	nop
 8008838:	20000028 	.word	0x20000028
 800883c:	0800aa16 	.word	0x0800aa16
 8008840:	0800a9e8 	.word	0x0800a9e8
 8008844:	0800a9db 	.word	0x0800a9db

08008848 <_calloc_r>:
 8008848:	b570      	push	{r4, r5, r6, lr}
 800884a:	fba1 5402 	umull	r5, r4, r1, r2
 800884e:	b93c      	cbnz	r4, 8008860 <_calloc_r+0x18>
 8008850:	4629      	mov	r1, r5
 8008852:	f7ff f91f 	bl	8007a94 <_malloc_r>
 8008856:	4606      	mov	r6, r0
 8008858:	b928      	cbnz	r0, 8008866 <_calloc_r+0x1e>
 800885a:	2600      	movs	r6, #0
 800885c:	4630      	mov	r0, r6
 800885e:	bd70      	pop	{r4, r5, r6, pc}
 8008860:	220c      	movs	r2, #12
 8008862:	6002      	str	r2, [r0, #0]
 8008864:	e7f9      	b.n	800885a <_calloc_r+0x12>
 8008866:	462a      	mov	r2, r5
 8008868:	4621      	mov	r1, r4
 800886a:	f7fe f8f9 	bl	8006a60 <memset>
 800886e:	e7f5      	b.n	800885c <_calloc_r+0x14>

08008870 <_free_r>:
 8008870:	b538      	push	{r3, r4, r5, lr}
 8008872:	4605      	mov	r5, r0
 8008874:	2900      	cmp	r1, #0
 8008876:	d040      	beq.n	80088fa <_free_r+0x8a>
 8008878:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800887c:	1f0c      	subs	r4, r1, #4
 800887e:	2b00      	cmp	r3, #0
 8008880:	bfb8      	it	lt
 8008882:	18e4      	addlt	r4, r4, r3
 8008884:	f7ff fa2e 	bl	8007ce4 <__malloc_lock>
 8008888:	4a1c      	ldr	r2, [pc, #112]	@ (80088fc <_free_r+0x8c>)
 800888a:	6813      	ldr	r3, [r2, #0]
 800888c:	b933      	cbnz	r3, 800889c <_free_r+0x2c>
 800888e:	6063      	str	r3, [r4, #4]
 8008890:	6014      	str	r4, [r2, #0]
 8008892:	4628      	mov	r0, r5
 8008894:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008898:	f7ff ba2a 	b.w	8007cf0 <__malloc_unlock>
 800889c:	42a3      	cmp	r3, r4
 800889e:	d908      	bls.n	80088b2 <_free_r+0x42>
 80088a0:	6820      	ldr	r0, [r4, #0]
 80088a2:	1821      	adds	r1, r4, r0
 80088a4:	428b      	cmp	r3, r1
 80088a6:	bf01      	itttt	eq
 80088a8:	6819      	ldreq	r1, [r3, #0]
 80088aa:	685b      	ldreq	r3, [r3, #4]
 80088ac:	1809      	addeq	r1, r1, r0
 80088ae:	6021      	streq	r1, [r4, #0]
 80088b0:	e7ed      	b.n	800888e <_free_r+0x1e>
 80088b2:	461a      	mov	r2, r3
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	b10b      	cbz	r3, 80088bc <_free_r+0x4c>
 80088b8:	42a3      	cmp	r3, r4
 80088ba:	d9fa      	bls.n	80088b2 <_free_r+0x42>
 80088bc:	6811      	ldr	r1, [r2, #0]
 80088be:	1850      	adds	r0, r2, r1
 80088c0:	42a0      	cmp	r0, r4
 80088c2:	d10b      	bne.n	80088dc <_free_r+0x6c>
 80088c4:	6820      	ldr	r0, [r4, #0]
 80088c6:	4401      	add	r1, r0
 80088c8:	1850      	adds	r0, r2, r1
 80088ca:	4283      	cmp	r3, r0
 80088cc:	6011      	str	r1, [r2, #0]
 80088ce:	d1e0      	bne.n	8008892 <_free_r+0x22>
 80088d0:	6818      	ldr	r0, [r3, #0]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	4408      	add	r0, r1
 80088d6:	6010      	str	r0, [r2, #0]
 80088d8:	6053      	str	r3, [r2, #4]
 80088da:	e7da      	b.n	8008892 <_free_r+0x22>
 80088dc:	d902      	bls.n	80088e4 <_free_r+0x74>
 80088de:	230c      	movs	r3, #12
 80088e0:	602b      	str	r3, [r5, #0]
 80088e2:	e7d6      	b.n	8008892 <_free_r+0x22>
 80088e4:	6820      	ldr	r0, [r4, #0]
 80088e6:	1821      	adds	r1, r4, r0
 80088e8:	428b      	cmp	r3, r1
 80088ea:	bf01      	itttt	eq
 80088ec:	6819      	ldreq	r1, [r3, #0]
 80088ee:	685b      	ldreq	r3, [r3, #4]
 80088f0:	1809      	addeq	r1, r1, r0
 80088f2:	6021      	streq	r1, [r4, #0]
 80088f4:	6063      	str	r3, [r4, #4]
 80088f6:	6054      	str	r4, [r2, #4]
 80088f8:	e7cb      	b.n	8008892 <_free_r+0x22>
 80088fa:	bd38      	pop	{r3, r4, r5, pc}
 80088fc:	20000948 	.word	0x20000948

08008900 <__ascii_mbtowc>:
 8008900:	b082      	sub	sp, #8
 8008902:	b901      	cbnz	r1, 8008906 <__ascii_mbtowc+0x6>
 8008904:	a901      	add	r1, sp, #4
 8008906:	b142      	cbz	r2, 800891a <__ascii_mbtowc+0x1a>
 8008908:	b14b      	cbz	r3, 800891e <__ascii_mbtowc+0x1e>
 800890a:	7813      	ldrb	r3, [r2, #0]
 800890c:	600b      	str	r3, [r1, #0]
 800890e:	7812      	ldrb	r2, [r2, #0]
 8008910:	1e10      	subs	r0, r2, #0
 8008912:	bf18      	it	ne
 8008914:	2001      	movne	r0, #1
 8008916:	b002      	add	sp, #8
 8008918:	4770      	bx	lr
 800891a:	4610      	mov	r0, r2
 800891c:	e7fb      	b.n	8008916 <__ascii_mbtowc+0x16>
 800891e:	f06f 0001 	mvn.w	r0, #1
 8008922:	e7f8      	b.n	8008916 <__ascii_mbtowc+0x16>

08008924 <_malloc_usable_size_r>:
 8008924:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008928:	1f18      	subs	r0, r3, #4
 800892a:	2b00      	cmp	r3, #0
 800892c:	bfbc      	itt	lt
 800892e:	580b      	ldrlt	r3, [r1, r0]
 8008930:	18c0      	addlt	r0, r0, r3
 8008932:	4770      	bx	lr

08008934 <fiprintf>:
 8008934:	b40e      	push	{r1, r2, r3}
 8008936:	b503      	push	{r0, r1, lr}
 8008938:	4601      	mov	r1, r0
 800893a:	ab03      	add	r3, sp, #12
 800893c:	4805      	ldr	r0, [pc, #20]	@ (8008954 <fiprintf+0x20>)
 800893e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008942:	6800      	ldr	r0, [r0, #0]
 8008944:	9301      	str	r3, [sp, #4]
 8008946:	f000 f843 	bl	80089d0 <_vfiprintf_r>
 800894a:	b002      	add	sp, #8
 800894c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008950:	b003      	add	sp, #12
 8008952:	4770      	bx	lr
 8008954:	20000028 	.word	0x20000028

08008958 <__ascii_wctomb>:
 8008958:	4603      	mov	r3, r0
 800895a:	4608      	mov	r0, r1
 800895c:	b141      	cbz	r1, 8008970 <__ascii_wctomb+0x18>
 800895e:	2aff      	cmp	r2, #255	@ 0xff
 8008960:	d904      	bls.n	800896c <__ascii_wctomb+0x14>
 8008962:	228a      	movs	r2, #138	@ 0x8a
 8008964:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008968:	601a      	str	r2, [r3, #0]
 800896a:	4770      	bx	lr
 800896c:	2001      	movs	r0, #1
 800896e:	700a      	strb	r2, [r1, #0]
 8008970:	4770      	bx	lr

08008972 <abort>:
 8008972:	2006      	movs	r0, #6
 8008974:	b508      	push	{r3, lr}
 8008976:	f000 f96b 	bl	8008c50 <raise>
 800897a:	2001      	movs	r0, #1
 800897c:	f7fa fb91 	bl	80030a2 <_exit>

08008980 <__sfputc_r>:
 8008980:	6893      	ldr	r3, [r2, #8]
 8008982:	b410      	push	{r4}
 8008984:	3b01      	subs	r3, #1
 8008986:	2b00      	cmp	r3, #0
 8008988:	6093      	str	r3, [r2, #8]
 800898a:	da07      	bge.n	800899c <__sfputc_r+0x1c>
 800898c:	6994      	ldr	r4, [r2, #24]
 800898e:	42a3      	cmp	r3, r4
 8008990:	db01      	blt.n	8008996 <__sfputc_r+0x16>
 8008992:	290a      	cmp	r1, #10
 8008994:	d102      	bne.n	800899c <__sfputc_r+0x1c>
 8008996:	bc10      	pop	{r4}
 8008998:	f7ff bda1 	b.w	80084de <__swbuf_r>
 800899c:	6813      	ldr	r3, [r2, #0]
 800899e:	1c58      	adds	r0, r3, #1
 80089a0:	6010      	str	r0, [r2, #0]
 80089a2:	7019      	strb	r1, [r3, #0]
 80089a4:	4608      	mov	r0, r1
 80089a6:	bc10      	pop	{r4}
 80089a8:	4770      	bx	lr

080089aa <__sfputs_r>:
 80089aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ac:	4606      	mov	r6, r0
 80089ae:	460f      	mov	r7, r1
 80089b0:	4614      	mov	r4, r2
 80089b2:	18d5      	adds	r5, r2, r3
 80089b4:	42ac      	cmp	r4, r5
 80089b6:	d101      	bne.n	80089bc <__sfputs_r+0x12>
 80089b8:	2000      	movs	r0, #0
 80089ba:	e007      	b.n	80089cc <__sfputs_r+0x22>
 80089bc:	463a      	mov	r2, r7
 80089be:	4630      	mov	r0, r6
 80089c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089c4:	f7ff ffdc 	bl	8008980 <__sfputc_r>
 80089c8:	1c43      	adds	r3, r0, #1
 80089ca:	d1f3      	bne.n	80089b4 <__sfputs_r+0xa>
 80089cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080089d0 <_vfiprintf_r>:
 80089d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089d4:	460d      	mov	r5, r1
 80089d6:	4614      	mov	r4, r2
 80089d8:	4698      	mov	r8, r3
 80089da:	4606      	mov	r6, r0
 80089dc:	b09d      	sub	sp, #116	@ 0x74
 80089de:	b118      	cbz	r0, 80089e8 <_vfiprintf_r+0x18>
 80089e0:	6a03      	ldr	r3, [r0, #32]
 80089e2:	b90b      	cbnz	r3, 80089e8 <_vfiprintf_r+0x18>
 80089e4:	f7fd ff66 	bl	80068b4 <__sinit>
 80089e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089ea:	07d9      	lsls	r1, r3, #31
 80089ec:	d405      	bmi.n	80089fa <_vfiprintf_r+0x2a>
 80089ee:	89ab      	ldrh	r3, [r5, #12]
 80089f0:	059a      	lsls	r2, r3, #22
 80089f2:	d402      	bmi.n	80089fa <_vfiprintf_r+0x2a>
 80089f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089f6:	f7fe f86a 	bl	8006ace <__retarget_lock_acquire_recursive>
 80089fa:	89ab      	ldrh	r3, [r5, #12]
 80089fc:	071b      	lsls	r3, r3, #28
 80089fe:	d501      	bpl.n	8008a04 <_vfiprintf_r+0x34>
 8008a00:	692b      	ldr	r3, [r5, #16]
 8008a02:	b99b      	cbnz	r3, 8008a2c <_vfiprintf_r+0x5c>
 8008a04:	4629      	mov	r1, r5
 8008a06:	4630      	mov	r0, r6
 8008a08:	f7ff fda8 	bl	800855c <__swsetup_r>
 8008a0c:	b170      	cbz	r0, 8008a2c <_vfiprintf_r+0x5c>
 8008a0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a10:	07dc      	lsls	r4, r3, #31
 8008a12:	d504      	bpl.n	8008a1e <_vfiprintf_r+0x4e>
 8008a14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a18:	b01d      	add	sp, #116	@ 0x74
 8008a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a1e:	89ab      	ldrh	r3, [r5, #12]
 8008a20:	0598      	lsls	r0, r3, #22
 8008a22:	d4f7      	bmi.n	8008a14 <_vfiprintf_r+0x44>
 8008a24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a26:	f7fe f853 	bl	8006ad0 <__retarget_lock_release_recursive>
 8008a2a:	e7f3      	b.n	8008a14 <_vfiprintf_r+0x44>
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a30:	2320      	movs	r3, #32
 8008a32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a36:	2330      	movs	r3, #48	@ 0x30
 8008a38:	f04f 0901 	mov.w	r9, #1
 8008a3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a40:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008bec <_vfiprintf_r+0x21c>
 8008a44:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a48:	4623      	mov	r3, r4
 8008a4a:	469a      	mov	sl, r3
 8008a4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a50:	b10a      	cbz	r2, 8008a56 <_vfiprintf_r+0x86>
 8008a52:	2a25      	cmp	r2, #37	@ 0x25
 8008a54:	d1f9      	bne.n	8008a4a <_vfiprintf_r+0x7a>
 8008a56:	ebba 0b04 	subs.w	fp, sl, r4
 8008a5a:	d00b      	beq.n	8008a74 <_vfiprintf_r+0xa4>
 8008a5c:	465b      	mov	r3, fp
 8008a5e:	4622      	mov	r2, r4
 8008a60:	4629      	mov	r1, r5
 8008a62:	4630      	mov	r0, r6
 8008a64:	f7ff ffa1 	bl	80089aa <__sfputs_r>
 8008a68:	3001      	adds	r0, #1
 8008a6a:	f000 80a7 	beq.w	8008bbc <_vfiprintf_r+0x1ec>
 8008a6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a70:	445a      	add	r2, fp
 8008a72:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a74:	f89a 3000 	ldrb.w	r3, [sl]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	f000 809f 	beq.w	8008bbc <_vfiprintf_r+0x1ec>
 8008a7e:	2300      	movs	r3, #0
 8008a80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a88:	f10a 0a01 	add.w	sl, sl, #1
 8008a8c:	9304      	str	r3, [sp, #16]
 8008a8e:	9307      	str	r3, [sp, #28]
 8008a90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a94:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a96:	4654      	mov	r4, sl
 8008a98:	2205      	movs	r2, #5
 8008a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a9e:	4853      	ldr	r0, [pc, #332]	@ (8008bec <_vfiprintf_r+0x21c>)
 8008aa0:	f7fe f817 	bl	8006ad2 <memchr>
 8008aa4:	9a04      	ldr	r2, [sp, #16]
 8008aa6:	b9d8      	cbnz	r0, 8008ae0 <_vfiprintf_r+0x110>
 8008aa8:	06d1      	lsls	r1, r2, #27
 8008aaa:	bf44      	itt	mi
 8008aac:	2320      	movmi	r3, #32
 8008aae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ab2:	0713      	lsls	r3, r2, #28
 8008ab4:	bf44      	itt	mi
 8008ab6:	232b      	movmi	r3, #43	@ 0x2b
 8008ab8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008abc:	f89a 3000 	ldrb.w	r3, [sl]
 8008ac0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ac2:	d015      	beq.n	8008af0 <_vfiprintf_r+0x120>
 8008ac4:	4654      	mov	r4, sl
 8008ac6:	2000      	movs	r0, #0
 8008ac8:	f04f 0c0a 	mov.w	ip, #10
 8008acc:	9a07      	ldr	r2, [sp, #28]
 8008ace:	4621      	mov	r1, r4
 8008ad0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ad4:	3b30      	subs	r3, #48	@ 0x30
 8008ad6:	2b09      	cmp	r3, #9
 8008ad8:	d94b      	bls.n	8008b72 <_vfiprintf_r+0x1a2>
 8008ada:	b1b0      	cbz	r0, 8008b0a <_vfiprintf_r+0x13a>
 8008adc:	9207      	str	r2, [sp, #28]
 8008ade:	e014      	b.n	8008b0a <_vfiprintf_r+0x13a>
 8008ae0:	eba0 0308 	sub.w	r3, r0, r8
 8008ae4:	fa09 f303 	lsl.w	r3, r9, r3
 8008ae8:	4313      	orrs	r3, r2
 8008aea:	46a2      	mov	sl, r4
 8008aec:	9304      	str	r3, [sp, #16]
 8008aee:	e7d2      	b.n	8008a96 <_vfiprintf_r+0xc6>
 8008af0:	9b03      	ldr	r3, [sp, #12]
 8008af2:	1d19      	adds	r1, r3, #4
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	9103      	str	r1, [sp, #12]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	bfbb      	ittet	lt
 8008afc:	425b      	neglt	r3, r3
 8008afe:	f042 0202 	orrlt.w	r2, r2, #2
 8008b02:	9307      	strge	r3, [sp, #28]
 8008b04:	9307      	strlt	r3, [sp, #28]
 8008b06:	bfb8      	it	lt
 8008b08:	9204      	strlt	r2, [sp, #16]
 8008b0a:	7823      	ldrb	r3, [r4, #0]
 8008b0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b0e:	d10a      	bne.n	8008b26 <_vfiprintf_r+0x156>
 8008b10:	7863      	ldrb	r3, [r4, #1]
 8008b12:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b14:	d132      	bne.n	8008b7c <_vfiprintf_r+0x1ac>
 8008b16:	9b03      	ldr	r3, [sp, #12]
 8008b18:	3402      	adds	r4, #2
 8008b1a:	1d1a      	adds	r2, r3, #4
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	9203      	str	r2, [sp, #12]
 8008b20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b24:	9305      	str	r3, [sp, #20]
 8008b26:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008bf0 <_vfiprintf_r+0x220>
 8008b2a:	2203      	movs	r2, #3
 8008b2c:	4650      	mov	r0, sl
 8008b2e:	7821      	ldrb	r1, [r4, #0]
 8008b30:	f7fd ffcf 	bl	8006ad2 <memchr>
 8008b34:	b138      	cbz	r0, 8008b46 <_vfiprintf_r+0x176>
 8008b36:	2240      	movs	r2, #64	@ 0x40
 8008b38:	9b04      	ldr	r3, [sp, #16]
 8008b3a:	eba0 000a 	sub.w	r0, r0, sl
 8008b3e:	4082      	lsls	r2, r0
 8008b40:	4313      	orrs	r3, r2
 8008b42:	3401      	adds	r4, #1
 8008b44:	9304      	str	r3, [sp, #16]
 8008b46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b4a:	2206      	movs	r2, #6
 8008b4c:	4829      	ldr	r0, [pc, #164]	@ (8008bf4 <_vfiprintf_r+0x224>)
 8008b4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b52:	f7fd ffbe 	bl	8006ad2 <memchr>
 8008b56:	2800      	cmp	r0, #0
 8008b58:	d03f      	beq.n	8008bda <_vfiprintf_r+0x20a>
 8008b5a:	4b27      	ldr	r3, [pc, #156]	@ (8008bf8 <_vfiprintf_r+0x228>)
 8008b5c:	bb1b      	cbnz	r3, 8008ba6 <_vfiprintf_r+0x1d6>
 8008b5e:	9b03      	ldr	r3, [sp, #12]
 8008b60:	3307      	adds	r3, #7
 8008b62:	f023 0307 	bic.w	r3, r3, #7
 8008b66:	3308      	adds	r3, #8
 8008b68:	9303      	str	r3, [sp, #12]
 8008b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b6c:	443b      	add	r3, r7
 8008b6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b70:	e76a      	b.n	8008a48 <_vfiprintf_r+0x78>
 8008b72:	460c      	mov	r4, r1
 8008b74:	2001      	movs	r0, #1
 8008b76:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b7a:	e7a8      	b.n	8008ace <_vfiprintf_r+0xfe>
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	f04f 0c0a 	mov.w	ip, #10
 8008b82:	4619      	mov	r1, r3
 8008b84:	3401      	adds	r4, #1
 8008b86:	9305      	str	r3, [sp, #20]
 8008b88:	4620      	mov	r0, r4
 8008b8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b8e:	3a30      	subs	r2, #48	@ 0x30
 8008b90:	2a09      	cmp	r2, #9
 8008b92:	d903      	bls.n	8008b9c <_vfiprintf_r+0x1cc>
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d0c6      	beq.n	8008b26 <_vfiprintf_r+0x156>
 8008b98:	9105      	str	r1, [sp, #20]
 8008b9a:	e7c4      	b.n	8008b26 <_vfiprintf_r+0x156>
 8008b9c:	4604      	mov	r4, r0
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ba4:	e7f0      	b.n	8008b88 <_vfiprintf_r+0x1b8>
 8008ba6:	ab03      	add	r3, sp, #12
 8008ba8:	9300      	str	r3, [sp, #0]
 8008baa:	462a      	mov	r2, r5
 8008bac:	4630      	mov	r0, r6
 8008bae:	4b13      	ldr	r3, [pc, #76]	@ (8008bfc <_vfiprintf_r+0x22c>)
 8008bb0:	a904      	add	r1, sp, #16
 8008bb2:	f7fd fa15 	bl	8005fe0 <_printf_float>
 8008bb6:	4607      	mov	r7, r0
 8008bb8:	1c78      	adds	r0, r7, #1
 8008bba:	d1d6      	bne.n	8008b6a <_vfiprintf_r+0x19a>
 8008bbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008bbe:	07d9      	lsls	r1, r3, #31
 8008bc0:	d405      	bmi.n	8008bce <_vfiprintf_r+0x1fe>
 8008bc2:	89ab      	ldrh	r3, [r5, #12]
 8008bc4:	059a      	lsls	r2, r3, #22
 8008bc6:	d402      	bmi.n	8008bce <_vfiprintf_r+0x1fe>
 8008bc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bca:	f7fd ff81 	bl	8006ad0 <__retarget_lock_release_recursive>
 8008bce:	89ab      	ldrh	r3, [r5, #12]
 8008bd0:	065b      	lsls	r3, r3, #25
 8008bd2:	f53f af1f 	bmi.w	8008a14 <_vfiprintf_r+0x44>
 8008bd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008bd8:	e71e      	b.n	8008a18 <_vfiprintf_r+0x48>
 8008bda:	ab03      	add	r3, sp, #12
 8008bdc:	9300      	str	r3, [sp, #0]
 8008bde:	462a      	mov	r2, r5
 8008be0:	4630      	mov	r0, r6
 8008be2:	4b06      	ldr	r3, [pc, #24]	@ (8008bfc <_vfiprintf_r+0x22c>)
 8008be4:	a904      	add	r1, sp, #16
 8008be6:	f7fd fc99 	bl	800651c <_printf_i>
 8008bea:	e7e4      	b.n	8008bb6 <_vfiprintf_r+0x1e6>
 8008bec:	0800a764 	.word	0x0800a764
 8008bf0:	0800a76a 	.word	0x0800a76a
 8008bf4:	0800a76e 	.word	0x0800a76e
 8008bf8:	08005fe1 	.word	0x08005fe1
 8008bfc:	080089ab 	.word	0x080089ab

08008c00 <_raise_r>:
 8008c00:	291f      	cmp	r1, #31
 8008c02:	b538      	push	{r3, r4, r5, lr}
 8008c04:	4605      	mov	r5, r0
 8008c06:	460c      	mov	r4, r1
 8008c08:	d904      	bls.n	8008c14 <_raise_r+0x14>
 8008c0a:	2316      	movs	r3, #22
 8008c0c:	6003      	str	r3, [r0, #0]
 8008c0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c12:	bd38      	pop	{r3, r4, r5, pc}
 8008c14:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008c16:	b112      	cbz	r2, 8008c1e <_raise_r+0x1e>
 8008c18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c1c:	b94b      	cbnz	r3, 8008c32 <_raise_r+0x32>
 8008c1e:	4628      	mov	r0, r5
 8008c20:	f000 f830 	bl	8008c84 <_getpid_r>
 8008c24:	4622      	mov	r2, r4
 8008c26:	4601      	mov	r1, r0
 8008c28:	4628      	mov	r0, r5
 8008c2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c2e:	f000 b817 	b.w	8008c60 <_kill_r>
 8008c32:	2b01      	cmp	r3, #1
 8008c34:	d00a      	beq.n	8008c4c <_raise_r+0x4c>
 8008c36:	1c59      	adds	r1, r3, #1
 8008c38:	d103      	bne.n	8008c42 <_raise_r+0x42>
 8008c3a:	2316      	movs	r3, #22
 8008c3c:	6003      	str	r3, [r0, #0]
 8008c3e:	2001      	movs	r0, #1
 8008c40:	e7e7      	b.n	8008c12 <_raise_r+0x12>
 8008c42:	2100      	movs	r1, #0
 8008c44:	4620      	mov	r0, r4
 8008c46:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008c4a:	4798      	blx	r3
 8008c4c:	2000      	movs	r0, #0
 8008c4e:	e7e0      	b.n	8008c12 <_raise_r+0x12>

08008c50 <raise>:
 8008c50:	4b02      	ldr	r3, [pc, #8]	@ (8008c5c <raise+0xc>)
 8008c52:	4601      	mov	r1, r0
 8008c54:	6818      	ldr	r0, [r3, #0]
 8008c56:	f7ff bfd3 	b.w	8008c00 <_raise_r>
 8008c5a:	bf00      	nop
 8008c5c:	20000028 	.word	0x20000028

08008c60 <_kill_r>:
 8008c60:	b538      	push	{r3, r4, r5, lr}
 8008c62:	2300      	movs	r3, #0
 8008c64:	4d06      	ldr	r5, [pc, #24]	@ (8008c80 <_kill_r+0x20>)
 8008c66:	4604      	mov	r4, r0
 8008c68:	4608      	mov	r0, r1
 8008c6a:	4611      	mov	r1, r2
 8008c6c:	602b      	str	r3, [r5, #0]
 8008c6e:	f7fa fa08 	bl	8003082 <_kill>
 8008c72:	1c43      	adds	r3, r0, #1
 8008c74:	d102      	bne.n	8008c7c <_kill_r+0x1c>
 8008c76:	682b      	ldr	r3, [r5, #0]
 8008c78:	b103      	cbz	r3, 8008c7c <_kill_r+0x1c>
 8008c7a:	6023      	str	r3, [r4, #0]
 8008c7c:	bd38      	pop	{r3, r4, r5, pc}
 8008c7e:	bf00      	nop
 8008c80:	2000094c 	.word	0x2000094c

08008c84 <_getpid_r>:
 8008c84:	f7fa b9f6 	b.w	8003074 <_getpid>

08008c88 <_init>:
 8008c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c8a:	bf00      	nop
 8008c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c8e:	bc08      	pop	{r3}
 8008c90:	469e      	mov	lr, r3
 8008c92:	4770      	bx	lr

08008c94 <_fini>:
 8008c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c96:	bf00      	nop
 8008c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c9a:	bc08      	pop	{r3}
 8008c9c:	469e      	mov	lr, r3
 8008c9e:	4770      	bx	lr
