1674111865 /home/linux/ieng6/ee260bwi23/public/PDKdata/verilog/tcbn65gplus.v
1679595702 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/netlist/fullchip.pnr.v
1679595702 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/netlist/fullchip.out.v
1679601104 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/fullchip.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/controller.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/core.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/sync.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/sfp_row.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/mac_col.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/mac_8in.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/mac_array.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/sram_w16.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/ofifo.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/fifo_depth16.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/fifo_mux_16_1.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/fifo_mux_8_1.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/fifo_mux_2_1.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/fifo_top.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/fifo_depth64.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/norm.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/sync_2d.v
1679595700 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/icg.v
1679601343 /home/linux/ieng6/ee260bwi23/rkarki/ee260b/project/Final_merged_2/rtl_sim/verilog/fullchip_tb.v
