PPA Report for separate_addr_regfile.v (Module: separate_addr_regfile)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 180
FF Count: 512
IO Count: 76
Cell Count: 891

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 223.80 MHz
End-to-End Path Delay: 6.201 ns
Reg-to-Reg Critical Path Delay: 4.034 ns

POWER METRICS:
-------------
Total Power Consumption: 0.479 W
