{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752523917191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752523917192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 16:11:57 2025 " "Processing started: Mon Jul 14 16:11:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752523917192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523917192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523917192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752523917759 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HEX_DISP.vhd " "Can't analyze file -- file HEX_DISP.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1752523925895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_OUT-a " "Found design unit 1: DIG_OUT-a" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/DIG_OUT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926250 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_OUT " "Found entity 1: DIG_OUT" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/DIG_OUT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/DIG_IN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926253 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/DIG_IN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/clk_div.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926256 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/clk_div.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/TIMER.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926259 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/TIMER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/SCOMP.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926262 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/SCOMP.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scomp_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_System " "Found entity 1: SCOMP_System" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hex_disp_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP_6 " "Found entity 1: HEX_DISP_6" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_main-rtl " "Found design unit 1: PLL_main-rtl" {  } { { "PLL_main.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/PLL_main.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926269 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/PLL_main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_0002 " "Found entity 1: PLL_main_0002" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_DISP-a " "Found design unit 1: SEG_DISP-a" {  } { { "SEG_DISP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/SEG_DISP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926276 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG_DISP " "Found entity 1: SEG_DISP" {  } { { "SEG_DISP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/SEG_DISP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parse_disp_data_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parse_disp_data_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARSE_DISP_DATA_IN-comb " "Found design unit 1: PARSE_DISP_DATA_IN-comb" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926279 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARSE_DISP_DATA_IN " "Found entity 1: PARSE_DISP_DATA_IN" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_System " "Elaborating entity \"SCOMP_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752523926411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP_6 HEX_DISP_6:inst10 " "Elaborating entity \"HEX_DISP_6\" for hierarchy \"HEX_DISP_6:inst10\"" {  } { { "SCOMP_System.bdf" "inst10" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 672 824 1064 896 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752523926433 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 352 824 872 384 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1752523926436 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "seg_val " "Found inconsistent dimensions for element \"seg_val\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } { 176 992 1069 192 "seg_val\[13..7\]" "" } { 296 992 1073 312 "seg_val\[20..14\]" "" } { 416 992 1075 432 "seg_val\[27..21\]" "" } { 656 992 1075 672 "seg_val\[41..35\]" "" } { 536 992 1075 552 "seg_val\[34..28\]" "" } { 456 888 904 512 "seg_val" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752523926436 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "seg_val " "Converted elements in bus name \"seg_val\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[6..0\] seg_val6..0 " "Converted element name(s) from \"seg_val\[6..0\]\" to \"seg_val6..0\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752523926436 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[13..7\] seg_val13..7 " "Converted element name(s) from \"seg_val\[13..7\]\" to \"seg_val13..7\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 176 992 1069 192 "seg_val\[13..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752523926436 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[20..14\] seg_val20..14 " "Converted element name(s) from \"seg_val\[20..14\]\" to \"seg_val20..14\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 296 992 1073 312 "seg_val\[20..14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752523926436 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[27..21\] seg_val27..21 " "Converted element name(s) from \"seg_val\[27..21\]\" to \"seg_val27..21\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 416 992 1075 432 "seg_val\[27..21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752523926436 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[41..35\] seg_val41..35 " "Converted element name(s) from \"seg_val\[41..35\]\" to \"seg_val41..35\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 656 992 1075 672 "seg_val\[41..35\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752523926436 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[34..28\] seg_val34..28 " "Converted element name(s) from \"seg_val\[34..28\]\" to \"seg_val34..28\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 536 992 1075 552 "seg_val\[34..28\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752523926436 ""}  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } { 176 992 1069 192 "seg_val\[13..7\]" "" } { 296 992 1073 312 "seg_val\[20..14\]" "" } { 416 992 1075 432 "seg_val\[27..21\]" "" } { 656 992 1075 672 "seg_val\[41..35\]" "" } { 536 992 1075 552 "seg_val\[34..28\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1752523926436 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TRI inst10 " "Primitive \"TRI\" of instance \"inst10\" not used" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 440 816 864 472 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1752523926439 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TRI inst11 " "Primitive \"TRI\" of instance \"inst11\" not used" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 392 896 944 424 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1752523926439 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst16 " "Primitive \"NOT\" of instance \"inst16\" not used" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 352 824 872 384 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1752523926439 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst5 " "Primitive \"AND2\" of instance \"inst5\" not used" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 400 704 768 448 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1752523926439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_DISP HEX_DISP_6:inst10\|SEG_DISP:inst7 " "Elaborating entity \"SEG_DISP\" for hierarchy \"HEX_DISP_6:inst10\|SEG_DISP:inst7\"" {  } { { "HEX_DISP_6.bdf" "inst7" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 40 1064 1280 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752523926449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PARSE_DISP_DATA_IN HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst21 " "Elaborating entity \"PARSE_DISP_DATA_IN\" for hierarchy \"HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst21\"" {  } { { "HEX_DISP_6.bdf" "inst21" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 232 0 264 408 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752523926498 ""}
{ "Warning" "WSGN_SEARCH_FILE" "disp_conversion.vhd 2 1 " "Using design file disp_conversion.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISP_CONVERSION-rtl " "Found design unit 1: DISP_CONVERSION-rtl" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/disp_conversion.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926526 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISP_CONVERSION " "Found entity 1: DISP_CONVERSION" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/disp_conversion.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926526 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752523926526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_CONVERSION HEX_DISP_6:inst10\|DISP_CONVERSION:inst18 " "Elaborating entity \"DISP_CONVERSION\" for hierarchy \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\"" {  } { { "HEX_DISP_6.bdf" "inst18" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 216 600 888 360 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752523926527 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "latched_segments disp_conversion.vhd(54) " "VHDL Signal Declaration warning at disp_conversion.vhd(54): used explicit default value for signal \"latched_segments\" because signal was never assigned a value" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/disp_conversion.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1752523926530 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp disp_conversion.vhd(58) " "Verilog HDL or VHDL warning at disp_conversion.vhd(58): object \"tmp\" assigned a value but never read" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/disp_conversion.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752523926531 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Warning" "WSGN_SEARCH_FILE" "seg_edit.vhd 2 1 " "Using design file seg_edit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_EDIT-a " "Found design unit 1: SEG_EDIT-a" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926566 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG_EDIT " "Found entity 1: SEG_EDIT" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752523926566 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752523926566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_EDIT HEX_DISP_6:inst10\|SEG_EDIT:inst3 " "Elaborating entity \"SEG_EDIT\" for hierarchy \"HEX_DISP_6:inst10\|SEG_EDIT:inst3\"" {  } { { "HEX_DISP_6.bdf" "inst3" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 488 536 792 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752523926567 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(65) " "VHDL Process Statement warning at seg_edit.vhd(65): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(66) " "VHDL Process Statement warning at seg_edit.vhd(66): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(66) " "VHDL Process Statement warning at seg_edit.vhd(66): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(68) " "VHDL Process Statement warning at seg_edit.vhd(68): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(68) " "VHDL Process Statement warning at seg_edit.vhd(68): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(71) " "VHDL Process Statement warning at seg_edit.vhd(71): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(71) " "VHDL Process Statement warning at seg_edit.vhd(71): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(71) " "VHDL Process Statement warning at seg_edit.vhd(71): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(71) " "VHDL Process Statement warning at seg_edit.vhd(71): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(71) " "VHDL Process Statement warning at seg_edit.vhd(71): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(71) " "VHDL Process Statement warning at seg_edit.vhd(71): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(74) " "VHDL Process Statement warning at seg_edit.vhd(74): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926568 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(75) " "VHDL Process Statement warning at seg_edit.vhd(75): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(75) " "VHDL Process Statement warning at seg_edit.vhd(75): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(77) " "VHDL Process Statement warning at seg_edit.vhd(77): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(77) " "VHDL Process Statement warning at seg_edit.vhd(77): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(80) " "VHDL Process Statement warning at seg_edit.vhd(80): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(80) " "VHDL Process Statement warning at seg_edit.vhd(80): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(80) " "VHDL Process Statement warning at seg_edit.vhd(80): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(80) " "VHDL Process Statement warning at seg_edit.vhd(80): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(80) " "VHDL Process Statement warning at seg_edit.vhd(80): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(80) " "VHDL Process Statement warning at seg_edit.vhd(80): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(84) " "VHDL Process Statement warning at seg_edit.vhd(84): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(85) " "VHDL Process Statement warning at seg_edit.vhd(85): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(85) " "VHDL Process Statement warning at seg_edit.vhd(85): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(87) " "VHDL Process Statement warning at seg_edit.vhd(87): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(87) " "VHDL Process Statement warning at seg_edit.vhd(87): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926569 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(90) " "VHDL Process Statement warning at seg_edit.vhd(90): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(90) " "VHDL Process Statement warning at seg_edit.vhd(90): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(90) " "VHDL Process Statement warning at seg_edit.vhd(90): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(90) " "VHDL Process Statement warning at seg_edit.vhd(90): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(90) " "VHDL Process Statement warning at seg_edit.vhd(90): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(90) " "VHDL Process Statement warning at seg_edit.vhd(90): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(94) " "VHDL Process Statement warning at seg_edit.vhd(94): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(95) " "VHDL Process Statement warning at seg_edit.vhd(95): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(95) " "VHDL Process Statement warning at seg_edit.vhd(95): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(97) " "VHDL Process Statement warning at seg_edit.vhd(97): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(97) " "VHDL Process Statement warning at seg_edit.vhd(97): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(100) " "VHDL Process Statement warning at seg_edit.vhd(100): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(100) " "VHDL Process Statement warning at seg_edit.vhd(100): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(100) " "VHDL Process Statement warning at seg_edit.vhd(100): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926570 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(100) " "VHDL Process Statement warning at seg_edit.vhd(100): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(100) " "VHDL Process Statement warning at seg_edit.vhd(100): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(100) " "VHDL Process Statement warning at seg_edit.vhd(100): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(104) " "VHDL Process Statement warning at seg_edit.vhd(104): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(105) " "VHDL Process Statement warning at seg_edit.vhd(105): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(105) " "VHDL Process Statement warning at seg_edit.vhd(105): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(107) " "VHDL Process Statement warning at seg_edit.vhd(107): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(107) " "VHDL Process Statement warning at seg_edit.vhd(107): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(110) " "VHDL Process Statement warning at seg_edit.vhd(110): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(110) " "VHDL Process Statement warning at seg_edit.vhd(110): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(110) " "VHDL Process Statement warning at seg_edit.vhd(110): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(110) " "VHDL Process Statement warning at seg_edit.vhd(110): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926571 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(110) " "VHDL Process Statement warning at seg_edit.vhd(110): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(110) " "VHDL Process Statement warning at seg_edit.vhd(110): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(114) " "VHDL Process Statement warning at seg_edit.vhd(114): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(115) " "VHDL Process Statement warning at seg_edit.vhd(115): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(115) " "VHDL Process Statement warning at seg_edit.vhd(115): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(117) " "VHDL Process Statement warning at seg_edit.vhd(117): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(117) " "VHDL Process Statement warning at seg_edit.vhd(117): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(120) " "VHDL Process Statement warning at seg_edit.vhd(120): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(120) " "VHDL Process Statement warning at seg_edit.vhd(120): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(120) " "VHDL Process Statement warning at seg_edit.vhd(120): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(120) " "VHDL Process Statement warning at seg_edit.vhd(120): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(120) " "VHDL Process Statement warning at seg_edit.vhd(120): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(120) " "VHDL Process Statement warning at seg_edit.vhd(120): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752523926572 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mask seg_edit.vhd(44) " "VHDL Process Statement warning at seg_edit.vhd(44): inferring latch(es) for signal or variable \"mask\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752523926573 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 seg_edit.vhd(44) " "VHDL Process Statement warning at seg_edit.vhd(44): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752523926573 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 seg_edit.vhd(44) " "VHDL Process Statement warning at seg_edit.vhd(44): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752523926573 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 seg_edit.vhd(44) " "VHDL Process Statement warning at seg_edit.vhd(44): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752523926573 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 seg_edit.vhd(44) " "VHDL Process Statement warning at seg_edit.vhd(44): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752523926574 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 seg_edit.vhd(44) " "VHDL Process Statement warning at seg_edit.vhd(44): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752523926574 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 seg_edit.vhd(44) " "VHDL Process Statement warning at seg_edit.vhd(44): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752523926574 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] seg_edit.vhd(44) " "Inferred latch for \"HEX5\[0\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926575 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] seg_edit.vhd(44) " "Inferred latch for \"HEX5\[1\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926575 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] seg_edit.vhd(44) " "Inferred latch for \"HEX5\[2\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926575 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] seg_edit.vhd(44) " "Inferred latch for \"HEX5\[3\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926575 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] seg_edit.vhd(44) " "Inferred latch for \"HEX5\[4\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926575 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] seg_edit.vhd(44) " "Inferred latch for \"HEX5\[5\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926575 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] seg_edit.vhd(44) " "Inferred latch for \"HEX5\[6\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926575 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] seg_edit.vhd(44) " "Inferred latch for \"HEX4\[0\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926576 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] seg_edit.vhd(44) " "Inferred latch for \"HEX4\[1\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926576 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] seg_edit.vhd(44) " "Inferred latch for \"HEX4\[2\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926576 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] seg_edit.vhd(44) " "Inferred latch for \"HEX4\[3\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926576 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] seg_edit.vhd(44) " "Inferred latch for \"HEX4\[4\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926576 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] seg_edit.vhd(44) " "Inferred latch for \"HEX4\[5\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926576 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] seg_edit.vhd(44) " "Inferred latch for \"HEX4\[6\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926576 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] seg_edit.vhd(44) " "Inferred latch for \"HEX3\[0\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926576 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] seg_edit.vhd(44) " "Inferred latch for \"HEX3\[1\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926576 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] seg_edit.vhd(44) " "Inferred latch for \"HEX3\[2\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926576 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] seg_edit.vhd(44) " "Inferred latch for \"HEX3\[3\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926576 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] seg_edit.vhd(44) " "Inferred latch for \"HEX3\[4\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] seg_edit.vhd(44) " "Inferred latch for \"HEX3\[5\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] seg_edit.vhd(44) " "Inferred latch for \"HEX3\[6\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] seg_edit.vhd(44) " "Inferred latch for \"HEX2\[0\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] seg_edit.vhd(44) " "Inferred latch for \"HEX2\[1\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] seg_edit.vhd(44) " "Inferred latch for \"HEX2\[2\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] seg_edit.vhd(44) " "Inferred latch for \"HEX2\[3\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] seg_edit.vhd(44) " "Inferred latch for \"HEX2\[4\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] seg_edit.vhd(44) " "Inferred latch for \"HEX2\[5\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] seg_edit.vhd(44) " "Inferred latch for \"HEX2\[6\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] seg_edit.vhd(44) " "Inferred latch for \"HEX1\[0\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] seg_edit.vhd(44) " "Inferred latch for \"HEX1\[1\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926577 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] seg_edit.vhd(44) " "Inferred latch for \"HEX1\[2\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] seg_edit.vhd(44) " "Inferred latch for \"HEX1\[3\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] seg_edit.vhd(44) " "Inferred latch for \"HEX1\[4\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] seg_edit.vhd(44) " "Inferred latch for \"HEX1\[5\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] seg_edit.vhd(44) " "Inferred latch for \"HEX1\[6\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] seg_edit.vhd(44) " "Inferred latch for \"HEX0\[0\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] seg_edit.vhd(44) " "Inferred latch for \"HEX0\[1\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] seg_edit.vhd(44) " "Inferred latch for \"HEX0\[2\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] seg_edit.vhd(44) " "Inferred latch for \"HEX0\[3\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] seg_edit.vhd(44) " "Inferred latch for \"HEX0\[4\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] seg_edit.vhd(44) " "Inferred latch for \"HEX0\[5\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] seg_edit.vhd(44) " "Inferred latch for \"HEX0\[6\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[0\] seg_edit.vhd(44) " "Inferred latch for \"mask\[0\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926578 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[1\] seg_edit.vhd(44) " "Inferred latch for \"mask\[1\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926579 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[2\] seg_edit.vhd(44) " "Inferred latch for \"mask\[2\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926579 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[3\] seg_edit.vhd(44) " "Inferred latch for \"mask\[3\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926579 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[4\] seg_edit.vhd(44) " "Inferred latch for \"mask\[4\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926579 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[5\] seg_edit.vhd(44) " "Inferred latch for \"mask\[5\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926579 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[6\] seg_edit.vhd(44) " "Inferred latch for \"mask\[6\]\" at seg_edit.vhd(44)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926579 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst3"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "HEX0\[6\] segments_in\[6\] seg_edit.vhd(37) " "Net \"HEX0\[6\]\" at seg_edit.vhd(37) is already driven by input port \"segments_in\[6\]\", and cannot be driven by another signal" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "segments_in\[6\] seg_edit.vhd(12) " "\"segments_in\[6\]\" was declared at seg_edit.vhd(12)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 12 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "HEX0\[5\] segments_in\[5\] seg_edit.vhd(37) " "Net \"HEX0\[5\]\" at seg_edit.vhd(37) is already driven by input port \"segments_in\[5\]\", and cannot be driven by another signal" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "segments_in\[5\] seg_edit.vhd(12) " "\"segments_in\[5\]\" was declared at seg_edit.vhd(12)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 12 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "HEX0\[4\] segments_in\[4\] seg_edit.vhd(37) " "Net \"HEX0\[4\]\" at seg_edit.vhd(37) is already driven by input port \"segments_in\[4\]\", and cannot be driven by another signal" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "segments_in\[4\] seg_edit.vhd(12) " "\"segments_in\[4\]\" was declared at seg_edit.vhd(12)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 12 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "HEX0\[3\] segments_in\[3\] seg_edit.vhd(37) " "Net \"HEX0\[3\]\" at seg_edit.vhd(37) is already driven by input port \"segments_in\[3\]\", and cannot be driven by another signal" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "segments_in\[3\] seg_edit.vhd(12) " "\"segments_in\[3\]\" was declared at seg_edit.vhd(12)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 12 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "HEX0\[2\] segments_in\[2\] seg_edit.vhd(37) " "Net \"HEX0\[2\]\" at seg_edit.vhd(37) is already driven by input port \"segments_in\[2\]\", and cannot be driven by another signal" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "segments_in\[2\] seg_edit.vhd(12) " "\"segments_in\[2\]\" was declared at seg_edit.vhd(12)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 12 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "HEX0\[1\] segments_in\[1\] seg_edit.vhd(37) " "Net \"HEX0\[1\]\" at seg_edit.vhd(37) is already driven by input port \"segments_in\[1\]\", and cannot be driven by another signal" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "segments_in\[1\] seg_edit.vhd(12) " "\"segments_in\[1\]\" was declared at seg_edit.vhd(12)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 12 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "HEX0\[0\] segments_in\[0\] seg_edit.vhd(37) " "Net \"HEX0\[0\]\" at seg_edit.vhd(37) is already driven by input port \"segments_in\[0\]\", and cannot be driven by another signal" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "segments_in\[0\] seg_edit.vhd(12) " "\"segments_in\[0\]\" was declared at seg_edit.vhd(12)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 12 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "HEX1\[6\] segments_in\[13\] seg_edit.vhd(38) " "Net \"HEX1\[6\]\" at seg_edit.vhd(38) is already driven by input port \"segments_in\[13\]\", and cannot be driven by another signal" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 38 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1752523926580 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "segments_in\[13\] seg_edit.vhd(12) " "\"segments_in\[13\]\" was declared at seg_edit.vhd(12)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 12 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926581 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "HEX1\[5\] segments_in\[12\] seg_edit.vhd(38) " "Net \"HEX1\[5\]\" at seg_edit.vhd(38) is already driven by input port \"segments_in\[12\]\", and cannot be driven by another signal" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 38 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1752523926581 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "segments_in\[12\] seg_edit.vhd(12) " "\"segments_in\[12\]\" was declared at seg_edit.vhd(12)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 12 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926581 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "HEX1\[4\] segments_in\[11\] seg_edit.vhd(38) " "Net \"HEX1\[4\]\" at seg_edit.vhd(38) is already driven by input port \"segments_in\[11\]\", and cannot be driven by another signal" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/seg_edit.vhd" 38 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1752523926581 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "HEX_DISP_6:inst10\|SEG_EDIT:inst3 " "Can't elaborate user hierarchy \"HEX_DISP_6:inst10\|SEG_EDIT:inst3\"" {  } { { "HEX_DISP_6.bdf" "inst3" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8-main/ECE2031-Lab-8-main/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 488 536 792 632 "inst3" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752523926582 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 91 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752523926735 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 14 16:12:06 2025 " "Processing ended: Mon Jul 14 16:12:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752523926735 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752523926735 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752523926735 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752523926735 ""}
