# Design: Design T42 already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work T42 -2002  $dsn/src/T42.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/T42.vhd
# Compile Entity "T42"
# Compile Architecture "T42" of Entity "T42"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => T42
# File: E:/_Project/System_Digital/T42/T42/src/T42.vhd
# Compile Architecture "T42" of Entity "T42"
# Error: COMP96_0301: T42.vhd : (63, 3): The choice 'others' must be present when all alternatives are not covered.
# Compile failure 1 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work T42 -2002  $dsn/src/T42.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/T42.vhd
# Compile Entity "T42"
# Compile Architecture "T42" of Entity "T42"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work T42 -2002  $dsn/src/TestBench/t42_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/TestBench/t42_TB.vhd
# Compile Entity "t42_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t42_tb"
# Compile Configuration "TESTBENCH_FOR_t42"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T42.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/T42.vhd
# Compile Entity "T42"
# Compile Architecture "T42" of Entity "T42"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\t42_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/TestBench/t42_TB.vhd
# Compile Entity "t42_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t42_tb"
# Compile Configuration "TESTBENCH_FOR_t42"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_t42 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6423 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System_Digital\T42\T42\src\wave.asdb
#  10:25 PM, Wednesday, May 25, 2022
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t42_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t42 
# 3 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System_Digital/T42/T42/src/wave.asdb'.
# 1 object(s) traced.
# 1 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work T42 -2002  $dsn/src/T42.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/T42.vhd
# Compile Entity "T42"
# Compile Architecture "T42" of Entity "T42"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work T42 -2002  $dsn/src/TestBench/t42_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/TestBench/t42_TB.vhd
# Compile Entity "t42_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t42_tb"
# Compile Configuration "TESTBENCH_FOR_t42"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T42.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/T42.vhd
# Compile Entity "T42"
# Compile Architecture "T42" of Entity "T42"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\t42_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/TestBench/t42_TB.vhd
# Compile Entity "t42_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t42_tb"
# Compile Configuration "TESTBENCH_FOR_t42"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_t42 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6423 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System_Digital\T42\T42\src\wave.asdb
#  10:27 PM, Wednesday, May 25, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/System_Digital/T42/T42/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg reset
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t42_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t42 
# 3 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System_Digital/T42/T42/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work T42 -2002  $dsn/src/T42.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/T42.vhd
# Compile Entity "T42"
# Compile Architecture "T42" of Entity "T42"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work T42 -2002  $dsn/src/TestBench/t42_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/TestBench/t42_TB.vhd
# Compile Entity "t42_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t42_tb"
# Compile Configuration "TESTBENCH_FOR_t42"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\T42.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/T42.vhd
# Compile Entity "T42"
# Compile Architecture "T42" of Entity "T42"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
comp -include "$dsn\src\TestBench\t42_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/TestBench/t42_TB.vhd
# Compile Entity "t42_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t42_tb"
# Compile Configuration "TESTBENCH_FOR_t42"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_t42 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6423 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System_Digital\T42\T42\src\wave.asdb
#  10:31 PM, Wednesday, May 25, 2022
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t42_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t42 
# 3 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System_Digital/T42/T42/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
SetActiveLib -work
comp -include "$dsn\src\T42.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/T42.vhd
# Compile Entity "T42"
# Compile Architecture "T42" of Entity "T42"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
comp -include "$dsn\src\TestBench\t42_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/System_Digital/T42/T42/src/TestBench/t42_TB.vhd
# Compile Entity "t42_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "t42_tb"
# Compile Configuration "TESTBENCH_FOR_t42"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_t42 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6423 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\System_Digital\T42\T42\src\wave.asdb
#  10:33 PM, Wednesday, May 25, 2022
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\t42_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_t42 
# 3 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/System_Digital/T42/T42/src/wave.asdb'.
# 1 object(s) traced.
# 1 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
# Waveform file 'E:/_Project/System_Digital/T42/T42/src/untitled.awc' connected to 'E:/_Project/System_Digital/T42/T42/src/untitled.asdb'.
# Adding file E:\_Project\System_Digital\T42\T42\src\untitled.asdb ... Done
# Adding file E:\_Project\System_Digital\T42\T42\src\untitled.awc ... Done
