#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov  2 16:56:23 2022
# Process ID: 22912
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3308 D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/intelligent_traffic_light/optimized_intellight_v2/simulation/PG_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1649.402 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
Reading block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_3
Adding component instance block -- xilinx.com:module_ref:action_ram_wrapper:1.0 - action_ram_wrapper_0
Adding component instance block -- xilinx.com:user:intellight_database:1.0 - intellight_database_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:MOI:1.0 - MOI_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Successfully read diagram <intellight_v2> from block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1649.402 ; gain = 0.000
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
close [ open D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v w ]
add_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd}
Reading block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd>...
Successfully read diagram <accelerator> from block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd>
current_bd_design [get_bd_designs intellight_v2]
regenerate_bd_layout
current_bd_design [get_bd_designs accelerator]
current_bd_design intellight_v2
set tmpCopyObjs [concat  [get_bd_cells {Accelerator}]]
current_bd_design accelerator
copy_bd_objs -from_design intellight_v2 / $tmpCopyObjs
copy_bd_objs: Time (s): cpu = 00:00:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1649.402 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {1.5 327 427} [get_bd_cells axi_dma_0]
regenerate_bd_layout
delete_bd_objs [get_bd_cells axi_dma_0]
ungroup_bd_cells [get_bd_cells Accelerator]
undo
INFO: [Common 17-17] undo 'ungroup_bd_cells [get_bd_cells Accelerator]'
copy_bd_objs /  [get_bd_cells {Accelerator/RD_0 Accelerator/SD_0 Accelerator/PG_0 Accelerator/MOI_0 Accelerator/QA_0 Accelerator/MII_0 Accelerator/CU_0}] [get_bd_pins {Accelerator/finish Accelerator/wen3 Accelerator/wen2 Accelerator/wen1 Accelerator/wen0 Accelerator/run Accelerator/rst Accelerator/clk Accelerator/idle Accelerator/mode Accelerator/L_inc_d Accelerator/Q_02 Accelerator/wen_bram Accelerator/L_inc_c Accelerator/Q_13 Accelerator/rd_addr Accelerator/Q_01 Accelerator/max_step Accelerator/L_inc_b Accelerator/Q_12 Accelerator/D_new Accelerator/Droad3 Accelerator/Q_00 Accelerator/wr_addr Accelerator/L_inc_a Accelerator/Droad2 Accelerator/Q_11 Accelerator/Droad1 Accelerator/Q_10 Accelerator/Q_23 Accelerator/Droad0 Accelerator/Q_22 Accelerator/alpha Accelerator/gamma Accelerator/Q_33 Accelerator/seed Accelerator/Q_21 Accelerator/Q_32 Accelerator/Q_20 Accelerator/L_dec Accelerator/Q_31 Accelerator/Q_30 Accelerator/S_sim Accelerator/max_episode Accelerator/Q_03}] [get_bd_nets {Accelerator/MOI_0_Q_10 Accelerator/intellight_database_0_L_inc_d Accelerator/PG_0_A_road Accelerator/MOI_0_Q_11 Accelerator/MII_0_en0 Accelerator/MII_0_en1 Accelerator/RD_0_R Accelerator/MII_0_wen_bram Accelerator/MOI_0_Q_12 Accelerator/MII_0_en2 Accelerator/MOI_0_Q_13 Accelerator/MII_0_en3 Accelerator/clk_wiz_clk_out1 Accelerator/intellight_database_0_L_dec Accelerator/SD_0_L0 Accelerator/rst_ps7_0_100M_peripheral_aresetn Accelerator/SD_0_L1 Accelerator/SD_0_L2 Accelerator/SD_0_L3 Accelerator/CU_0_wen Accelerator/CU_0_A_sel Accelerator/intellight_database_0_alpha Accelerator/intellight_database_0_max_episode Accelerator/CU_0_finish Accelerator/intellight_database_0_max_step Accelerator/MII_0_WR_ADDR Accelerator/intellight_database_0_run Accelerator/PG_0_A Accelerator/MII_0_Dnew Accelerator/MOI_0_Q_20 Accelerator/MOI_0_Q_21 Accelerator/MOI_0_Q_22 Accelerator/MOI_0_Q_23 Accelerator/intellight_database_0_seed Accelerator/intellight_database_0_S_sim Accelerator/MOI_0_Q_30 Accelerator/intellight_database_0_mode Accelerator/MOI_0_Q_31 Accelerator/MOI_0_Q_00 Accelerator/MOI_0_Q_32 Accelerator/intellight_database_0_gamma Accelerator/SD_0_S Accelerator/MOI_0_Q_33 Accelerator/MOI_0_Q_01 Accelerator/MOI_0_Q_02 Accelerator/action_ram_wrapper_0_Droad0 Accelerator/MII_0_RD_ADDR Accelerator/MOI_0_Q_03 Accelerator/intellight_database_0_L_inc_a Accelerator/action_ram_wrapper_0_Droad1 Accelerator/CU_0_idle Accelerator/QA_0_Q_new Accelerator/action_ram_wrapper_0_Droad2 Accelerator/intellight_database_0_L_inc_b Accelerator/action_ram_wrapper_0_Droad3 Accelerator/intellight_database_0_L_inc_c}]
copy_bd_objs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1649.402 ; gain = 0.000
delete_bd_objs [get_bd_cells Accelerator]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\accelerator\accelerator.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/ui/bd_8c36b28b.ui> 
make_wrapper -files [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd] -top
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\accelerator\accelerator.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/ui/bd_8c36b28b.ui> 
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/accelerator/synth/accelerator.v
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/accelerator/sim/accelerator.v
Verilog Output written to : d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/accelerator/hdl/accelerator_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1746.238 ; gain = 96.836
add_files -norecurse d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/accelerator/hdl/accelerator_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
set_property top Acceleratorx [current_fileset]
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/intelligent_traffic_light/optimized_intellight_v2 -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-4963] intellight_v2_processing_system7_0_1 has board value specified. The packaged IP will be restricted to usage with board 'www.digilentinc.com:pynq-z1:part0:1.0'
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/imports/hdl/intellight_v2_wrapper.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/accelerator/hdl/accelerator_wrapper.v'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "optimized_intellight_v2.srcs/sources_1/new/parameters.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_Q-Values' of definition 'xilinx.com:user:Q-Values:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_testbench (Test Bench)': Component file 'simulation/PG_tb_behav.wcfg' (d:/intelligent_traffic_light/optimized_intellight_v2/simulation/PG_tb_behav.wcfg) does not exist.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1782.391 ; gain = 5.156
current_bd_design [get_bd_designs intellight_v2]
ipx::remove_file simulation/PG_tb_behav.wcfg [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core]
ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/Accelerator.v -top_module_name Acceleratorx
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
update_module_reference {accelerator_MOI_0_1 intellight_v2_MOI_0_0}
WARNING: [IP_Flow 19-5150] The Range '(Q_WIDTH - 1):0' is present in all ports of the interface 'user_Q-Values'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_Q-Values' of definition 'xilinx.com:user:Q-Values:1.0' (from User Repositories).
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd'
INFO: [IP_Flow 19-3420] Updated accelerator_MOI_0_1 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'user_Q-Values' (xilinx.com:user:Q-Values:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'accelerator_MOI_0_1'.
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
WARNING: [IP_Flow 19-3571] IP 'accelerator_MOI_0_1' is restricted:
* Detected changes to module reference file(s).
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'accelerator_MOI_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\accelerator\accelerator.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/ui/bd_8c36b28b.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MOI_0_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'user_Q-Values' (xilinx.com:user:Q-Values:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'intellight_v2_MOI_0_0'.
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'intellight_v2_MOI_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1867.840 ; gain = 11.590
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
update_module_reference {accelerator_MOI_0_1 intellight_v2_MOI_0_0}
WARNING: [IP_Flow 19-5150] The Range '(Q_WIDTH - 1):0' is present in all ports of the interface 'user_Q-Values'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_Q-Values' of definition 'xilinx.com:user:Q-Values:1.0' (from User Repositories).
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd'
INFO: [IP_Flow 19-3420] Updated accelerator_MOI_0_1 to use current project options
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\accelerator\accelerator.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/ui/bd_8c36b28b.ui> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MOI_0_0 to use current project options
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
WARNING: [IP_Flow 19-3571] IP 'intellight_v2_MOI_0_0' is restricted:
* Detected changes to module reference file(s).
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1889.266 ; gain = 21.426
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
update_compile_order -fileset sources_1
update_module_reference intellight_v2_MOI_0_0
WARNING: [IP_Flow 19-5150] The Range '(Q_WIDTH - 1):0' is present in all ports of the interface 'user_Q-Values'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_Q-Values' of definition 'xilinx.com:user:Q-Values:1.0' (from User Repositories).
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MOI_0_0 to use current project options
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::unload_core d:/intelligent_traffic_light/optimized_intellight_v2/component.xml
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
update_module_reference {accelerator_MOI_0_1 intellight_v2_MOI_0_0}
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'Q' has a dependency on the module local parameter or undefined parameter 'N_LEVEL'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'N_ROAD' by 4 for port or parameter 'Droad'
WARNING: [IP_Flow 19-5150] The Range '(Q_WIDTH - 1):0' is present in all ports of the interface 'user_Q-Values'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_Q-Values' of definition 'xilinx.com:user:Q-Values:1.0' (from User Repositories).
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd'
INFO: [IP_Flow 19-3420] Updated accelerator_MOI_0_1 to use current project options
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\accelerator\accelerator.bd> 
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MOI_0_0 to use current project options
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  2 18:18:17 2022...
