<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
        "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
	<meta http-equiv="content-type" content="text/html; charset=utf-8" />
	<title>Table of Contents</title>
	<link rel="stylesheet" href="../../ESDA 2013/data/styles/reset.css" type="text/css" />
	<link rel="stylesheet" href="../../ESDA 2013/data/styles/default.css" type="text/css" />
<!--[if IE 6]>
	<link rel="stylesheet" href="styles/ie6reset.css" type="text/css" />
	<link rel="stylesheet" href="styles/default.css" type="text/css" />
<![endif]--> 
	<script type="text/javascript" src="../../ESDA 2013/data/scripts/jquery.min.js"></script>
	<script type="text/javascript" src="../../ESDA 2013/data/scripts/notes.js"></script>
</head>
<body id="toc">

<h1>Technical Papers</h1>

<h2><strong>1A: Advanced CMOS I</strong></h2>
Moderator: Robert Gauthier,  GLOBALFOUNDRIES, Inc. 
<p><strong><a href="../papers/1A.1.pdf">1A.1 DNW-Controllable Triggered Voltage of the Integrated Diode Triggered SCR (IDT-SCR) ESD Protection Device</a></strong><br />
  Da-Wei Lai, Wei-Jhih Tseng, Gijs de Raad, Theo  Smedes, NXP Semiconductors<br />
  <br />
  <strong><a href="../papers/1A.2.pdf">1A.2 Deep N-well Induced Latch-up Challenges in Bulk FinFET Technology</a></strong><br />
  Chien-Yao Huang, Yu-Ti Su, Tzu-Heng Chang,  Chia-Wei Hsu, Jam-Wem Lee, Kuo-Ji Chen, Ming-Hsiang Song, TSMC<br />
  <br />
  
  <strong><a href="../papers/1A.3.pdf">1A.3 Enhanced nFinFET ESD Performance</a></strong><br />
  Jian-Hsing Lee, Manjunatha Prabhu, Natarajan  Mahadeva Iyer, Edmund Banghart, You Li, Ronghua, Yu, Richard Poro, Nicholas  Hogle, Ephrem Gebreselasie , Shesh Mani Pandey, Robert Gauthier, GLOBALFOUNDRIES,  Inc.<br />
  <br />
  
  <strong><a href="../papers/1A.4.pdf">1A.4 Oscillation of RC Power Clamp Inside IC Package</a></strong><br />
 <em>RCJ Invited Paper</em><br />
 Tadashi Ozawa,  Shin-Ichiro Ueno, Shingo Sasaki, MegaChips Corporation</p>
<h2><strong>1B: Manufacturing I</strong></h2>
Moderator: Wolfgang Stadler, Intel  Deutschland GmbH
<p><strong><a href="../papers/1B.1.pdf">1B.1 EMI Generated EOS in a Wire-Bonder</a></strong><br />
  Icko Eric Timothy  Iben, Michelle Lam, Daniel Brown, IBM; Vladimir Kraz, OnFILTER, Inc.</p>
<p><strong><a href="../papers/1B.2.pdf">1B.2 ESD Risk Assessment Considerations for Automated Handling Equipment</a></strong><br />
L.H. Koh, Y.H. Goh, W.F. Wong, Everfeed Technology Pte. Ltd. 
 <br />
  <br />
  <strong><a href="../papers/1B.3.pdf">1B.3 An ESD Case Study with High Speed Interface in Electronics Manufacturing and its Future Challenge</a></strong><br />
  Rita Fung,  Richard Wong, James Tsan, Jatin Batra, Cisco Systems, Inc.</p>
<p><strong><a href="../papers/1B.4.pdf">1B.4 Charged Device Discharge Measurement Methods in Electronics Manufacturing</a></strong><br />
  Pasi Tamminen, EDR&amp;Medeso;  Jeremy Smallwood, Electrostatics Solutions Ltd.; Wolfgang Stadler, Intel Deutschland  GmbH</p>
<h2><strong>2A: RF / High Voltage I</strong></h2>
<p>Moderator: Ann Concannon, Texas Instruments</p>
<p><strong><a href="../papers/2A.1.pdf">2A.1 High Blocking Voltage ESD Timer Clamp with Mistrigger Protection </a></strong><br />
Sirui Luo,  Srivatsan Parthasarathy, Javier A. Salcedo, Jean-Jacques Hajjar, Analog  Devices, Inc.
<p><strong><a href="../papers/2A.2.pdf">2A.2 On the ESD Behavior of AlGaN/GaN Schottky Diodes and Trap Assisted Failure Mechanism </a></strong><br />
Bhawani Shankar,  Rudrarup Sengupta, Sayak Dutta Gupta, Ankit Soni, Nagaboopathy Mohan, Navakant  Bhat, Srinivasan Raghavan, Mayank Shrivastava, Indian Institute of Science
<p><strong><a href="../papers/2A.3.pdf">2A.3 Circuit under Pad Active Bipolar ESD Clamp for RF Applications</a></strong><br /> 
  Dolphin Abessolo-Bidzo, Eric Thomas, NXP Semiconductors 
  <br />
  <br />
<h2><strong>2B: ESD Failure Case Studies I</strong></h2>
<p>Moderator: Adrien Ille, Infineon Technologies</p>
<p><strong><a href="../papers/2B.1.pdf">2B.1 Window Effects in HBM and TLP Testing </a></strong><br />
  Theo Smedes,  Wolfgang Scheucher, Dolphin Abessolo-Bidzo, NXP Semiconductors</p>
<p><strong><a href="../papers/2B.2.pdf">2B.2 On the ESD Behavior of Pentacene Channel Organic Thin Film Transistors</a></strong><br />
  Rajat Sinha, N.K. Kranthi, Sanjiv Sambandan, Mayank  Shrivastava, Indian Institute of Science<br />
  <br />
  <strong><a href="../papers/2B.3.pdf">2B.3 ESD Protection Structure Enhancement Against Latch-up Issue using TCAD Simulation</a></strong><br />
  Johan Bourgeat,  Nicolas Guitard, Florence David, STMicroelectronics</p>
<h2><strong>3A: System Level ESD 1</strong></h2>
<p>Moderator: Harald Gossner,  Intel Deutschland GmbH<strong></strong></p>
<p><strong><a href="../papers/3A.1.pdf">3A.1 Risk Assessment of Cable Discharge Events</a></strong><br />
Wolfgang  Stadler, Josef Niemesheim, Andreas Stadler, Sebastian Koch, Harald Gossner,  Intel Deutschland GmbH</p>
<p><strong><a href="../papers/3A.2.pdf">3A.2 Charged Device ESD Threats with High Speed RF Interfaces </a></strong> <br />
  Pasi Tamminen, EDR&amp;Medeso; Rita Fung,  Richard Wong, Cisco Systems, Inc.<br />
  <br />
  <strong><a href="../papers/3A.3.pdf">3A.3 Characterizing ESD Stress Currents in Human Wearable Devices</a></strong><br />
Abhishek  Patnaik, Runbing Hua, David Pommerenke, Missouri University of Science and  Technology</p>
<p><strong><a href="../papers/3A.4.pdf">3A.4 Scenarios of ESD Discharges to USB Connectors </a></strong><br />
Shubhankar Marathe, Pengyu Wei, Sun Ze, Li Guan,  David Pommerenke, Missouri University of Science and Technology</p>
<h2><strong>3B: EOS/ESD EDA Tools</strong></h2>
<p> Moderator: Michael Khazhinsky, Silicon Laboratories, Inc.</p>
<p><strong><a href="../papers/3B.1.pdf">3B.1 An Automated Tool for Minimizing Product Failures Due to Parasitic BJTs and SCRs</a></strong><br />
Radu Secareanu,  Craig Johnson, Michael Stockinger, NXP Semiconductors</p>
<p><strong><a href="../papers/3B.2.pdf">3B.2 EDA Checker for Identification of Excessive ESD Voltage Drop – Implementation to Smart Power IC’s</a></strong><br />
Eleonora  Gevinti, Gabriele Salzone, Stefano Angeli, Lorenzo Cerati, Antonio Bogani,  Antonio Andreini, Leonardo Di Biccari, Luca Merlo, STMicroelectronics</p>
<p><strong><a href="../papers/3B.3.pdf">3B.3 HV Latch-up - Power Analog ICs Co-Design with Block Level Verification </a></strong><br />
Todd Mitchell, Vladislav Vashchenko, Maxim Integrated; Terry Meeks, Mentor Graphics</p>
<p><strong><a href="../papers/3B.4.pdf">3B.4 Influence of Self-Heating on ESD Current Distribution in Metal Lines</a></strong><br />
David Alvarez,  Michael Asam, Infineon Technologies; Nitesh J. Trivedi, formerly Infineon  Technologies</p>
<h2><strong>4A: On-Chip Physics</strong></h2>
<p>Moderator: Mayank Shrivastava, Indian Institute of Science</p>
<p><strong><a href="../papers/4A.1.pdf">4A.1 Transient Electromagnetic Co-Simulation of Electrostatic Air Discharge</a></strong><br />
Darwin Li,  Jianchi Zhou, Ahmad Hosseinbeig, David Pommerenke, Missouri University of  Science and Technology</p>
<p><strong><a href="../papers/4A.2.pdf">4A.2 FinFET SCR: Design Challenges and Novel Fin SCR Approaches for On-Chip ESD Protection</a></strong><br />
Milova Paul, B.  Sampath Kumar, Mayank Shrivastava, Indian Institute of Science; Christian Russ,  Harald Gossner, Intel Deutschland GmbH</p>
<p><strong><a href="../papers/4A.3.pdf">4A.3 How to Build a Generic Model of Complete ICs for System ESD and Electrical Stress Simulation</a></strong><br />
  Michael Ammer, Infineon Technologies, Universitat der Brundeswehr Munchen; Friedrich zur Nieden, Andreas Rupp, Yinqun Cao, Infineon Technologies; Martin Sauter, Linus Maurer, Universitat der Brundeswehr Munchen</p>
<p> <strong><a href="../papers/4A.4.pdf">4A.4 Empirical ESD Models for Cascode ESD Transistors</a></strong><br />
  Efraim Aharoni, TOWERJAZZ,  Kinneret College on the Sea of Galilee; Avi Parvin, Yosi Vaserman, Alfred  Yankelevich, Aharon Unikovski, Israel Rotstein, Raz Reshef, TOWERJAZZ</p>
<h2><strong>4B: Manufacturing II</strong></h2>
<p> Moderator: Michelle Lam, IBM</p>
<p><strong><a href="../papers/4B.1.pdf">4B.1 Qualification Challenges of Footwear and Flooring Systems </a></strong> <br />
Toni  Viheriäkoski, Cascade Metrology; Vesa Jokinen, Sievin Jalkine Oy; Jeremy  Smallwood, Electrostatic Solutions Ltd.; Ari Korpipää, Armeka Engineering; Pasi  Tamminen, Tampere University of Technology</p>
<p><strong><a href="../papers/4B.2.pdf">4B.2 The Main Parameters Affecting Charged Device Discharge Waveforms in CDM Qualification and Manufacturing</a></strong><br />
Pasi Tamminen, EDR&amp;Medeso;  Jeremy Smallwood, Electrostatics Solutions, Ltd.; Wolfgang Stadler, Intel Deutschland  GmbH</p>
<p><strong><a href="../papers/4B.3.pdf">4B.3 Electrostatic Discharge Characteristics of Conductive Polymers</a></strong><br />
Toni  Viheriäkoski, Cascade Metrology; Eira Kärjä, Premix Oy; Reinhold Gärtner,  Infineon Technologies AG; Pasi Tamminen, Tampere University of Technology</p>
<p><strong><a href="../papers/4B.4.pdf">4B.4 Measuring the Body Voltage on Wearers of Category 3 Bunnysuits</a></strong><br />
Lawrence Levit,  LBL Scientific; Christopher Lemke, Trek, Inc.; Michael Rataj, Aramark, Inc.;  Geoffrey Weil, Anodyne Research</p>
<h2><strong>5A: Testing I</strong></h2>
<p> Moderator: David Eppes, Advanced Micro Devices</p>
<p><strong><a href="../papers/5A.1.pdf">5A.1 Wafer Level Test Methodology for HV Latch-up Spacing Rules Development in BCD Process Technologies </a></strong><br />
David Marreiro, Vladislav Vashchenko, Maxim Integrated Corp. 
<br />
  <br />
  <strong><a href="../papers/5A.2.pdf">5A.2 An ESD Demonstrator System for Evaluating the ESD Risks of Wearable Devices</a></strong><br />
Jianchi Zhou,  Zach Legenzoff, Xin Yan, Sen Yang, Shaojie Xiang, Satyajeet Shinde, David  Pommerenke, Missouri University of Science and Technology; Jongsung Lee,  Samsung Electronics
<p><strong><a href="../papers/5A.3.pdf">5A.3 Correlation Study of Different CDM Testers and CCTLP </a></strong><br />
Johannes Weber,  Horst Gieser, Heinrich Wolf, Linus Maurer, Fraunhofer EMFT; Karim T. Kaschani,  Nicolai Famulok, Reinhard Moser, Krishna Rajagopal, Michael Sellmayer, Anmol  Sharma, Heiko Tamm, Texas Instruments
<h2><strong>5B: RF / High Voltage II</strong></h2>
<p>Moderator: Mototsugu Okushima, Renesas Electronics</p>
<p><strong><a href="../papers/5B.1.pdf">5B.1 Schottky LDNMOS for HV ESD Protection</a></strong><br />
Jian-Hsing Lee,  Natarajan Mahadeva Iyer, Ruchil Jain, Tsung-Che Tsai, GLOBALFOUNDRIES, Inc.</p>
<p><strong><a href="../papers/5B.2.pdf">5B.2 High-Performance Bi-Directional SCR Developed on a 0.13 um SOI-based Smart Power Technology for Automotive Applications</a></strong><br />
Carol Rouying Zhan, Patrice Besse, Jean-Philippe Laine, Alain Salles, NXP Semiconductors<br />
  <br />
  <strong><a href="../papers/5B.3.pdf">5B.3 Low Capacitive Dual Bipolar ESD Protection </a></strong><br />
Ilse Backers, Bart Sorgeloos, Benjamin Van Camp, Olivier Marichal, Bart Keppens, Sofics BVBA<br />
</p>
<h2><strong>6A System Level ESD II</strong></h2>
<p>Moderator: Benjamin Orr, Intel Corporation</p>
<p><strong><a href="../papers/6A.1.pdf">6A.1 Chip-Level ESD-Induced Noise on Internally and Externally Regulated Power Supplies </a></strong><br />
Yang Xiu, Nicholas Thomson, Robert Mertens*, Collin Reiman,  Elyse Rosenbaum, University of Illinois at Urbana-Champaign; *Now with NXP Semiconductor<br />
  <br />
  <strong><a href="../papers/6A.2.pdf">6A.2 On-Chip Monitors of Supply Noise Generated by System-Level ESD </a></strong><br />
Nicholas Thomson*,  Collin Reiman, Yang Xiu, Elyse Rosenbaum, University of Illinois at  Urbana-Champaign; *Now with Intel Corporation</p>
<p><strong><a href="../papers/6A.3.pdf">6A.3 On Secondary ESD Event Monitoring and Full-Wave Modeling Methodology </a></strong><br />
Shubhankar  Marathe, Darwin Li, Ahmad Hosseinbeig, Hossein Rezaei, Pengyu Wei, Jianchi  Zhou, David Pommerenke, Missouri University of Science and Technology</p>
<p><strong><a href="../papers/6A.4.pdf">6A.4 Implementation Methodology of Industrial and Automotive ESD, EFT, and Surge Generator Models Which Predict EMC Robustness on ICs and Systems</a></strong> <br /> 
Claire Leveugle, Thorsten Weyl, Analog Devices
</p>
<h2>6B Advanced CMOS II</h2>
<p>Moderator: Theo Smedes, NXP Semiconductors</p>
<p><strong><a href="../papers/6B.1.pdf">6B.1 VFTLP Characteristics of ESD Diodes in Bulk Si Gate-all-Around Vertically Stacked Horizontal Nanowire Technology</a></strong><br />
Shih-Hung Chen,  Geert Hellings, Mirko Scholz, Dimitri Linten, Hans Mertens, Romain  Ritzenthaler, Anda Mocuta, Naoto Horiguchi, imec; Roman Boschke, Guido  Groeseneken, KUL</p>
<p><strong><a href="../papers/6B.2.pdf">6B.2 Novel SCR Structure for Power Supply Protection in FinFET Technology</a><br /></strong>Po-Lin Peng,  Li-Wei Chu, Yi-Feng Chang, Wun-Jie Lin, Chia-Wei Hsu, Kuo-Ji Chen, Ming-Hsiang  Song, Jam-Wem Lee, Taiwan Semiconductor Manufacturing Company</p>
<p><strong><a href="../papers/6B.3.pdf">6B.3 A Novel, SCR-Based, Distributed Power Supply ESD Network for Advanced CMOS Technologies</a></strong><br />
Gianluca Boselli, Muhammad Yusuf Ali, Texas Instruments, Inc.
</p>
<h2><strong>7A ESD Failure Case Studies II</strong></h2>
<p>Moderator: Tim Iben, IBM</p>
<p><strong><a href="../papers/7A.1.pdf">7A.1 Cross-Domain Interaction at System Level Stress</a></strong><br />
Vladislav Vashchenko, Dimitrios Kontos, Maxim Integrated; Andrei Shibkov, Angstrom Design Automation<br />
  <br />
  <strong><a href="../papers/7A.2.pdf">7A.2 Analysis and Solution to the ESD Failure Caused by Plasma Protection Diodes for MIM Capacitors</a><br />
</strong>
Jian Liu, Nate Peachey, Qorvo, Inc.<br />
<br />
<h2><strong>8A Testing II</strong></h2>
<p>Moderator: Mike Chaine, Micron Technology, Inc.</p>
<p><strong><a href="../papers/8A.1.pdf">8A.1 On-Chip Sensors to Measure Level of Transient Events</a></strong><br />
A. Patnaik, M. Suchak, R. Seva, K. Pamidimukkala, D. Beetner, Missouri University of Science and Technology; G. Edgington, R. Moseley, J. Feddeler, M. Stockinger, NXP Semiconductors<br />
  <br />
  <strong><a href="../papers/8A.2.pdf">8A.2 Proper Human Body Model Testing of High Voltage and “No Connect” Pins</a></strong> <br /> 
Evan Grund, Grund Technical Solutions, Inc.<br />
  <br />
  <strong><a href="../papers/8A.3.pdf">8A.3 Correlation Limits between Capacitively Coupled Transmission Line Pulsing (CC-TLP) and CDM for a Large Chip-on-Flex Assembly </a></strong><br />
Johannes Weber, Horst Gieser, Heinrich Wolf, Linus Maurer, Fraunhofer EMFT; Wolfgang Reinprecht, ams AG</p>
<h2>&nbsp;</h2>
</body>
</html>
