\hypertarget{stm32f7xx__hal__conf_8h}{}\section{C\+:/\+Users/\+James/\+Documents/\+Camera-\/\+Microcontroller/\+R\+T\+E/\+Device/\+S\+T\+M32\+F746\+N\+G\+Hx/stm32f7xx\+\_\+hal\+\_\+conf.h File Reference}
\label{stm32f7xx__hal__conf_8h}\index{C\+:/\+Users/\+James/\+Documents/\+Camera-\/\+Microcontroller/\+R\+T\+E/\+Device/\+S\+T\+M32\+F746\+N\+G\+Hx/stm32f7xx\+\_\+hal\+\_\+conf.\+h@{C\+:/\+Users/\+James/\+Documents/\+Camera-\/\+Microcontroller/\+R\+T\+E/\+Device/\+S\+T\+M32\+F746\+N\+G\+Hx/stm32f7xx\+\_\+hal\+\_\+conf.\+h}}


H\+AL configuration file.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{H\+S\+E\+\_\+\+V\+A\+L\+UE}~25000000U
\begin{DoxyCompactList}\small\item\em This is the list of modules to be used in the H\+AL driver. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}~100U
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{H\+S\+I\+\_\+\+V\+A\+L\+UE}~16000000U
\begin{DoxyCompactList}\small\item\em Internal High Speed oscillator (H\+SI) value. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SI is used as system clock source, directly or through the P\+LL). \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}{L\+S\+I\+\_\+\+V\+A\+L\+UE}~32000U
\begin{DoxyCompactList}\small\item\em Internal Low Speed oscillator (L\+SI) value. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}{L\+S\+E\+\_\+\+V\+A\+L\+UE}~32768U
\begin{DoxyCompactList}\small\item\em External Low Speed oscillator (L\+SE) value. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}~5000U
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}~12288000U
\begin{DoxyCompactList}\small\item\em External clock source for I2S peripheral This value is used by the I2S H\+AL module to compute the I2S clock source frequency, this source is inserted directly through I2\+S\+\_\+\+C\+K\+IN pad. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}{V\+D\+D\+\_\+\+V\+A\+L\+UE}~3300U
\begin{DoxyCompactList}\small\item\em This is the H\+AL system configuration section. \end{DoxyCompactList}\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~0x0\+FU
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}\label{stm32f7xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}} 
\#define {\bfseries U\+S\+E\+\_\+\+R\+T\+OS}~0U
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}\label{stm32f7xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}} 
\#define {\bfseries P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+E\+N\+A\+B\+LE}~1U
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_ad4f244bb072824467a04794d57694389}\label{stm32f7xx__hal__conf_8h_ad4f244bb072824467a04794d57694389}} 
\#define {\bfseries A\+R\+T\+\_\+\+A\+C\+C\+L\+E\+R\+A\+T\+O\+R\+\_\+\+E\+N\+A\+B\+LE}~1\+U /$\ast$ To enable instruction cache and prefetch $\ast$/
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_ab84a2e15d360e2644ada09641513a941}\label{stm32f7xx__hal__conf_8h_ab84a2e15d360e2644ada09641513a941}} 
\#define \hyperlink{stm32f7xx__hal__conf_8h_ab84a2e15d360e2644ada09641513a941}{M\+A\+C\+\_\+\+A\+D\+D\+R0}~2U
\begin{DoxyCompactList}\small\item\em Uncomment the line below to expanse the \char`\"{}assert\+\_\+param\char`\"{} macro in the H\+AL drivers code. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a8d14266d76690c530bee01e7e5bb4099}\label{stm32f7xx__hal__conf_8h_a8d14266d76690c530bee01e7e5bb4099}} 
\#define {\bfseries M\+A\+C\+\_\+\+A\+D\+D\+R1}~0U
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a6c5df15bec1d305ed033ad9a85ec803d}\label{stm32f7xx__hal__conf_8h_a6c5df15bec1d305ed033ad9a85ec803d}} 
\#define {\bfseries M\+A\+C\+\_\+\+A\+D\+D\+R2}~0U
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a08a36ede83ae67498aecf54676be8fc8}\label{stm32f7xx__hal__conf_8h_a08a36ede83ae67498aecf54676be8fc8}} 
\#define {\bfseries M\+A\+C\+\_\+\+A\+D\+D\+R3}~0U
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a41e5cb0b39ad74f0aafb83dbcecf9006}\label{stm32f7xx__hal__conf_8h_a41e5cb0b39ad74f0aafb83dbcecf9006}} 
\#define {\bfseries M\+A\+C\+\_\+\+A\+D\+D\+R4}~0U
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a3bcc92663c42ec434f527847bbc4abc1}\label{stm32f7xx__hal__conf_8h_a3bcc92663c42ec434f527847bbc4abc1}} 
\#define {\bfseries M\+A\+C\+\_\+\+A\+D\+D\+R5}~0U
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a0cdaf687f7a7f2dba570d5a722990786}\label{stm32f7xx__hal__conf_8h_a0cdaf687f7a7f2dba570d5a722990786}} 
\#define {\bfseries E\+T\+H\+\_\+\+R\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}~E\+T\+H\+\_\+\+M\+A\+X\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+S\+I\+ZE /$\ast$ buffer size for receive               $\ast$/
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_af83956dfc1b135c3c92ac409758b6cf4}\label{stm32f7xx__hal__conf_8h_af83956dfc1b135c3c92ac409758b6cf4}} 
\#define {\bfseries E\+T\+H\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+ZE}~E\+T\+H\+\_\+\+M\+A\+X\+\_\+\+P\+A\+C\+K\+E\+T\+\_\+\+S\+I\+ZE /$\ast$ buffer size for transmit              $\ast$/
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a62b0f224fa9c4f2e5574c9e52526f751}\label{stm32f7xx__hal__conf_8h_a62b0f224fa9c4f2e5574c9e52526f751}} 
\#define {\bfseries E\+T\+H\+\_\+\+R\+X\+B\+U\+F\+NB}~4\+U       /$\ast$ 4 Rx buffers of size E\+T\+H\+\_\+\+R\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+Z\+E  $\ast$/
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a4ad07ad8fa6f8639ab8ef362390d86c7}\label{stm32f7xx__hal__conf_8h_a4ad07ad8fa6f8639ab8ef362390d86c7}} 
\#define {\bfseries E\+T\+H\+\_\+\+T\+X\+B\+U\+F\+NB}~4\+U       /$\ast$ 4 Tx buffers of size E\+T\+H\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+S\+I\+Z\+E  $\ast$/
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a25f014091aaba92bdd9d95d0b2f00503}\label{stm32f7xx__hal__conf_8h_a25f014091aaba92bdd9d95d0b2f00503}} 
\#define {\bfseries D\+P83848\+\_\+\+P\+H\+Y\+\_\+\+A\+D\+D\+R\+E\+SS}~0x01U
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a0ede6087f7b71403bcddb5d3a8f47ff4}\label{stm32f7xx__hal__conf_8h_a0ede6087f7b71403bcddb5d3a8f47ff4}} 
\#define {\bfseries P\+H\+Y\+\_\+\+R\+E\+S\+E\+T\+\_\+\+D\+E\+L\+AY}~0x000000\+F\+FU
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_abba7114255a2a41b81fdcb2a3702c270}\label{stm32f7xx__hal__conf_8h_abba7114255a2a41b81fdcb2a3702c270}} 
\#define {\bfseries P\+H\+Y\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+D\+E\+L\+AY}~0x00000\+F\+F\+FU
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a9d356ada86535630c403690bef0fb887}\label{stm32f7xx__hal__conf_8h_a9d356ada86535630c403690bef0fb887}} 
\#define {\bfseries P\+H\+Y\+\_\+\+R\+E\+A\+D\+\_\+\+TO}~0x0000\+F\+F\+F\+FU
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a474bf13e28d09b667e41b151140ee39d}\label{stm32f7xx__hal__conf_8h_a474bf13e28d09b667e41b151140ee39d}} 
\#define {\bfseries P\+H\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+TO}~0x0000\+F\+F\+F\+FU
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a8abe1a40c71e68881ec669d59f513fdb}{P\+H\+Y\+\_\+\+B\+CR}~((uint16\+\_\+t)0x00\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a4b8f2c29a9e74412395e1b1809666838}{P\+H\+Y\+\_\+\+B\+SR}~((uint16\+\_\+t)0x01\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a6f5048620b3dde8583f7f1118e9de187}{P\+H\+Y\+\_\+\+R\+E\+S\+ET}~((uint16\+\_\+t)0x8000\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a7833d885caa7e29abbebfb90a4b96f86}{P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK}~((uint16\+\_\+t)0x4000\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a5729771244f68779fc694ba819cd60a5}{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M}~((uint16\+\_\+t)0x2100\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a1ac901a4ad405241d90a5c10104b8986}{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M}~((uint16\+\_\+t)0x2000\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a6b6254fd3dacbf1578a9d8058cd86373}{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M}~((uint16\+\_\+t)0x0100\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a4fa7ca6faf60ee074576ebb6103f8dd4}{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M}~((uint16\+\_\+t)0x0000\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a9b7f5c8f71047ee449f21562d26b1b43}{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}~((uint16\+\_\+t)0x1000\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a66c4b69bd08dc25b6730365d3ff740c9}{P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}~((uint16\+\_\+t)0x0200\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_aa0b1e6d4a23470fc1ac4f9222b51f8a0}{P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN}~((uint16\+\_\+t)0x0800\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a7d5233295134a385866eb5bdafe2162b}{P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE}~((uint16\+\_\+t)0x0400\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a36c4dbd5f6df1f5eaefa010929ef9773}{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE}~((uint16\+\_\+t)0x0020\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_ace209074499dbef0b97300da5bd7c707}{P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US}~((uint16\+\_\+t)0x0004\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a057b4d3fb66548d65c291a5b41611be2}{P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}~((uint16\+\_\+t)0x0002\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a32b55e84d27cf298a77f54b133cd1acc}{P\+H\+Y\+\_\+\+SR}~((uint16\+\_\+t)0x10\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_ac4d8c2e6c2509a9bdaf214b24deafea7}{P\+H\+Y\+\_\+\+M\+I\+CR}~((uint16\+\_\+t)0x11\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a81d36e97e4a9da33f2a7e142b01964f6}{P\+H\+Y\+\_\+\+M\+I\+SR}~((uint16\+\_\+t)0x12\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a4a6cbf61f5e1a134d8983ef29fd2d386}{P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+S\+T\+A\+T\+US}~((uint16\+\_\+t)0x0001\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a74c081bc55e9ff96bf229f44e96c6155}{P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US}~((uint16\+\_\+t)0x0002\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_ab928f45585242fde1a8d81a2d9ed22d0}{P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US}~((uint16\+\_\+t)0x0004\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_ab0314b8559d5895194b435ae93aee9c9}{P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+EN}~((uint16\+\_\+t)0x0002\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_aca1bf9e00caba70caa1f1a9e56cbee5c}{P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+OE}~((uint16\+\_\+t)0x0001\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_aaf06885683edcd946ad960f59e8a6f9a}{P\+H\+Y\+\_\+\+M\+I\+S\+R\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+\_\+\+EN}~((uint16\+\_\+t)0x0020\+U)
\item 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a7c378eb26673981df0834658f4fec4c1}{P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}~((uint16\+\_\+t)0x2000\+U)
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}\label{stm32f7xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}} 
\#define {\bfseries U\+S\+E\+\_\+\+S\+P\+I\+\_\+\+C\+RC}~1U
\item 
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}\label{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}} 
\#define \hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\+\_\+param}(expr)~((void)0)
\begin{DoxyCompactList}\small\item\em Include module\textquotesingle{}s header file. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+AL configuration file. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+2.\+0 modified by A\+RM 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
23-\/\+September-\/2016 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}\label{stm32f7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE@{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}}
\index{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE@{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE}{EXTERNAL\_CLOCK\_VALUE}}
{\footnotesize\ttfamily \#define E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+\+V\+A\+L\+UE~12288000U}



External clock source for I2S peripheral This value is used by the I2S H\+AL module to compute the I2S clock source frequency, this source is inserted directly through I2\+S\+\_\+\+C\+K\+IN pad. 

Value of the Internal oscillator in Hz \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}\label{stm32f7xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}}
\index{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}{HSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT~100U}

Time out for H\+SE start up, in ms \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}\label{stm32f7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!H\+S\+E\+\_\+\+V\+A\+L\+UE@{H\+S\+E\+\_\+\+V\+A\+L\+UE}}
\index{H\+S\+E\+\_\+\+V\+A\+L\+UE@{H\+S\+E\+\_\+\+V\+A\+L\+UE}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+S\+E\+\_\+\+V\+A\+L\+UE}{HSE\_VALUE}}
{\footnotesize\ttfamily \#define H\+S\+E\+\_\+\+V\+A\+L\+UE~25000000U}



This is the list of modules to be used in the H\+AL driver. 

Adjust the value of External High Speed oscillator (H\+SE) used in your application. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SE is used as system clock source, directly or through the P\+LL). Value of the External oscillator in Hz \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}\label{stm32f7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!H\+S\+I\+\_\+\+V\+A\+L\+UE@{H\+S\+I\+\_\+\+V\+A\+L\+UE}}
\index{H\+S\+I\+\_\+\+V\+A\+L\+UE@{H\+S\+I\+\_\+\+V\+A\+L\+UE}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{H\+S\+I\+\_\+\+V\+A\+L\+UE}{HSI\_VALUE}}
{\footnotesize\ttfamily \#define H\+S\+I\+\_\+\+V\+A\+L\+UE~16000000U}



Internal High Speed oscillator (H\+SI) value. This value is used by the R\+CC H\+AL module to compute the system frequency (when H\+SI is used as system clock source, directly or through the P\+LL). 

Value of the Internal oscillator in Hz \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}\label{stm32f7xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}}
\index{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT@{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT}{LSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define L\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT~5000U}

Time out for L\+SE start up, in ms \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}\label{stm32f7xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!L\+S\+E\+\_\+\+V\+A\+L\+UE@{L\+S\+E\+\_\+\+V\+A\+L\+UE}}
\index{L\+S\+E\+\_\+\+V\+A\+L\+UE@{L\+S\+E\+\_\+\+V\+A\+L\+UE}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{L\+S\+E\+\_\+\+V\+A\+L\+UE}{LSE\_VALUE}}
{\footnotesize\ttfamily \#define L\+S\+E\+\_\+\+V\+A\+L\+UE~32768U}



External Low Speed oscillator (L\+SE) value. 

$<$ Value of the Internal Low Speed oscillator in Hz The real value may vary depending on the variations in voltage and temperature. Value of the External Low Speed oscillator in Hz \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}\label{stm32f7xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!L\+S\+I\+\_\+\+V\+A\+L\+UE@{L\+S\+I\+\_\+\+V\+A\+L\+UE}}
\index{L\+S\+I\+\_\+\+V\+A\+L\+UE@{L\+S\+I\+\_\+\+V\+A\+L\+UE}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{L\+S\+I\+\_\+\+V\+A\+L\+UE}{LSI\_VALUE}}
{\footnotesize\ttfamily \#define L\+S\+I\+\_\+\+V\+A\+L\+UE~32000U}



Internal Low Speed oscillator (L\+SI) value. 

L\+SI Typical Value in Hz \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a36c4dbd5f6df1f5eaefa010929ef9773}\label{stm32f7xx__hal__conf_8h_a36c4dbd5f6df1f5eaefa010929ef9773}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE}}
\index{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE}{PHY\_AUTONEGO\_COMPLETE}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+\_\+\+C\+O\+M\+P\+L\+E\+TE~((uint16\+\_\+t)0x0020\+U)}

Auto-\/\+Negotiation process completed \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a9b7f5c8f71047ee449f21562d26b1b43}\label{stm32f7xx__hal__conf_8h_a9b7f5c8f71047ee449f21562d26b1b43}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON@{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}}
\index{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON@{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}{PHY\_AUTONEGOTIATION}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON~((uint16\+\_\+t)0x1000\+U)}

Enable auto-\/negotiation function \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a8abe1a40c71e68881ec669d59f513fdb}\label{stm32f7xx__hal__conf_8h_a8abe1a40c71e68881ec669d59f513fdb}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+B\+CR@{P\+H\+Y\+\_\+\+B\+CR}}
\index{P\+H\+Y\+\_\+\+B\+CR@{P\+H\+Y\+\_\+\+B\+CR}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+B\+CR}{PHY\_BCR}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+B\+CR~((uint16\+\_\+t)0x00\+U)}

Transceiver Basic Control Register \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a4b8f2c29a9e74412395e1b1809666838}\label{stm32f7xx__hal__conf_8h_a4b8f2c29a9e74412395e1b1809666838}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+B\+SR@{P\+H\+Y\+\_\+\+B\+SR}}
\index{P\+H\+Y\+\_\+\+B\+SR@{P\+H\+Y\+\_\+\+B\+SR}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+B\+SR}{PHY\_BSR}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+B\+SR~((uint16\+\_\+t)0x01\+U)}

Transceiver Basic Status Register \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_ab928f45585242fde1a8d81a2d9ed22d0}\label{stm32f7xx__hal__conf_8h_ab928f45585242fde1a8d81a2d9ed22d0}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US}}
\index{P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US}{PHY\_DUPLEX\_STATUS}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+D\+U\+P\+L\+E\+X\+\_\+\+S\+T\+A\+T\+US~((uint16\+\_\+t)0x0004\+U)}

P\+HY Duplex mask \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a5729771244f68779fc694ba819cd60a5}\label{stm32f7xx__hal__conf_8h_a5729771244f68779fc694ba819cd60a5}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M@{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M}}
\index{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M@{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M}{PHY\_FULLDUPLEX\_100M}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+100M~((uint16\+\_\+t)0x2100\+U)}

Set the full-\/duplex mode at 100 Mb/s \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a6b6254fd3dacbf1578a9d8058cd86373}\label{stm32f7xx__hal__conf_8h_a6b6254fd3dacbf1578a9d8058cd86373}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M@{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M}}
\index{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M@{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M}{PHY\_FULLDUPLEX\_10M}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+F\+U\+L\+L\+D\+U\+P\+L\+E\+X\+\_\+10M~((uint16\+\_\+t)0x0100\+U)}

Set the full-\/duplex mode at 10 Mb/s \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a1ac901a4ad405241d90a5c10104b8986}\label{stm32f7xx__hal__conf_8h_a1ac901a4ad405241d90a5c10104b8986}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M@{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M}}
\index{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M@{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M}{PHY\_HALFDUPLEX\_100M}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+100M~((uint16\+\_\+t)0x2000\+U)}

Set the half-\/duplex mode at 100 Mb/s \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a4fa7ca6faf60ee074576ebb6103f8dd4}\label{stm32f7xx__hal__conf_8h_a4fa7ca6faf60ee074576ebb6103f8dd4}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M@{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M}}
\index{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M@{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M}{PHY\_HALFDUPLEX\_10M}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+H\+A\+L\+F\+D\+U\+P\+L\+E\+X\+\_\+10M~((uint16\+\_\+t)0x0000\+U)}

Set the half-\/duplex mode at 10 Mb/s \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a7d5233295134a385866eb5bdafe2162b}\label{stm32f7xx__hal__conf_8h_a7d5233295134a385866eb5bdafe2162b}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE@{P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE}}
\index{P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE@{P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE}{PHY\_ISOLATE}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+I\+S\+O\+L\+A\+TE~((uint16\+\_\+t)0x0400\+U)}

Isolate P\+HY from M\+II \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a057b4d3fb66548d65c291a5b41611be2}\label{stm32f7xx__hal__conf_8h_a057b4d3fb66548d65c291a5b41611be2}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON@{P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}}
\index{P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON@{P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON}{PHY\_JABBER\_DETECTION}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+J\+A\+B\+B\+E\+R\+\_\+\+D\+E\+T\+E\+C\+T\+I\+ON~((uint16\+\_\+t)0x0002\+U)}

Jabber condition detected \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a7c378eb26673981df0834658f4fec4c1}\label{stm32f7xx__hal__conf_8h_a7c378eb26673981df0834658f4fec4c1}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT@{P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}}
\index{P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT@{P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}{PHY\_LINK\_INTERRUPT}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT~((uint16\+\_\+t)0x2000\+U)}

P\+HY link status interrupt mask \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a4a6cbf61f5e1a134d8983ef29fd2d386}\label{stm32f7xx__hal__conf_8h_a4a6cbf61f5e1a134d8983ef29fd2d386}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+S\+T\+A\+T\+US}}
\index{P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+S\+T\+A\+T\+US}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+S\+T\+A\+T\+US}{PHY\_LINK\_STATUS}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+L\+I\+N\+K\+\_\+\+S\+T\+A\+T\+US~((uint16\+\_\+t)0x0001\+U)}

P\+HY Link mask \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_ace209074499dbef0b97300da5bd7c707}\label{stm32f7xx__hal__conf_8h_ace209074499dbef0b97300da5bd7c707}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US}}
\index{P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US}{PHY\_LINKED\_STATUS}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+L\+I\+N\+K\+E\+D\+\_\+\+S\+T\+A\+T\+US~((uint16\+\_\+t)0x0004\+U)}

Valid link established \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a7833d885caa7e29abbebfb90a4b96f86}\label{stm32f7xx__hal__conf_8h_a7833d885caa7e29abbebfb90a4b96f86}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK@{P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK}}
\index{P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK@{P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK}{PHY\_LOOPBACK}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+L\+O\+O\+P\+B\+A\+CK~((uint16\+\_\+t)0x4000\+U)}

Select loop-\/back mode \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_ac4d8c2e6c2509a9bdaf214b24deafea7}\label{stm32f7xx__hal__conf_8h_ac4d8c2e6c2509a9bdaf214b24deafea7}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+M\+I\+CR@{P\+H\+Y\+\_\+\+M\+I\+CR}}
\index{P\+H\+Y\+\_\+\+M\+I\+CR@{P\+H\+Y\+\_\+\+M\+I\+CR}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+M\+I\+CR}{PHY\_MICR}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+M\+I\+CR~((uint16\+\_\+t)0x11\+U)}

M\+II Interrupt Control Register \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_ab0314b8559d5895194b435ae93aee9c9}\label{stm32f7xx__hal__conf_8h_ab0314b8559d5895194b435ae93aee9c9}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+EN@{P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+EN}}
\index{P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+EN@{P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+EN}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+EN}{PHY\_MICR\_INT\_EN}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+EN~((uint16\+\_\+t)0x0002\+U)}

P\+HY Enable interrupts \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_aca1bf9e00caba70caa1f1a9e56cbee5c}\label{stm32f7xx__hal__conf_8h_aca1bf9e00caba70caa1f1a9e56cbee5c}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+OE@{P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+OE}}
\index{P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+OE@{P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+OE}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+OE}{PHY\_MICR\_INT\_OE}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+M\+I\+C\+R\+\_\+\+I\+N\+T\+\_\+\+OE~((uint16\+\_\+t)0x0001\+U)}

P\+HY Enable output interrupt events \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a81d36e97e4a9da33f2a7e142b01964f6}\label{stm32f7xx__hal__conf_8h_a81d36e97e4a9da33f2a7e142b01964f6}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+M\+I\+SR@{P\+H\+Y\+\_\+\+M\+I\+SR}}
\index{P\+H\+Y\+\_\+\+M\+I\+SR@{P\+H\+Y\+\_\+\+M\+I\+SR}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+M\+I\+SR}{PHY\_MISR}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+M\+I\+SR~((uint16\+\_\+t)0x12\+U)}

M\+II Interrupt Status and Misc. Control Register \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_aaf06885683edcd946ad960f59e8a6f9a}\label{stm32f7xx__hal__conf_8h_aaf06885683edcd946ad960f59e8a6f9a}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+M\+I\+S\+R\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+\_\+\+EN@{P\+H\+Y\+\_\+\+M\+I\+S\+R\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+\_\+\+EN}}
\index{P\+H\+Y\+\_\+\+M\+I\+S\+R\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+\_\+\+EN@{P\+H\+Y\+\_\+\+M\+I\+S\+R\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+\_\+\+EN}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+M\+I\+S\+R\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+\_\+\+EN}{PHY\_MISR\_LINK\_INT\_EN}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+M\+I\+S\+R\+\_\+\+L\+I\+N\+K\+\_\+\+I\+N\+T\+\_\+\+EN~((uint16\+\_\+t)0x0020\+U)}

Enable Interrupt on change of link status \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_aa0b1e6d4a23470fc1ac4f9222b51f8a0}\label{stm32f7xx__hal__conf_8h_aa0b1e6d4a23470fc1ac4f9222b51f8a0}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN@{P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN}}
\index{P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN@{P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN}{PHY\_POWERDOWN}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+P\+O\+W\+E\+R\+D\+O\+WN~((uint16\+\_\+t)0x0800\+U)}

Select the power down mode \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a6f5048620b3dde8583f7f1118e9de187}\label{stm32f7xx__hal__conf_8h_a6f5048620b3dde8583f7f1118e9de187}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+R\+E\+S\+ET@{P\+H\+Y\+\_\+\+R\+E\+S\+ET}}
\index{P\+H\+Y\+\_\+\+R\+E\+S\+ET@{P\+H\+Y\+\_\+\+R\+E\+S\+ET}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+R\+E\+S\+ET}{PHY\_RESET}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+R\+E\+S\+ET~((uint16\+\_\+t)0x8000\+U)}

P\+HY Reset \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a66c4b69bd08dc25b6730365d3ff740c9}\label{stm32f7xx__hal__conf_8h_a66c4b69bd08dc25b6730365d3ff740c9}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON@{P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}}
\index{P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON@{P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON}{PHY\_RESTART\_AUTONEGOTIATION}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+A\+U\+T\+O\+N\+E\+G\+O\+T\+I\+A\+T\+I\+ON~((uint16\+\_\+t)0x0200\+U)}

Restart auto-\/negotiation function \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a74c081bc55e9ff96bf229f44e96c6155}\label{stm32f7xx__hal__conf_8h_a74c081bc55e9ff96bf229f44e96c6155}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US}}
\index{P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US@{P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US}{PHY\_SPEED\_STATUS}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+T\+US~((uint16\+\_\+t)0x0002\+U)}

P\+HY Speed mask \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_a32b55e84d27cf298a77f54b133cd1acc}\label{stm32f7xx__hal__conf_8h_a32b55e84d27cf298a77f54b133cd1acc}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!P\+H\+Y\+\_\+\+SR@{P\+H\+Y\+\_\+\+SR}}
\index{P\+H\+Y\+\_\+\+SR@{P\+H\+Y\+\_\+\+SR}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{P\+H\+Y\+\_\+\+SR}{PHY\_SR}}
{\footnotesize\ttfamily \#define P\+H\+Y\+\_\+\+SR~((uint16\+\_\+t)0x10\+U)}

P\+HY status register Offset \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}\label{stm32f7xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY@{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}}
\index{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY@{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY}{TICK\_INT\_PRIORITY}}
{\footnotesize\ttfamily \#define T\+I\+C\+K\+\_\+\+I\+N\+T\+\_\+\+P\+R\+I\+O\+R\+I\+TY~0x0\+FU}

tick interrupt priority \mbox{\Hypertarget{stm32f7xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}\label{stm32f7xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}} 
\index{stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}!V\+D\+D\+\_\+\+V\+A\+L\+UE@{V\+D\+D\+\_\+\+V\+A\+L\+UE}}
\index{V\+D\+D\+\_\+\+V\+A\+L\+UE@{V\+D\+D\+\_\+\+V\+A\+L\+UE}!stm32f7xx\+\_\+hal\+\_\+conf.\+h@{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}
\subsubsection{\texorpdfstring{V\+D\+D\+\_\+\+V\+A\+L\+UE}{VDD\_VALUE}}
{\footnotesize\ttfamily \#define V\+D\+D\+\_\+\+V\+A\+L\+UE~3300U}



This is the H\+AL system configuration section. 

Value of V\+DD in mv 