
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   <!--
This HTML was auto-generated from MATLAB code.
To make changes, update the MATLAB code and republish this document.
      --><title>nco</title><meta name="generator" content="MATLAB 9.9"><link rel="schema.DC" href="http://purl.org/dc/elements/1.1/"><meta name="DC.date" content="2021-04-02"><meta name="DC.source" content="nco.m"><style type="text/css">
html,body,div,span,applet,object,iframe,h1,h2,h3,h4,h5,h6,p,blockquote,pre,a,abbr,acronym,address,big,cite,code,del,dfn,em,font,img,ins,kbd,q,s,samp,small,strike,strong,tt,var,b,u,i,center,dl,dt,dd,ol,ul,li,fieldset,form,label,legend,table,caption,tbody,tfoot,thead,tr,th,td{margin:0;padding:0;border:0;outline:0;font-size:100%;vertical-align:baseline;background:transparent}body{line-height:1}ol,ul{list-style:none}blockquote,q{quotes:none}blockquote:before,blockquote:after,q:before,q:after{content:'';content:none}:focus{outine:0}ins{text-decoration:none}del{text-decoration:line-through}table{border-collapse:collapse;border-spacing:0}

html { min-height:100%; margin-bottom:1px; }
html body { height:100%; margin:0px; font-family:Arial, Helvetica, sans-serif; font-size:10px; color:#000; line-height:140%; background:#fff none; overflow-y:scroll; }
html body td { vertical-align:top; text-align:left; }

h1 { padding:0px; margin:0px 0px 25px; font-family:Arial, Helvetica, sans-serif; font-size:1.5em; color:#d55000; line-height:100%; font-weight:normal; }
h2 { padding:0px; margin:0px 0px 8px; font-family:Arial, Helvetica, sans-serif; font-size:1.2em; color:#000; font-weight:bold; line-height:140%; border-bottom:1px solid #d6d4d4; display:block; }
h3 { padding:0px; margin:0px 0px 5px; font-family:Arial, Helvetica, sans-serif; font-size:1.1em; color:#000; font-weight:bold; line-height:140%; }

a { color:#005fce; text-decoration:none; }
a:hover { color:#005fce; text-decoration:underline; }
a:visited { color:#004aa0; text-decoration:none; }

p { padding:0px; margin:0px 0px 20px; }
img { padding:0px; margin:0px 0px 20px; border:none; }
p img, pre img, tt img, li img, h1 img, h2 img { margin-bottom:0px; }

ul { padding:0px; margin:0px 0px 20px 23px; list-style:square; }
ul li { padding:0px; margin:0px 0px 7px 0px; }
ul li ul { padding:5px 0px 0px; margin:0px 0px 7px 23px; }
ul li ol li { list-style:decimal; }
ol { padding:0px; margin:0px 0px 20px 0px; list-style:decimal; }
ol li { padding:0px; margin:0px 0px 7px 23px; list-style-type:decimal; }
ol li ol { padding:5px 0px 0px; margin:0px 0px 7px 0px; }
ol li ol li { list-style-type:lower-alpha; }
ol li ul { padding-top:7px; }
ol li ul li { list-style:square; }

.content { font-size:1.2em; line-height:140%; padding: 20px; }

pre, code { font-size:12px; }
tt { font-size: 1.2em; }
pre { margin:0px 0px 20px; }
pre.codeinput { padding:10px; border:1px solid #d3d3d3; background:#f7f7f7; }
pre.codeoutput { padding:10px 11px; margin:0px 0px 20px; color:#4c4c4c; }
pre.error { color:red; }

@media print { pre.codeinput, pre.codeoutput { word-wrap:break-word; width:100%; } }

span.keyword { color:#0000FF }
span.comment { color:#228B22 }
span.string { color:#A020F0 }
span.untermstring { color:#B20000 }
span.syscmd { color:#B28C00 }
span.typesection { color:#A0522D }

.footer { width:auto; padding:10px 0px; margin:25px 0px 0px; border-top:1px dotted #878787; font-size:0.8em; line-height:140%; font-style:italic; color:#878787; text-align:left; float:none; }
.footer p { margin:0px; }
.footer a { color:#878787; }
.footer a:hover { color:#878787; text-decoration:underline; }
.footer a:visited { color:#878787; }

table th { padding:7px 5px; text-align:left; vertical-align:middle; border: 1px solid #d6d4d4; font-weight:bold; }
table td { padding:7px 5px; text-align:left; vertical-align:top; border:1px solid #d6d4d4; }





  </style></head><body><div class="content"><pre class="codeinput">/*************************************************************************
 * Module name:		nco
 * Input arg(s):	clock, reset, frequency <span class="string">control</span> <span class="string">word</span>
 * Output arg(s):	ROM address
 * Description:		Numerically-controlled oscillator <span class="string">that</span> <span class="string">generates</span> <span class="string">the</span>
 *					address values <span class="string">for</span> <span class="string">the</span> <span class="string">triangle</span> <span class="string">waveform</span> <span class="string">lookup</span> <span class="string">table</span>
 *************************************************************************/
 `timescale 1ns / 1ps
module <span class="string">nco(</span>
	input <span class="string">clk</span>, rst,
	input <span class="string">[23:0]</span> <span class="string">fcw</span>,
    output <span class="string">reg</span> <span class="string">[11:0]</span> <span class="string">addr</span>
	);

	// Scaling factor <span class="string">to</span> <span class="string">produce</span> <span class="string">a</span> <span class="string">48kHz</span> <span class="string">to</span> <span class="string">match</span> <span class="string">audio</span> <span class="string">codec</span> <span class="string">sampling</span>
	// frequency
	parameter <span class="string">DIV</span> <span class="string">=</span> <span class="untermstring">28'd1024;</span>

	// internal signal <span class="string">declarations</span>
	reg <span class="string">fdiv_clk</span>;
	reg <span class="string">[23:0]</span> <span class="string">accum</span>;
	reg <span class="string">[28:0]</span> <span class="string">fdiv_cnt</span>;

	// Sampling frequency <span class="string">divider</span> <span class="string">process</span> <span class="string">(48kHz clock generator)</span>
	always @ (posedge clk or negedge rst) begin
		<span class="keyword">if</span>(<span class="syscmd">!rst)</span>
			fdiv_cnt &lt;= 0;
		<span class="keyword">else</span> <span class="keyword">if</span> (fdiv_cnt &lt; (DIV-1))
			fdiv_cnt &lt;= fdiv_cnt +1;
		<span class="keyword">else</span>
			fdiv_cnt &lt;= 0;
	<span class="keyword">end</span>
	always @ (fdiv_cnt) fdiv_clk = (fdiv_cnt &lt; (DIV/2)) ? 1'b0 : 1'b1;

	// Phase accummulator <span class="string">process</span>
	always @ (posedge fdiv_clk or negedge rst)
	begin
		<span class="keyword">if</span> (<span class="syscmd">!rst)</span>
			accum &lt;= 0;
		<span class="keyword">else</span>
			accum &lt;= accum + fcw;
	<span class="keyword">end</span>

	// To address <span class="string">the</span> <span class="string">ROM</span>, the <span class="string">12</span> <span class="untermstring">MSB's of the phase accummulator</span>
	// will be <span class="string">used</span>
    always @ (accum or fcw) begin
        <span class="keyword">if</span> (fcw == 0)
            addr = 12'h000;
        <span class="keyword">else</span>
            addr = accum[23:12];
    <span class="keyword">end</span>

endmodule
</pre><pre class="codeoutput error">Error using dbstatus
Error: File: C:\Users\tacat\Desktop\Louis\CSUN\Grad\698C\SOC\OrganSynth_1.0\src\nco.m Line: 1 Column: 1
Invalid use of operator.
</pre><p class="footer"><br><a href="https://www.mathworks.com/products/matlab/">Published with MATLAB&reg; R2020b</a><br></p></div><!--
##### SOURCE BEGIN #####
/*************************************************************************
 * Module name:		nco
 * Input arg(s):	clock, reset, frequency control word
 * Output arg(s):	ROM address
 * Description:		Numerically-controlled oscillator that generates the 
 *					address values for the triangle waveform lookup table
 *************************************************************************/
 `timescale 1ns / 1ps
module nco(
	input clk, rst,
	input [23:0] fcw,
    output reg [11:0] addr
	);

	// Scaling factor to produce a 48kHz to match audio codec sampling 
	// frequency
	parameter DIV = 28'd1024;
	
	// internal signal declarations
	reg fdiv_clk;
	reg [23:0] accum;
	reg [28:0] fdiv_cnt;

	// Sampling frequency divider process (48kHz clock generator)
	always @ (posedge clk or negedge rst) begin
		if(!rst)
			fdiv_cnt <= 0;
		else if (fdiv_cnt < (DIV-1))
			fdiv_cnt <= fdiv_cnt +1;    
		else
			fdiv_cnt <= 0;
	end
	always @ (fdiv_cnt) fdiv_clk = (fdiv_cnt < (DIV/2)) ? 1'b0 : 1'b1;

	// Phase accummulator process
	always @ (posedge fdiv_clk or negedge rst)
	begin
		if (!rst) 
			accum <= 0;
		else
			accum <= accum + fcw;
	end

	// To address the ROM, the 12 MSB's of the phase accummulator 
	// will be used
    always @ (accum or fcw) begin
        if (fcw == 0)
            addr = 12'h000;
        else	   
            addr = accum[23:12];
    end
	
endmodule
##### SOURCE END #####
--></body></html>