/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  reg [2:0] celloutsig_1_7z;
  reg [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_0z ? in_data[142] : in_data[117];
  assign celloutsig_1_9z = celloutsig_1_3z ? in_data[107] : celloutsig_1_6z[3];
  assign celloutsig_1_11z = celloutsig_1_7z[2] ? celloutsig_1_0z : celloutsig_1_4z;
  assign celloutsig_1_16z = ~(celloutsig_1_6z[3] | celloutsig_1_5z);
  assign celloutsig_1_19z = celloutsig_1_3z | ~(celloutsig_1_1z[1]);
  assign celloutsig_0_18z = celloutsig_0_1z[7] | ~(celloutsig_0_8z[1]);
  assign celloutsig_1_3z = celloutsig_1_2z[8] | ~(in_data[120]);
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_8z } + { celloutsig_1_1z[5:4], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_2z = in_data[13:10] / { 1'h1, celloutsig_0_1z[5:3] };
  assign celloutsig_0_17z = celloutsig_0_7z[6:2] > in_data[75:71];
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_7z } % { 1'h1, in_data[142:139] };
  assign celloutsig_1_2z = celloutsig_1_1z[2] ? { in_data[117], celloutsig_1_1z[8:3], 1'h1, celloutsig_1_1z[1:0] } : in_data[118:109];
  assign celloutsig_1_1z = ~ in_data[161:153];
  assign celloutsig_0_1z = { celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_0z } | in_data[68:61];
  assign celloutsig_1_18z = | { celloutsig_1_12z[11:2], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_1_0z = | in_data[146:136];
  assign celloutsig_1_4z = ~^ { celloutsig_1_2z[6:2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_0z[1], celloutsig_0_0z } << celloutsig_0_1z[6:3];
  assign celloutsig_0_6z = { in_data[75:71], celloutsig_0_5z } << { celloutsig_0_1z[5:1], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[78:76] <<< in_data[52:50];
  assign celloutsig_1_6z = { celloutsig_1_2z[6], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } <<< { celloutsig_1_1z[7:5], celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_6z[3:0], celloutsig_0_5z } ~^ celloutsig_0_6z[7:0];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_1z[5:0];
  always_latch
    if (clkin_data[96]) celloutsig_1_7z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_7z = in_data[113:111];
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 9'h000;
    else if (clkin_data[64]) celloutsig_1_8z = { celloutsig_1_1z[7:5], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
