

================================================================
== Vitis HLS Report for 'actor_top_Pipeline_VITIS_LOOP_112_4'
================================================================
* Date:           Mon Dec 26 02:54:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.585 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      643|      643|  3.215 us|  3.215 us|  643|  643|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_4  |      641|      641|        12|         10|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    130|    -|
|Register         |        -|    -|     223|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     223|    198|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln112_fu_104_p2     |         +|   0|  0|   7|           7|           1|
    |addr_cmp_fu_131_p2      |      icmp|   0|  0|  23|          64|          64|
    |icmp_ln112_fu_98_p2     |      icmp|   0|  0|   4|           7|           8|
    |reuse_select_fu_150_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  68|          80|         107|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  45|         11|    1|         11|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_reuse_reg_load  |   9|          2|   32|         64|
    |i_6_fu_46                        |   9|          2|    7|         14|
    |net_first_grad_address0          |  13|          3|   15|         45|
    |reuse_addr_reg_fu_38             |   9|          2|   59|        118|
    |reuse_reg_fu_42                  |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 130|         30|  150|        324|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add35_i_i_reg_211                          |  32|   0|   32|          0|
    |addr_cmp_reg_196                           |   1|   0|    1|          0|
    |ap_CS_fsm                                  |  10|   0|   10|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |grad_y_load_reg_201                        |  32|   0|   32|          0|
    |i_6_fu_46                                  |   7|   0|    7|          0|
    |icmp_ln112_reg_182                         |   1|   0|    1|          0|
    |net_first_grad_addr_reg_191                |   7|   0|   15|          8|
    |net_first_grad_addr_reg_191_pp0_iter1_reg  |   7|   0|   15|          8|
    |reuse_addr_reg_fu_38                       |  59|   0|   64|          5|
    |reuse_reg_fu_42                            |  32|   0|   32|          0|
    |reuse_select_reg_206                       |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 223|   0|  244|         21|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  actor_top_Pipeline_VITIS_LOOP_112_4|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  actor_top_Pipeline_VITIS_LOOP_112_4|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  actor_top_Pipeline_VITIS_LOOP_112_4|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  actor_top_Pipeline_VITIS_LOOP_112_4|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  actor_top_Pipeline_VITIS_LOOP_112_4|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  actor_top_Pipeline_VITIS_LOOP_112_4|  return value|
|grp_fu_394_p_din0        |  out|   32|  ap_ctrl_hs|  actor_top_Pipeline_VITIS_LOOP_112_4|  return value|
|grp_fu_394_p_din1        |  out|   32|  ap_ctrl_hs|  actor_top_Pipeline_VITIS_LOOP_112_4|  return value|
|grp_fu_394_p_opcode      |  out|    1|  ap_ctrl_hs|  actor_top_Pipeline_VITIS_LOOP_112_4|  return value|
|grp_fu_394_p_dout0       |   in|   32|  ap_ctrl_hs|  actor_top_Pipeline_VITIS_LOOP_112_4|  return value|
|grp_fu_394_p_ce          |  out|    1|  ap_ctrl_hs|  actor_top_Pipeline_VITIS_LOOP_112_4|  return value|
|grad_y_address0          |  out|    6|   ap_memory|                               grad_y|         array|
|grad_y_ce0               |  out|    1|   ap_memory|                               grad_y|         array|
|grad_y_q0                |   in|   32|   ap_memory|                               grad_y|         array|
|net_first_grad_address0  |  out|   15|   ap_memory|                       net_first_grad|         array|
|net_first_grad_ce0       |  out|    1|   ap_memory|                       net_first_grad|         array|
|net_first_grad_we0       |  out|    1|   ap_memory|                       net_first_grad|         array|
|net_first_grad_d0        |  out|   32|   ap_memory|                       net_first_grad|         array|
|net_first_grad_q0        |   in|   32|   ap_memory|                       net_first_grad|         array|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

