// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_run_test (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        checkId_dout,
        checkId_num_data_valid,
        checkId_fifo_cap,
        checkId_empty_n,
        checkId_read,
        p_read1,
        checkId_c_din,
        checkId_c_num_data_valid,
        checkId_c_fifo_cap,
        checkId_c_full_n,
        checkId_c_write,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_address0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_ce0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_q0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_address0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_ce0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_q0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_address0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_ce0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_q0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_address0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_ce0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_q0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_address0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_ce0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_q0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_address0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_ce0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_q0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_address0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_ce0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_q0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_address0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_ce0,
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_q0,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] checkId_dout;
input  [4:0] checkId_num_data_valid;
input  [4:0] checkId_fifo_cap;
input   checkId_empty_n;
output   checkId_read;
input  [7:0] p_read1;
output  [15:0] checkId_c_din;
input  [4:0] checkId_c_num_data_valid;
input  [4:0] checkId_c_fifo_cap;
input   checkId_c_full_n;
output   checkId_c_write;
output  [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_address0;
output   run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_ce0;
input  [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_q0;
output  [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_address0;
output   run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_ce0;
input  [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_q0;
output  [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_address0;
output   run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_ce0;
input  [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_q0;
output  [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_address0;
output   run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_ce0;
input  [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_q0;
output  [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_address0;
output   run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_ce0;
input  [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_q0;
output  [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_address0;
output   run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_ce0;
input  [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_q0;
output  [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_address0;
output   run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_ce0;
input  [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_q0;
output  [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_address0;
output   run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_ce0;
input  [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_q0;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg checkId_read;
reg checkId_c_write;
reg run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_ce0;
reg run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_ce0;
reg run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_ce0;
reg run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_ce0;
reg run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_ce0;
reg run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_ce0;
reg run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_ce0;
reg run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_ce0;
reg[0:0] ap_return;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_block_state32_pp0_stage7_iter3;
wire    ap_block_state40_pp0_stage7_iter4;
wire    ap_block_state48_pp0_stage7_iter5;
wire    ap_block_state56_pp0_stage7_iter6;
wire    ap_block_state64_pp0_stage7_iter7;
wire    ap_block_state72_pp0_stage7_iter8;
wire    ap_block_pp0_stage7_subdone;
reg    checkId_blk_n;
reg    ap_done_reg;
wire    ap_block_pp0_stage0;
reg    checkId_c_blk_n;
reg   [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_addr_reg_702;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state33_pp0_stage0_iter4;
wire    ap_block_state41_pp0_stage0_iter5;
wire    ap_block_state49_pp0_stage0_iter6;
wire    ap_block_state57_pp0_stage0_iter7;
wire    ap_block_state65_pp0_stage0_iter8;
wire    ap_block_state73_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg   [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_addr_reg_702_pp0_iter1_reg;
reg   [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_addr_reg_707;
reg   [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_addr_reg_707_pp0_iter1_reg;
reg   [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_addr_reg_712;
reg   [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_addr_reg_712_pp0_iter1_reg;
reg   [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_addr_reg_717;
reg   [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_addr_reg_722;
reg   [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_addr_reg_727;
reg   [5:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_addr_reg_732;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_load_reg_742;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state34_pp0_stage1_iter4;
wire    ap_block_state42_pp0_stage1_iter5;
wire    ap_block_state50_pp0_stage1_iter6;
wire    ap_block_state58_pp0_stage1_iter7;
wire    ap_block_state66_pp0_stage1_iter8;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_load_reg_742_pp0_iter1_reg;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_load_reg_742_pp0_iter2_reg;
wire   [0:0] or_ln95_1_fu_316_p2;
reg   [0:0] or_ln95_1_reg_751;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_state35_pp0_stage2_iter4;
wire    ap_block_state43_pp0_stage2_iter5;
wire    ap_block_state51_pp0_stage2_iter6;
wire    ap_block_state59_pp0_stage2_iter7;
wire    ap_block_state67_pp0_stage2_iter8;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] or_ln95_1_reg_751_pp0_iter1_reg;
reg   [0:0] or_ln95_1_reg_751_pp0_iter2_reg;
reg   [0:0] or_ln95_1_reg_751_pp0_iter3_reg;
reg   [0:0] or_ln95_1_reg_751_pp0_iter4_reg;
reg   [0:0] or_ln95_1_reg_751_pp0_iter5_reg;
reg   [0:0] or_ln95_1_reg_751_pp0_iter6_reg;
reg   [0:0] or_ln95_1_reg_751_pp0_iter7_reg;
reg   [0:0] or_ln95_1_reg_751_pp0_iter8_reg;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_load_reg_755;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_state28_pp0_stage3_iter3;
wire    ap_block_state36_pp0_stage3_iter4;
wire    ap_block_state44_pp0_stage3_iter5;
wire    ap_block_state52_pp0_stage3_iter6;
wire    ap_block_state60_pp0_stage3_iter7;
wire    ap_block_state68_pp0_stage3_iter8;
wire    ap_block_pp0_stage3_11001;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_load_reg_755_pp0_iter1_reg;
wire   [0:0] or_ln95_3_fu_369_p2;
reg   [0:0] or_ln95_3_reg_764;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_state29_pp0_stage4_iter3;
wire    ap_block_state37_pp0_stage4_iter4;
wire    ap_block_state45_pp0_stage4_iter5;
wire    ap_block_state53_pp0_stage4_iter6;
wire    ap_block_state61_pp0_stage4_iter7;
wire    ap_block_state69_pp0_stage4_iter8;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] or_ln95_3_reg_764_pp0_iter1_reg;
reg   [0:0] or_ln95_3_reg_764_pp0_iter2_reg;
reg   [0:0] or_ln95_3_reg_764_pp0_iter3_reg;
reg   [0:0] or_ln95_3_reg_764_pp0_iter4_reg;
reg   [0:0] or_ln95_3_reg_764_pp0_iter5_reg;
reg   [0:0] or_ln95_3_reg_764_pp0_iter6_reg;
reg   [0:0] or_ln95_3_reg_764_pp0_iter7_reg;
reg   [0:0] or_ln95_3_reg_764_pp0_iter8_reg;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_load_reg_768;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_block_state30_pp0_stage5_iter3;
wire    ap_block_state38_pp0_stage5_iter4;
wire    ap_block_state46_pp0_stage5_iter5;
wire    ap_block_state54_pp0_stage5_iter6;
wire    ap_block_state62_pp0_stage5_iter7;
wire    ap_block_state70_pp0_stage5_iter8;
wire    ap_block_pp0_stage5_11001;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_load_reg_768_pp0_iter1_reg;
wire   [0:0] or_ln95_5_fu_422_p2;
reg   [0:0] or_ln95_5_reg_777;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_block_state31_pp0_stage6_iter3;
wire    ap_block_state39_pp0_stage6_iter4;
wire    ap_block_state47_pp0_stage6_iter5;
wire    ap_block_state55_pp0_stage6_iter6;
wire    ap_block_state63_pp0_stage6_iter7;
wire    ap_block_state71_pp0_stage6_iter8;
wire    ap_block_pp0_stage6_11001;
reg   [0:0] or_ln95_5_reg_777_pp0_iter1_reg;
reg   [0:0] or_ln95_5_reg_777_pp0_iter2_reg;
reg   [0:0] or_ln95_5_reg_777_pp0_iter3_reg;
reg   [0:0] or_ln95_5_reg_777_pp0_iter4_reg;
reg   [0:0] or_ln95_5_reg_777_pp0_iter5_reg;
reg   [0:0] or_ln95_5_reg_777_pp0_iter6_reg;
reg   [0:0] or_ln95_5_reg_777_pp0_iter7_reg;
reg   [0:0] or_ln95_5_reg_777_pp0_iter8_reg;
reg   [7:0] p_read_reg_781;
wire    ap_block_pp0_stage7_11001;
reg   [7:0] p_read_reg_781_pp0_iter1_reg;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_load_reg_786;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_load_reg_786_pp0_iter1_reg;
wire   [0:0] or_ln95_7_fu_475_p2;
reg   [0:0] or_ln95_7_reg_795;
reg   [0:0] or_ln95_7_reg_795_pp0_iter2_reg;
reg   [0:0] or_ln95_7_reg_795_pp0_iter3_reg;
reg   [0:0] or_ln95_7_reg_795_pp0_iter4_reg;
reg   [0:0] or_ln95_7_reg_795_pp0_iter5_reg;
reg   [0:0] or_ln95_7_reg_795_pp0_iter6_reg;
reg   [0:0] or_ln95_7_reg_795_pp0_iter7_reg;
reg   [0:0] or_ln95_7_reg_795_pp0_iter8_reg;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_load_reg_799;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_load_reg_799_pp0_iter2_reg;
wire   [0:0] or_ln95_9_fu_528_p2;
reg   [0:0] or_ln95_9_reg_808;
reg   [0:0] or_ln95_9_reg_808_pp0_iter2_reg;
reg   [0:0] or_ln95_9_reg_808_pp0_iter3_reg;
reg   [0:0] or_ln95_9_reg_808_pp0_iter4_reg;
reg   [0:0] or_ln95_9_reg_808_pp0_iter5_reg;
reg   [0:0] or_ln95_9_reg_808_pp0_iter6_reg;
reg   [0:0] or_ln95_9_reg_808_pp0_iter7_reg;
reg   [0:0] or_ln95_9_reg_808_pp0_iter8_reg;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_load_reg_812;
wire   [0:0] or_ln95_11_fu_581_p2;
reg   [0:0] or_ln95_11_reg_821;
reg   [0:0] or_ln95_11_reg_821_pp0_iter2_reg;
reg   [0:0] or_ln95_11_reg_821_pp0_iter3_reg;
reg   [0:0] or_ln95_11_reg_821_pp0_iter4_reg;
reg   [0:0] or_ln95_11_reg_821_pp0_iter5_reg;
reg   [0:0] or_ln95_11_reg_821_pp0_iter6_reg;
reg   [0:0] or_ln95_11_reg_821_pp0_iter7_reg;
reg   [0:0] or_ln95_11_reg_821_pp0_iter8_reg;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_load_reg_825;
wire   [0:0] or_ln95_13_fu_634_p2;
reg   [0:0] or_ln95_13_reg_834;
reg   [0:0] or_ln95_13_reg_834_pp0_iter2_reg;
reg   [0:0] or_ln95_13_reg_834_pp0_iter3_reg;
reg   [0:0] or_ln95_13_reg_834_pp0_iter4_reg;
reg   [0:0] or_ln95_13_reg_834_pp0_iter5_reg;
reg   [0:0] or_ln95_13_reg_834_pp0_iter6_reg;
reg   [0:0] or_ln95_13_reg_834_pp0_iter7_reg;
reg   [0:0] or_ln95_13_reg_834_pp0_iter8_reg;
reg   [31:0] run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_load_reg_838;
wire   [0:0] or_ln95_15_fu_687_p2;
reg   [0:0] or_ln95_15_reg_847;
reg   [0:0] or_ln95_15_reg_847_pp0_iter3_reg;
reg   [0:0] or_ln95_15_reg_847_pp0_iter4_reg;
reg   [0:0] or_ln95_15_reg_847_pp0_iter5_reg;
reg   [0:0] or_ln95_15_reg_847_pp0_iter6_reg;
reg   [0:0] or_ln95_15_reg_847_pp0_iter7_reg;
reg   [0:0] or_ln95_15_reg_847_pp0_iter8_reg;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
wire    grp_find_region_fu_208_ap_start;
wire    grp_find_region_fu_208_ap_done;
wire    grp_find_region_fu_208_ap_idle;
wire    grp_find_region_fu_208_ap_ready;
reg    grp_find_region_fu_208_ap_ce;
wire   [5:0] grp_find_region_fu_208_ap_return;
reg    ap_predicate_op241_call_state19;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call0;
wire    ap_block_state11_pp0_stage2_iter1_ignore_call0;
wire    ap_block_state19_pp0_stage2_iter2_ignore_call0;
wire    ap_block_state27_pp0_stage2_iter3_ignore_call0;
wire    ap_block_state35_pp0_stage2_iter4_ignore_call0;
wire    ap_block_state43_pp0_stage2_iter5_ignore_call0;
wire    ap_block_state51_pp0_stage2_iter6_ignore_call0;
wire    ap_block_state59_pp0_stage2_iter7_ignore_call0;
wire    ap_block_state67_pp0_stage2_iter8_ignore_call0;
wire    ap_block_pp0_stage2_11001_ignoreCallOp241;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call0;
wire    ap_block_state12_pp0_stage3_iter1_ignore_call0;
wire    ap_block_state20_pp0_stage3_iter2_ignore_call0;
wire    ap_block_state28_pp0_stage3_iter3_ignore_call0;
wire    ap_block_state36_pp0_stage3_iter4_ignore_call0;
wire    ap_block_state44_pp0_stage3_iter5_ignore_call0;
wire    ap_block_state52_pp0_stage3_iter6_ignore_call0;
wire    ap_block_state60_pp0_stage3_iter7_ignore_call0;
wire    ap_block_state68_pp0_stage3_iter8_ignore_call0;
wire    ap_block_pp0_stage3_11001_ignoreCallOp242;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call0;
wire    ap_block_state13_pp0_stage4_iter1_ignore_call0;
wire    ap_block_state21_pp0_stage4_iter2_ignore_call0;
wire    ap_block_state29_pp0_stage4_iter3_ignore_call0;
wire    ap_block_state37_pp0_stage4_iter4_ignore_call0;
wire    ap_block_state45_pp0_stage4_iter5_ignore_call0;
wire    ap_block_state53_pp0_stage4_iter6_ignore_call0;
wire    ap_block_state61_pp0_stage4_iter7_ignore_call0;
wire    ap_block_state69_pp0_stage4_iter8_ignore_call0;
wire    ap_block_pp0_stage4_11001_ignoreCallOp243;
wire    ap_block_state6_pp0_stage5_iter0_ignore_call0;
wire    ap_block_state14_pp0_stage5_iter1_ignore_call0;
wire    ap_block_state22_pp0_stage5_iter2_ignore_call0;
wire    ap_block_state30_pp0_stage5_iter3_ignore_call0;
wire    ap_block_state38_pp0_stage5_iter4_ignore_call0;
wire    ap_block_state46_pp0_stage5_iter5_ignore_call0;
wire    ap_block_state54_pp0_stage5_iter6_ignore_call0;
wire    ap_block_state62_pp0_stage5_iter7_ignore_call0;
wire    ap_block_state70_pp0_stage5_iter8_ignore_call0;
wire    ap_block_pp0_stage5_11001_ignoreCallOp244;
wire    ap_block_state7_pp0_stage6_iter0_ignore_call0;
wire    ap_block_state15_pp0_stage6_iter1_ignore_call0;
wire    ap_block_state23_pp0_stage6_iter2_ignore_call0;
wire    ap_block_state31_pp0_stage6_iter3_ignore_call0;
wire    ap_block_state39_pp0_stage6_iter4_ignore_call0;
wire    ap_block_state47_pp0_stage6_iter5_ignore_call0;
wire    ap_block_state55_pp0_stage6_iter6_ignore_call0;
wire    ap_block_state63_pp0_stage6_iter7_ignore_call0;
wire    ap_block_state71_pp0_stage6_iter8_ignore_call0;
wire    ap_block_pp0_stage6_11001_ignoreCallOp245;
wire    ap_block_state8_pp0_stage7_iter0_ignore_call0;
wire    ap_block_state16_pp0_stage7_iter1_ignore_call0;
wire    ap_block_state24_pp0_stage7_iter2_ignore_call0;
wire    ap_block_state32_pp0_stage7_iter3_ignore_call0;
wire    ap_block_state40_pp0_stage7_iter4_ignore_call0;
wire    ap_block_state48_pp0_stage7_iter5_ignore_call0;
wire    ap_block_state56_pp0_stage7_iter6_ignore_call0;
wire    ap_block_state64_pp0_stage7_iter7_ignore_call0;
wire    ap_block_state72_pp0_stage7_iter8_ignore_call0;
wire    ap_block_pp0_stage7_11001_ignoreCallOp246;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state25_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state33_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state41_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state49_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state57_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state65_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state73_pp0_stage0_iter9_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp247;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call0;
wire    ap_block_state10_pp0_stage1_iter1_ignore_call0;
wire    ap_block_state18_pp0_stage1_iter2_ignore_call0;
wire    ap_block_state26_pp0_stage1_iter3_ignore_call0;
wire    ap_block_state34_pp0_stage1_iter4_ignore_call0;
wire    ap_block_state42_pp0_stage1_iter5_ignore_call0;
wire    ap_block_state50_pp0_stage1_iter6_ignore_call0;
wire    ap_block_state58_pp0_stage1_iter7_ignore_call0;
wire    ap_block_state66_pp0_stage1_iter8_ignore_call0;
reg    ap_block_pp0_stage1_11001_ignoreCallOp248;
reg   [0:0] ap_phi_mux_error_write_assign_phi_fu_201_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_error_write_assign_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter1_error_write_assign_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter2_error_write_assign_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter3_error_write_assign_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter4_error_write_assign_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter5_error_write_assign_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter6_error_write_assign_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter7_error_write_assign_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter8_error_write_assign_reg_197;
reg   [0:0] ap_phi_reg_pp0_iter9_error_write_assign_reg_197;
reg    grp_find_region_fu_208_ap_start_reg;
reg    ap_predicate_op241_call_state19_state18;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln90_fu_257_p1;
reg    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage7;
reg   [31:0] grp_fu_221_p0;
wire    ap_block_pp0_stage1;
reg   [31:0] grp_fu_227_p0;
reg   [31:0] grp_fu_233_p0;
wire   [31:0] bitcast_ln95_fu_269_p1;
wire   [7:0] tmp_1_fu_272_p4;
wire   [22:0] trunc_ln95_fu_282_p1;
wire   [0:0] icmp_ln95_1_fu_292_p2;
wire   [0:0] icmp_ln95_fu_286_p2;
wire   [0:0] grp_fu_227_p2;
wire   [0:0] grp_fu_233_p2;
wire   [0:0] or_ln95_fu_298_p2;
wire   [0:0] or_ln95_2_fu_304_p2;
wire   [0:0] and_ln95_fu_310_p2;
wire   [0:0] grp_fu_221_p2;
wire   [31:0] bitcast_ln95_1_fu_322_p1;
wire   [7:0] tmp_fu_325_p4;
wire   [22:0] trunc_ln95_1_fu_335_p1;
wire   [0:0] icmp_ln95_3_fu_345_p2;
wire   [0:0] icmp_ln95_2_fu_339_p2;
wire   [0:0] or_ln95_4_fu_351_p2;
wire   [0:0] or_ln95_6_fu_357_p2;
wire   [0:0] and_ln95_1_fu_363_p2;
wire   [31:0] bitcast_ln95_2_fu_375_p1;
wire   [7:0] tmp_8_fu_378_p4;
wire   [22:0] trunc_ln95_2_fu_388_p1;
wire   [0:0] icmp_ln95_5_fu_398_p2;
wire   [0:0] icmp_ln95_4_fu_392_p2;
wire   [0:0] or_ln95_8_fu_404_p2;
wire   [0:0] or_ln95_10_fu_410_p2;
wire   [0:0] and_ln95_2_fu_416_p2;
wire   [31:0] bitcast_ln95_3_fu_428_p1;
wire   [7:0] tmp_3_fu_431_p4;
wire   [22:0] trunc_ln95_3_fu_441_p1;
wire   [0:0] icmp_ln95_7_fu_451_p2;
wire   [0:0] icmp_ln95_6_fu_445_p2;
wire   [0:0] or_ln95_12_fu_457_p2;
wire   [0:0] or_ln95_14_fu_463_p2;
wire   [0:0] and_ln95_3_fu_469_p2;
wire   [31:0] bitcast_ln95_4_fu_481_p1;
wire   [7:0] tmp_11_fu_484_p4;
wire   [22:0] trunc_ln95_4_fu_494_p1;
wire   [0:0] icmp_ln95_9_fu_504_p2;
wire   [0:0] icmp_ln95_8_fu_498_p2;
wire   [0:0] or_ln95_16_fu_510_p2;
wire   [0:0] or_ln95_17_fu_516_p2;
wire   [0:0] and_ln95_4_fu_522_p2;
wire   [31:0] bitcast_ln95_5_fu_534_p1;
wire   [7:0] tmp_14_fu_537_p4;
wire   [22:0] trunc_ln95_5_fu_547_p1;
wire   [0:0] icmp_ln95_11_fu_557_p2;
wire   [0:0] icmp_ln95_10_fu_551_p2;
wire   [0:0] or_ln95_18_fu_563_p2;
wire   [0:0] or_ln95_19_fu_569_p2;
wire   [0:0] and_ln95_5_fu_575_p2;
wire   [31:0] bitcast_ln95_6_fu_587_p1;
wire   [7:0] tmp_17_fu_590_p4;
wire   [22:0] trunc_ln95_6_fu_600_p1;
wire   [0:0] icmp_ln95_13_fu_610_p2;
wire   [0:0] icmp_ln95_12_fu_604_p2;
wire   [0:0] or_ln95_20_fu_616_p2;
wire   [0:0] or_ln95_21_fu_622_p2;
wire   [0:0] and_ln95_6_fu_628_p2;
wire   [31:0] bitcast_ln95_7_fu_640_p1;
wire   [7:0] tmp_20_fu_643_p4;
wire   [22:0] trunc_ln95_7_fu_653_p1;
wire   [0:0] icmp_ln95_15_fu_663_p2;
wire   [0:0] icmp_ln95_14_fu_657_p2;
wire   [0:0] or_ln95_22_fu_669_p2;
wire   [0:0] or_ln95_23_fu_675_p2;
wire   [0:0] and_ln95_7_fu_681_p2;
reg    grp_fu_221_ce;
reg    ap_predicate_op123_fcmp_state6;
reg    ap_predicate_op153_fcmp_state8;
reg    ap_predicate_op171_fcmp_state11;
reg    ap_predicate_op189_fcmp_state13;
reg    ap_predicate_op207_fcmp_state15;
reg    ap_predicate_op225_fcmp_state17;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage6_00001;
reg    ap_block_pp0_stage0_00001;
reg    grp_fu_227_ce;
reg    ap_predicate_op124_fcmp_state6;
reg    ap_predicate_op154_fcmp_state8;
reg    ap_predicate_op172_fcmp_state11;
reg    ap_predicate_op190_fcmp_state13;
reg    ap_predicate_op208_fcmp_state15;
reg    ap_predicate_op226_fcmp_state17;
reg    grp_fu_233_ce;
reg    ap_predicate_op125_fcmp_state6;
reg    ap_predicate_op155_fcmp_state8;
reg    ap_predicate_op173_fcmp_state11;
reg    ap_predicate_op191_fcmp_state13;
reg    ap_predicate_op209_fcmp_state15;
reg    ap_predicate_op227_fcmp_state17;
reg   [0:0] ap_return_preg;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0_0to8;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to9;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
reg    ap_condition_1106;
reg    ap_condition_1091;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_find_region_fu_208_ap_start_reg = 1'b0;
#0 ap_return_preg = 1'd0;
end

run_find_region grp_find_region_fu_208(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_find_region_fu_208_ap_start),
    .ap_done(grp_find_region_fu_208_ap_done),
    .ap_idle(grp_find_region_fu_208_ap_idle),
    .ap_ready(grp_find_region_fu_208_ap_ready),
    .ap_ce(grp_find_region_fu_208_ap_ce),
    .n_regions(p_read_reg_781_pp0_iter1_reg),
    .d_read(run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_load_reg_742_pp0_iter2_reg),
    .d_read_15(run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_load_reg_755_pp0_iter1_reg),
    .d_read_16(run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_load_reg_768_pp0_iter1_reg),
    .d_read_17(run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_load_reg_786_pp0_iter1_reg),
    .d_read_18(run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_load_reg_799_pp0_iter2_reg),
    .d_read_19(run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_load_reg_812),
    .d_read_20(run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_load_reg_825),
    .d_read_21(run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_load_reg_838),
    .ap_return(grp_find_region_fu_208_ap_return)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_x_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_221_p0),
    .din1(32'd0),
    .ce(grp_fu_221_ce),
    .opcode(5'd8),
    .dout(grp_fu_221_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_x_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_227_p0),
    .din1(32'd2139095040),
    .ce(grp_fu_227_ce),
    .opcode(5'd1),
    .dout(grp_fu_227_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_x_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_233_p0),
    .din1(32'd4286578688),
    .ce(grp_fu_233_ce),
    .opcode(5'd1),
    .dout(grp_fu_233_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_preg <= ap_phi_mux_error_write_assign_phi_fu_201_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_find_region_fu_208_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op241_call_state19_state18 == 1'b1))) begin
            grp_find_region_fu_208_ap_start_reg <= 1'b1;
        end else if ((grp_find_region_fu_208_ap_ready == 1'b1)) begin
            grp_find_region_fu_208_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1091)) begin
        if ((1'b1 == ap_condition_1106)) begin
            ap_phi_reg_pp0_iter9_error_write_assign_reg_197 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_error_write_assign_reg_197 <= ap_phi_reg_pp0_iter8_error_write_assign_reg_197;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_error_write_assign_reg_197 <= ap_phi_reg_pp0_iter0_error_write_assign_reg_197;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter2_error_write_assign_reg_197 <= ap_phi_reg_pp0_iter1_error_write_assign_reg_197;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter3_error_write_assign_reg_197 <= ap_phi_reg_pp0_iter2_error_write_assign_reg_197;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_error_write_assign_reg_197 <= ap_phi_reg_pp0_iter3_error_write_assign_reg_197;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter5_error_write_assign_reg_197 <= ap_phi_reg_pp0_iter4_error_write_assign_reg_197;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter6_error_write_assign_reg_197 <= ap_phi_reg_pp0_iter5_error_write_assign_reg_197;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter7_error_write_assign_reg_197 <= ap_phi_reg_pp0_iter6_error_write_assign_reg_197;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter8_error_write_assign_reg_197 <= ap_phi_reg_pp0_iter7_error_write_assign_reg_197;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        or_ln95_11_reg_821 <= or_ln95_11_fu_581_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        or_ln95_11_reg_821_pp0_iter2_reg <= or_ln95_11_reg_821;
        or_ln95_11_reg_821_pp0_iter3_reg <= or_ln95_11_reg_821_pp0_iter2_reg;
        or_ln95_11_reg_821_pp0_iter4_reg <= or_ln95_11_reg_821_pp0_iter3_reg;
        or_ln95_11_reg_821_pp0_iter5_reg <= or_ln95_11_reg_821_pp0_iter4_reg;
        or_ln95_11_reg_821_pp0_iter6_reg <= or_ln95_11_reg_821_pp0_iter5_reg;
        or_ln95_11_reg_821_pp0_iter7_reg <= or_ln95_11_reg_821_pp0_iter6_reg;
        or_ln95_11_reg_821_pp0_iter8_reg <= or_ln95_11_reg_821_pp0_iter7_reg;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_load_reg_768_pp0_iter1_reg <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_load_reg_768;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777_pp0_iter1_reg == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        or_ln95_13_reg_834 <= or_ln95_13_fu_634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        or_ln95_13_reg_834_pp0_iter2_reg <= or_ln95_13_reg_834;
        or_ln95_13_reg_834_pp0_iter3_reg <= or_ln95_13_reg_834_pp0_iter2_reg;
        or_ln95_13_reg_834_pp0_iter4_reg <= or_ln95_13_reg_834_pp0_iter3_reg;
        or_ln95_13_reg_834_pp0_iter5_reg <= or_ln95_13_reg_834_pp0_iter4_reg;
        or_ln95_13_reg_834_pp0_iter6_reg <= or_ln95_13_reg_834_pp0_iter5_reg;
        or_ln95_13_reg_834_pp0_iter7_reg <= or_ln95_13_reg_834_pp0_iter6_reg;
        or_ln95_13_reg_834_pp0_iter8_reg <= or_ln95_13_reg_834_pp0_iter7_reg;
        p_read_reg_781 <= p_read1;
        p_read_reg_781_pp0_iter1_reg <= p_read_reg_781;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_load_reg_786_pp0_iter1_reg <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_load_reg_786;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (or_ln95_13_reg_834 == 1'd0) & (or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795_pp0_iter2_reg == 1'd0) & (or_ln95_5_reg_777_pp0_iter1_reg == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln95_15_reg_847 <= or_ln95_15_fu_687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln95_15_reg_847_pp0_iter3_reg <= or_ln95_15_reg_847;
        or_ln95_15_reg_847_pp0_iter4_reg <= or_ln95_15_reg_847_pp0_iter3_reg;
        or_ln95_15_reg_847_pp0_iter5_reg <= or_ln95_15_reg_847_pp0_iter4_reg;
        or_ln95_15_reg_847_pp0_iter6_reg <= or_ln95_15_reg_847_pp0_iter5_reg;
        or_ln95_15_reg_847_pp0_iter7_reg <= or_ln95_15_reg_847_pp0_iter6_reg;
        or_ln95_15_reg_847_pp0_iter8_reg <= or_ln95_15_reg_847_pp0_iter7_reg;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_load_reg_799_pp0_iter2_reg <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_load_reg_799;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_load_reg_742 <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_q0;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_load_reg_742_pp0_iter1_reg <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_load_reg_742;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_load_reg_742_pp0_iter2_reg <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_load_reg_742_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        or_ln95_1_reg_751 <= or_ln95_1_fu_316_p2;
        or_ln95_1_reg_751_pp0_iter1_reg <= or_ln95_1_reg_751;
        or_ln95_1_reg_751_pp0_iter2_reg <= or_ln95_1_reg_751_pp0_iter1_reg;
        or_ln95_1_reg_751_pp0_iter3_reg <= or_ln95_1_reg_751_pp0_iter2_reg;
        or_ln95_1_reg_751_pp0_iter4_reg <= or_ln95_1_reg_751_pp0_iter3_reg;
        or_ln95_1_reg_751_pp0_iter5_reg <= or_ln95_1_reg_751_pp0_iter4_reg;
        or_ln95_1_reg_751_pp0_iter6_reg <= or_ln95_1_reg_751_pp0_iter5_reg;
        or_ln95_1_reg_751_pp0_iter7_reg <= or_ln95_1_reg_751_pp0_iter6_reg;
        or_ln95_1_reg_751_pp0_iter8_reg <= or_ln95_1_reg_751_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (or_ln95_1_reg_751 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        or_ln95_3_reg_764 <= or_ln95_3_fu_369_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        or_ln95_3_reg_764_pp0_iter1_reg <= or_ln95_3_reg_764;
        or_ln95_3_reg_764_pp0_iter2_reg <= or_ln95_3_reg_764_pp0_iter1_reg;
        or_ln95_3_reg_764_pp0_iter3_reg <= or_ln95_3_reg_764_pp0_iter2_reg;
        or_ln95_3_reg_764_pp0_iter4_reg <= or_ln95_3_reg_764_pp0_iter3_reg;
        or_ln95_3_reg_764_pp0_iter5_reg <= or_ln95_3_reg_764_pp0_iter4_reg;
        or_ln95_3_reg_764_pp0_iter6_reg <= or_ln95_3_reg_764_pp0_iter5_reg;
        or_ln95_3_reg_764_pp0_iter7_reg <= or_ln95_3_reg_764_pp0_iter6_reg;
        or_ln95_3_reg_764_pp0_iter8_reg <= or_ln95_3_reg_764_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        or_ln95_5_reg_777 <= or_ln95_5_fu_422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        or_ln95_5_reg_777_pp0_iter1_reg <= or_ln95_5_reg_777;
        or_ln95_5_reg_777_pp0_iter2_reg <= or_ln95_5_reg_777_pp0_iter1_reg;
        or_ln95_5_reg_777_pp0_iter3_reg <= or_ln95_5_reg_777_pp0_iter2_reg;
        or_ln95_5_reg_777_pp0_iter4_reg <= or_ln95_5_reg_777_pp0_iter3_reg;
        or_ln95_5_reg_777_pp0_iter5_reg <= or_ln95_5_reg_777_pp0_iter4_reg;
        or_ln95_5_reg_777_pp0_iter6_reg <= or_ln95_5_reg_777_pp0_iter5_reg;
        or_ln95_5_reg_777_pp0_iter7_reg <= or_ln95_5_reg_777_pp0_iter6_reg;
        or_ln95_5_reg_777_pp0_iter8_reg <= or_ln95_5_reg_777_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln95_7_reg_795 <= or_ln95_7_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln95_7_reg_795_pp0_iter2_reg <= or_ln95_7_reg_795;
        or_ln95_7_reg_795_pp0_iter3_reg <= or_ln95_7_reg_795_pp0_iter2_reg;
        or_ln95_7_reg_795_pp0_iter4_reg <= or_ln95_7_reg_795_pp0_iter3_reg;
        or_ln95_7_reg_795_pp0_iter5_reg <= or_ln95_7_reg_795_pp0_iter4_reg;
        or_ln95_7_reg_795_pp0_iter6_reg <= or_ln95_7_reg_795_pp0_iter5_reg;
        or_ln95_7_reg_795_pp0_iter7_reg <= or_ln95_7_reg_795_pp0_iter6_reg;
        or_ln95_7_reg_795_pp0_iter8_reg <= or_ln95_7_reg_795_pp0_iter7_reg;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_addr_reg_707 <= zext_ln90_fu_257_p1;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_addr_reg_707_pp0_iter1_reg <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_addr_reg_707;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_addr_reg_712 <= zext_ln90_fu_257_p1;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_addr_reg_712_pp0_iter1_reg <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_addr_reg_712;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_addr_reg_717 <= zext_ln90_fu_257_p1;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_addr_reg_722 <= zext_ln90_fu_257_p1;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_addr_reg_727 <= zext_ln90_fu_257_p1;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_addr_reg_732 <= zext_ln90_fu_257_p1;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_addr_reg_702 <= zext_ln90_fu_257_p1;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_addr_reg_702_pp0_iter1_reg <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_addr_reg_702;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        or_ln95_9_reg_808 <= or_ln95_9_fu_528_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        or_ln95_9_reg_808_pp0_iter2_reg <= or_ln95_9_reg_808;
        or_ln95_9_reg_808_pp0_iter3_reg <= or_ln95_9_reg_808_pp0_iter2_reg;
        or_ln95_9_reg_808_pp0_iter4_reg <= or_ln95_9_reg_808_pp0_iter3_reg;
        or_ln95_9_reg_808_pp0_iter5_reg <= or_ln95_9_reg_808_pp0_iter4_reg;
        or_ln95_9_reg_808_pp0_iter6_reg <= or_ln95_9_reg_808_pp0_iter5_reg;
        or_ln95_9_reg_808_pp0_iter7_reg <= or_ln95_9_reg_808_pp0_iter6_reg;
        or_ln95_9_reg_808_pp0_iter8_reg <= or_ln95_9_reg_808_pp0_iter7_reg;
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_load_reg_755_pp0_iter1_reg <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_load_reg_755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_load_reg_825 <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_load_reg_812 <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_load_reg_799 <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_load_reg_786 <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_load_reg_768 <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (or_ln95_1_reg_751 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_load_reg_755 <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln95_13_reg_834 == 1'd0) & (or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777_pp0_iter1_reg == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_load_reg_838 <= run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to9 = 1'b1;
    end else begin
        ap_idle_pp0_1to9 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln95_15_reg_847_pp0_iter8_reg == 1'd0) & (or_ln95_13_reg_834_pp0_iter8_reg == 1'd0) & (or_ln95_11_reg_821_pp0_iter8_reg == 1'd0) & (or_ln95_9_reg_808_pp0_iter8_reg == 1'd0) & (or_ln95_7_reg_795_pp0_iter8_reg == 1'd0) & (or_ln95_5_reg_777_pp0_iter8_reg == 1'd0) & (or_ln95_3_reg_764_pp0_iter8_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter8_reg == 1'd0))) begin
        ap_phi_mux_error_write_assign_phi_fu_201_p4 = grp_find_region_fu_208_ap_return[32'd5];
    end else begin
        ap_phi_mux_error_write_assign_phi_fu_201_p4 = ap_phi_reg_pp0_iter9_error_write_assign_reg_197;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return = ap_phi_mux_error_write_assign_phi_fu_201_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        checkId_blk_n = checkId_empty_n;
    end else begin
        checkId_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        checkId_c_blk_n = checkId_c_full_n;
    end else begin
        checkId_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        checkId_c_write = 1'b1;
    end else begin
        checkId_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        checkId_read = 1'b1;
    end else begin
        checkId_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp244) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp243) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp242) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp241) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp248) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp247) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp246) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp245) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_find_region_fu_208_ap_ce = 1'b1;
    end else begin
        grp_find_region_fu_208_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_221_ce = 1'b1;
    end else begin
        grp_fu_221_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_221_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_q0;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_221_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_221_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_221_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_load_reg_799;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_221_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_q0;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_221_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_221_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_221_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_q0;
    end else begin
        grp_fu_221_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_227_ce = 1'b1;
    end else begin
        grp_fu_227_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_227_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_q0;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_227_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_227_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_227_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_load_reg_799;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_227_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_q0;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_227_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_227_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_227_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_q0;
    end else begin
        grp_fu_227_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_233_ce = 1'b1;
    end else begin
        grp_fu_233_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_233_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_q0;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_233_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_233_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_233_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_load_reg_799;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_233_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_q0;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_233_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_233_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_233_p0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_q0;
    end else begin
        grp_fu_233_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_ce0 = 1'b1;
    end else begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_ce0 = 1'b1;
    end else begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_ce0 = 1'b1;
    end else begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_ce0 = 1'b1;
    end else begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_ce0 = 1'b1;
    end else begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_ce0 = 1'b1;
    end else begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_ce0 = 1'b1;
    end else begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_ce0 = 1'b1;
    end else begin
        run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to9 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln95_1_fu_363_p2 = (or_ln95_6_fu_357_p2 & or_ln95_4_fu_351_p2);

assign and_ln95_2_fu_416_p2 = (or_ln95_8_fu_404_p2 & or_ln95_10_fu_410_p2);

assign and_ln95_3_fu_469_p2 = (or_ln95_14_fu_463_p2 & or_ln95_12_fu_457_p2);

assign and_ln95_4_fu_522_p2 = (or_ln95_17_fu_516_p2 & or_ln95_16_fu_510_p2);

assign and_ln95_5_fu_575_p2 = (or_ln95_19_fu_569_p2 & or_ln95_18_fu_563_p2);

assign and_ln95_6_fu_628_p2 = (or_ln95_21_fu_622_p2 & or_ln95_20_fu_616_p2);

assign and_ln95_7_fu_681_p2 = (or_ln95_23_fu_675_p2 & or_ln95_22_fu_669_p2);

assign and_ln95_fu_310_p2 = (or_ln95_fu_298_p2 & or_ln95_2_fu_304_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((checkId_c_full_n == 1'b0) | (checkId_empty_n == 1'b0) | (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((checkId_c_full_n == 1'b0) | (checkId_empty_n == 1'b0) | (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((checkId_c_full_n == 1'b0) | (checkId_empty_n == 1'b0) | (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp247 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((checkId_c_full_n == 1'b0) | (checkId_empty_n == 1'b0) | (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((checkId_c_full_n == 1'b0) | (checkId_empty_n == 1'b0) | (ap_done_reg == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp248 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (ap_done_reg == 1'b1);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp241 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp242 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp243 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp244 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001_ignoreCallOp245 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp246 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((checkId_c_full_n == 1'b0) | (checkId_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call0 = ((checkId_c_full_n == 1'b0) | (checkId_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage7_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage4_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage5_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage6_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage7_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage3_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage4_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage5_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage6_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage7_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1091 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_1106 = ((or_ln95_1_reg_751_pp0_iter8_reg == 1'd1) | ((or_ln95_3_reg_764_pp0_iter8_reg == 1'd1) | ((or_ln95_5_reg_777_pp0_iter8_reg == 1'd1) | ((or_ln95_7_reg_795_pp0_iter8_reg == 1'd1) | ((or_ln95_9_reg_808_pp0_iter8_reg == 1'd1) | ((or_ln95_11_reg_821_pp0_iter8_reg == 1'd1) | ((or_ln95_15_reg_847_pp0_iter8_reg == 1'd1) | (or_ln95_13_reg_834_pp0_iter7_reg == 1'd1))))))));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_error_write_assign_reg_197 = 'bx;

always @ (*) begin
    ap_predicate_op123_fcmp_state6 = ((or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0));
end

always @ (*) begin
    ap_predicate_op124_fcmp_state6 = ((or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0));
end

always @ (*) begin
    ap_predicate_op125_fcmp_state6 = ((or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0));
end

always @ (*) begin
    ap_predicate_op153_fcmp_state8 = ((or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0));
end

always @ (*) begin
    ap_predicate_op154_fcmp_state8 = ((or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0));
end

always @ (*) begin
    ap_predicate_op155_fcmp_state8 = ((or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0));
end

always @ (*) begin
    ap_predicate_op171_fcmp_state11 = ((or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0));
end

always @ (*) begin
    ap_predicate_op172_fcmp_state11 = ((or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0));
end

always @ (*) begin
    ap_predicate_op173_fcmp_state11 = ((or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751 == 1'd0));
end

always @ (*) begin
    ap_predicate_op189_fcmp_state13 = ((or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op190_fcmp_state13 = ((or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op191_fcmp_state13 = ((or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764 == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op207_fcmp_state15 = ((or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op208_fcmp_state15 = ((or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op209_fcmp_state15 = ((or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777 == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op225_fcmp_state17 = ((or_ln95_13_reg_834 == 1'd0) & (or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777_pp0_iter1_reg == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op226_fcmp_state17 = ((or_ln95_13_reg_834 == 1'd0) & (or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777_pp0_iter1_reg == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op227_fcmp_state17 = ((or_ln95_13_reg_834 == 1'd0) & (or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795 == 1'd0) & (or_ln95_5_reg_777_pp0_iter1_reg == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op241_call_state19 = ((or_ln95_15_reg_847 == 1'd0) & (or_ln95_13_reg_834 == 1'd0) & (or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795_pp0_iter2_reg == 1'd0) & (or_ln95_5_reg_777_pp0_iter1_reg == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op241_call_state19_state18 = ((or_ln95_15_fu_687_p2 == 1'd0) & (or_ln95_13_reg_834 == 1'd0) & (or_ln95_11_reg_821 == 1'd0) & (or_ln95_9_reg_808 == 1'd0) & (or_ln95_7_reg_795_pp0_iter2_reg == 1'd0) & (or_ln95_5_reg_777_pp0_iter1_reg == 1'd0) & (or_ln95_3_reg_764_pp0_iter1_reg == 1'd0) & (or_ln95_1_reg_751_pp0_iter1_reg == 1'd0));
end

assign bitcast_ln95_1_fu_322_p1 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_load_reg_755;

assign bitcast_ln95_2_fu_375_p1 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_load_reg_768;

assign bitcast_ln95_3_fu_428_p1 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_load_reg_786;

assign bitcast_ln95_4_fu_481_p1 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_load_reg_799;

assign bitcast_ln95_5_fu_534_p1 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_load_reg_812;

assign bitcast_ln95_6_fu_587_p1 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_load_reg_825;

assign bitcast_ln95_7_fu_640_p1 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_load_reg_838;

assign bitcast_ln95_fu_269_p1 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_load_reg_742;

assign checkId_c_din = checkId_dout;

assign grp_find_region_fu_208_ap_start = grp_find_region_fu_208_ap_start_reg;

assign icmp_ln95_10_fu_551_p2 = ((tmp_14_fu_537_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln95_11_fu_557_p2 = ((trunc_ln95_5_fu_547_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_12_fu_604_p2 = ((tmp_17_fu_590_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln95_13_fu_610_p2 = ((trunc_ln95_6_fu_600_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_14_fu_657_p2 = ((tmp_20_fu_643_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln95_15_fu_663_p2 = ((trunc_ln95_7_fu_653_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_1_fu_292_p2 = ((trunc_ln95_fu_282_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_2_fu_339_p2 = ((tmp_fu_325_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln95_3_fu_345_p2 = ((trunc_ln95_1_fu_335_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_4_fu_392_p2 = ((tmp_8_fu_378_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln95_5_fu_398_p2 = ((trunc_ln95_2_fu_388_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_6_fu_445_p2 = ((tmp_3_fu_431_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln95_7_fu_451_p2 = ((trunc_ln95_3_fu_441_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_8_fu_498_p2 = ((tmp_11_fu_484_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln95_9_fu_504_p2 = ((trunc_ln95_4_fu_494_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_286_p2 = ((tmp_1_fu_272_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln95_10_fu_410_p2 = (grp_fu_233_p2 | grp_fu_227_p2);

assign or_ln95_11_fu_581_p2 = (grp_fu_221_p2 | and_ln95_5_fu_575_p2);

assign or_ln95_12_fu_457_p2 = (icmp_ln95_7_fu_451_p2 | icmp_ln95_6_fu_445_p2);

assign or_ln95_13_fu_634_p2 = (grp_fu_221_p2 | and_ln95_6_fu_628_p2);

assign or_ln95_14_fu_463_p2 = (grp_fu_233_p2 | grp_fu_227_p2);

assign or_ln95_15_fu_687_p2 = (grp_fu_221_p2 | and_ln95_7_fu_681_p2);

assign or_ln95_16_fu_510_p2 = (icmp_ln95_9_fu_504_p2 | icmp_ln95_8_fu_498_p2);

assign or_ln95_17_fu_516_p2 = (grp_fu_233_p2 | grp_fu_227_p2);

assign or_ln95_18_fu_563_p2 = (icmp_ln95_11_fu_557_p2 | icmp_ln95_10_fu_551_p2);

assign or_ln95_19_fu_569_p2 = (grp_fu_233_p2 | grp_fu_227_p2);

assign or_ln95_1_fu_316_p2 = (grp_fu_221_p2 | and_ln95_fu_310_p2);

assign or_ln95_20_fu_616_p2 = (icmp_ln95_13_fu_610_p2 | icmp_ln95_12_fu_604_p2);

assign or_ln95_21_fu_622_p2 = (grp_fu_233_p2 | grp_fu_227_p2);

assign or_ln95_22_fu_669_p2 = (icmp_ln95_15_fu_663_p2 | icmp_ln95_14_fu_657_p2);

assign or_ln95_23_fu_675_p2 = (grp_fu_233_p2 | grp_fu_227_p2);

assign or_ln95_2_fu_304_p2 = (grp_fu_233_p2 | grp_fu_227_p2);

assign or_ln95_3_fu_369_p2 = (grp_fu_221_p2 | and_ln95_1_fu_363_p2);

assign or_ln95_4_fu_351_p2 = (icmp_ln95_3_fu_345_p2 | icmp_ln95_2_fu_339_p2);

assign or_ln95_5_fu_422_p2 = (grp_fu_221_p2 | and_ln95_2_fu_416_p2);

assign or_ln95_6_fu_357_p2 = (grp_fu_233_p2 | grp_fu_227_p2);

assign or_ln95_7_fu_475_p2 = (grp_fu_221_p2 | and_ln95_3_fu_469_p2);

assign or_ln95_8_fu_404_p2 = (icmp_ln95_5_fu_398_p2 | icmp_ln95_4_fu_392_p2);

assign or_ln95_9_fu_528_p2 = (grp_fu_221_p2 | and_ln95_4_fu_522_p2);

assign or_ln95_fu_298_p2 = (icmp_ln95_fu_286_p2 | icmp_ln95_1_fu_292_p2);

assign run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_address0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_addr_reg_707_pp0_iter1_reg;

assign run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_address0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_addr_reg_712_pp0_iter1_reg;

assign run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_address0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_addr_reg_717;

assign run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_address0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_addr_reg_722;

assign run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_address0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_addr_reg_727;

assign run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_address0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_addr_reg_732;

assign run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_address0 = zext_ln90_fu_257_p1;

assign run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_address0 = run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_addr_reg_702_pp0_iter1_reg;

assign tmp_11_fu_484_p4 = {{bitcast_ln95_4_fu_481_p1[30:23]}};

assign tmp_14_fu_537_p4 = {{bitcast_ln95_5_fu_534_p1[30:23]}};

assign tmp_17_fu_590_p4 = {{bitcast_ln95_6_fu_587_p1[30:23]}};

assign tmp_1_fu_272_p4 = {{bitcast_ln95_fu_269_p1[30:23]}};

assign tmp_20_fu_643_p4 = {{bitcast_ln95_7_fu_640_p1[30:23]}};

assign tmp_3_fu_431_p4 = {{bitcast_ln95_3_fu_428_p1[30:23]}};

assign tmp_8_fu_378_p4 = {{bitcast_ln95_2_fu_375_p1[30:23]}};

assign tmp_fu_325_p4 = {{bitcast_ln95_1_fu_322_p1[30:23]}};

assign trunc_ln95_1_fu_335_p1 = bitcast_ln95_1_fu_322_p1[22:0];

assign trunc_ln95_2_fu_388_p1 = bitcast_ln95_2_fu_375_p1[22:0];

assign trunc_ln95_3_fu_441_p1 = bitcast_ln95_3_fu_428_p1[22:0];

assign trunc_ln95_4_fu_494_p1 = bitcast_ln95_4_fu_481_p1[22:0];

assign trunc_ln95_5_fu_547_p1 = bitcast_ln95_5_fu_534_p1[22:0];

assign trunc_ln95_6_fu_600_p1 = bitcast_ln95_6_fu_587_p1[22:0];

assign trunc_ln95_7_fu_653_p1 = bitcast_ln95_7_fu_640_p1[22:0];

assign trunc_ln95_fu_282_p1 = bitcast_ln95_fu_269_p1[22:0];

assign zext_ln90_fu_257_p1 = checkId_dout;

endmodule //run_run_test
