(edif MB_SPI_debug_module_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 5 8 17 44 21)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure MB_SPI_debug_module_wrapper.ngc MB_SPI_debug_module_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell BSCAN_SPARTAN6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port SHIFT
              (direction OUTPUT)
            )
            (port TDI
              (direction OUTPUT)
            )
            (port RUNTEST
              (direction OUTPUT)
            )
            (port TCK
              (direction OUTPUT)
            )
            (port UPDATE
              (direction OUTPUT)
            )
            (port RESET
              (direction OUTPUT)
            )
            (port SEL
              (direction OUTPUT)
            )
            (port TDO
              (direction INPUT)
            )
            (port CAPTURE
              (direction OUTPUT)
            )
            (port TMS
              (direction OUTPUT)
            )
            (port DRCK
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC_1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell SRL16E
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE_1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE_1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell SRLC16E
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
            (port Q15
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library MB_SPI_debug_module_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell MB_SPI_debug_module_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port S_AXI_ACLK
              (direction INPUT)
            )
            (port S_AXI_ARESETN
              (direction INPUT)
            )
            (port S_AXI_AWVALID
              (direction INPUT)
            )
            (port S_AXI_WVALID
              (direction INPUT)
            )
            (port S_AXI_BREADY
              (direction INPUT)
            )
            (port S_AXI_ARVALID
              (direction INPUT)
            )
            (port S_AXI_RREADY
              (direction INPUT)
            )
            (port SPLB_Clk
              (direction INPUT)
            )
            (port SPLB_Rst
              (direction INPUT)
            )
            (port PLB_PAValid
              (direction INPUT)
            )
            (port PLB_SAValid
              (direction INPUT)
            )
            (port PLB_rdPrim
              (direction INPUT)
            )
            (port PLB_wrPrim
              (direction INPUT)
            )
            (port PLB_abort
              (direction INPUT)
            )
            (port PLB_busLock
              (direction INPUT)
            )
            (port PLB_RNW
              (direction INPUT)
            )
            (port PLB_lockErr
              (direction INPUT)
            )
            (port PLB_wrBurst
              (direction INPUT)
            )
            (port PLB_rdBurst
              (direction INPUT)
            )
            (port PLB_wrPendReq
              (direction INPUT)
            )
            (port PLB_rdPendReq
              (direction INPUT)
            )
            (port Dbg_TDO_0
              (direction INPUT)
            )
            (port Dbg_TDO_1
              (direction INPUT)
            )
            (port Dbg_TDO_2
              (direction INPUT)
            )
            (port Dbg_TDO_3
              (direction INPUT)
            )
            (port Dbg_TDO_4
              (direction INPUT)
            )
            (port Dbg_TDO_5
              (direction INPUT)
            )
            (port Dbg_TDO_6
              (direction INPUT)
            )
            (port Dbg_TDO_7
              (direction INPUT)
            )
            (port Dbg_TDO_8
              (direction INPUT)
            )
            (port Dbg_TDO_9
              (direction INPUT)
            )
            (port Dbg_TDO_10
              (direction INPUT)
            )
            (port Dbg_TDO_11
              (direction INPUT)
            )
            (port Dbg_TDO_12
              (direction INPUT)
            )
            (port Dbg_TDO_13
              (direction INPUT)
            )
            (port Dbg_TDO_14
              (direction INPUT)
            )
            (port Dbg_TDO_15
              (direction INPUT)
            )
            (port Dbg_TDO_16
              (direction INPUT)
            )
            (port Dbg_TDO_17
              (direction INPUT)
            )
            (port Dbg_TDO_18
              (direction INPUT)
            )
            (port Dbg_TDO_19
              (direction INPUT)
            )
            (port Dbg_TDO_20
              (direction INPUT)
            )
            (port Dbg_TDO_21
              (direction INPUT)
            )
            (port Dbg_TDO_22
              (direction INPUT)
            )
            (port Dbg_TDO_23
              (direction INPUT)
            )
            (port Dbg_TDO_24
              (direction INPUT)
            )
            (port Dbg_TDO_25
              (direction INPUT)
            )
            (port Dbg_TDO_26
              (direction INPUT)
            )
            (port Dbg_TDO_27
              (direction INPUT)
            )
            (port Dbg_TDO_28
              (direction INPUT)
            )
            (port Dbg_TDO_29
              (direction INPUT)
            )
            (port Dbg_TDO_30
              (direction INPUT)
            )
            (port Dbg_TDO_31
              (direction INPUT)
            )
            (port bscan_tdo1
              (direction INPUT)
            )
            (port bscan_ext_tdi
              (direction INPUT)
            )
            (port bscan_ext_reset
              (direction INPUT)
            )
            (port bscan_ext_shift
              (direction INPUT)
            )
            (port bscan_ext_update
              (direction INPUT)
            )
            (port bscan_ext_capture
              (direction INPUT)
            )
            (port bscan_ext_sel
              (direction INPUT)
            )
            (port bscan_ext_drck
              (direction INPUT)
            )
            (port Ext_JTAG_TDO
              (direction INPUT)
            )
            (port Interrupt
              (direction OUTPUT)
            )
            (port Debug_SYS_Rst
              (direction OUTPUT)
            )
            (port Ext_BRK
              (direction OUTPUT)
            )
            (port Ext_NM_BRK
              (direction OUTPUT)
            )
            (port S_AXI_AWREADY
              (direction OUTPUT)
            )
            (port S_AXI_WREADY
              (direction OUTPUT)
            )
            (port S_AXI_BVALID
              (direction OUTPUT)
            )
            (port S_AXI_ARREADY
              (direction OUTPUT)
            )
            (port S_AXI_RVALID
              (direction OUTPUT)
            )
            (port Sl_addrAck
              (direction OUTPUT)
            )
            (port Sl_wait
              (direction OUTPUT)
            )
            (port Sl_rearbitrate
              (direction OUTPUT)
            )
            (port Sl_wrDAck
              (direction OUTPUT)
            )
            (port Sl_wrComp
              (direction OUTPUT)
            )
            (port Sl_wrBTerm
              (direction OUTPUT)
            )
            (port Sl_rdDAck
              (direction OUTPUT)
            )
            (port Sl_rdComp
              (direction OUTPUT)
            )
            (port Sl_rdBTerm
              (direction OUTPUT)
            )
            (port Dbg_Clk_0
              (direction OUTPUT)
            )
            (port Dbg_TDI_0
              (direction OUTPUT)
            )
            (port Dbg_Capture_0
              (direction OUTPUT)
            )
            (port Dbg_Shift_0
              (direction OUTPUT)
            )
            (port Dbg_Update_0
              (direction OUTPUT)
            )
            (port Dbg_Rst_0
              (direction OUTPUT)
            )
            (port Dbg_Clk_1
              (direction OUTPUT)
            )
            (port Dbg_TDI_1
              (direction OUTPUT)
            )
            (port Dbg_Capture_1
              (direction OUTPUT)
            )
            (port Dbg_Shift_1
              (direction OUTPUT)
            )
            (port Dbg_Update_1
              (direction OUTPUT)
            )
            (port Dbg_Rst_1
              (direction OUTPUT)
            )
            (port Dbg_Clk_2
              (direction OUTPUT)
            )
            (port Dbg_TDI_2
              (direction OUTPUT)
            )
            (port Dbg_Capture_2
              (direction OUTPUT)
            )
            (port Dbg_Shift_2
              (direction OUTPUT)
            )
            (port Dbg_Update_2
              (direction OUTPUT)
            )
            (port Dbg_Rst_2
              (direction OUTPUT)
            )
            (port Dbg_Clk_3
              (direction OUTPUT)
            )
            (port Dbg_TDI_3
              (direction OUTPUT)
            )
            (port Dbg_Capture_3
              (direction OUTPUT)
            )
            (port Dbg_Shift_3
              (direction OUTPUT)
            )
            (port Dbg_Update_3
              (direction OUTPUT)
            )
            (port Dbg_Rst_3
              (direction OUTPUT)
            )
            (port Dbg_Clk_4
              (direction OUTPUT)
            )
            (port Dbg_TDI_4
              (direction OUTPUT)
            )
            (port Dbg_Capture_4
              (direction OUTPUT)
            )
            (port Dbg_Shift_4
              (direction OUTPUT)
            )
            (port Dbg_Update_4
              (direction OUTPUT)
            )
            (port Dbg_Rst_4
              (direction OUTPUT)
            )
            (port Dbg_Clk_5
              (direction OUTPUT)
            )
            (port Dbg_TDI_5
              (direction OUTPUT)
            )
            (port Dbg_Capture_5
              (direction OUTPUT)
            )
            (port Dbg_Shift_5
              (direction OUTPUT)
            )
            (port Dbg_Update_5
              (direction OUTPUT)
            )
            (port Dbg_Rst_5
              (direction OUTPUT)
            )
            (port Dbg_Clk_6
              (direction OUTPUT)
            )
            (port Dbg_TDI_6
              (direction OUTPUT)
            )
            (port Dbg_Capture_6
              (direction OUTPUT)
            )
            (port Dbg_Shift_6
              (direction OUTPUT)
            )
            (port Dbg_Update_6
              (direction OUTPUT)
            )
            (port Dbg_Rst_6
              (direction OUTPUT)
            )
            (port Dbg_Clk_7
              (direction OUTPUT)
            )
            (port Dbg_TDI_7
              (direction OUTPUT)
            )
            (port Dbg_Capture_7
              (direction OUTPUT)
            )
            (port Dbg_Shift_7
              (direction OUTPUT)
            )
            (port Dbg_Update_7
              (direction OUTPUT)
            )
            (port Dbg_Rst_7
              (direction OUTPUT)
            )
            (port Dbg_Clk_8
              (direction OUTPUT)
            )
            (port Dbg_TDI_8
              (direction OUTPUT)
            )
            (port Dbg_Capture_8
              (direction OUTPUT)
            )
            (port Dbg_Shift_8
              (direction OUTPUT)
            )
            (port Dbg_Update_8
              (direction OUTPUT)
            )
            (port Dbg_Rst_8
              (direction OUTPUT)
            )
            (port Dbg_Clk_9
              (direction OUTPUT)
            )
            (port Dbg_TDI_9
              (direction OUTPUT)
            )
            (port Dbg_Capture_9
              (direction OUTPUT)
            )
            (port Dbg_Shift_9
              (direction OUTPUT)
            )
            (port Dbg_Update_9
              (direction OUTPUT)
            )
            (port Dbg_Rst_9
              (direction OUTPUT)
            )
            (port Dbg_Clk_10
              (direction OUTPUT)
            )
            (port Dbg_TDI_10
              (direction OUTPUT)
            )
            (port Dbg_Capture_10
              (direction OUTPUT)
            )
            (port Dbg_Shift_10
              (direction OUTPUT)
            )
            (port Dbg_Update_10
              (direction OUTPUT)
            )
            (port Dbg_Rst_10
              (direction OUTPUT)
            )
            (port Dbg_Clk_11
              (direction OUTPUT)
            )
            (port Dbg_TDI_11
              (direction OUTPUT)
            )
            (port Dbg_Capture_11
              (direction OUTPUT)
            )
            (port Dbg_Shift_11
              (direction OUTPUT)
            )
            (port Dbg_Update_11
              (direction OUTPUT)
            )
            (port Dbg_Rst_11
              (direction OUTPUT)
            )
            (port Dbg_Clk_12
              (direction OUTPUT)
            )
            (port Dbg_TDI_12
              (direction OUTPUT)
            )
            (port Dbg_Capture_12
              (direction OUTPUT)
            )
            (port Dbg_Shift_12
              (direction OUTPUT)
            )
            (port Dbg_Update_12
              (direction OUTPUT)
            )
            (port Dbg_Rst_12
              (direction OUTPUT)
            )
            (port Dbg_Clk_13
              (direction OUTPUT)
            )
            (port Dbg_TDI_13
              (direction OUTPUT)
            )
            (port Dbg_Capture_13
              (direction OUTPUT)
            )
            (port Dbg_Shift_13
              (direction OUTPUT)
            )
            (port Dbg_Update_13
              (direction OUTPUT)
            )
            (port Dbg_Rst_13
              (direction OUTPUT)
            )
            (port Dbg_Clk_14
              (direction OUTPUT)
            )
            (port Dbg_TDI_14
              (direction OUTPUT)
            )
            (port Dbg_Capture_14
              (direction OUTPUT)
            )
            (port Dbg_Shift_14
              (direction OUTPUT)
            )
            (port Dbg_Update_14
              (direction OUTPUT)
            )
            (port Dbg_Rst_14
              (direction OUTPUT)
            )
            (port Dbg_Clk_15
              (direction OUTPUT)
            )
            (port Dbg_TDI_15
              (direction OUTPUT)
            )
            (port Dbg_Capture_15
              (direction OUTPUT)
            )
            (port Dbg_Shift_15
              (direction OUTPUT)
            )
            (port Dbg_Update_15
              (direction OUTPUT)
            )
            (port Dbg_Rst_15
              (direction OUTPUT)
            )
            (port Dbg_Clk_16
              (direction OUTPUT)
            )
            (port Dbg_TDI_16
              (direction OUTPUT)
            )
            (port Dbg_Capture_16
              (direction OUTPUT)
            )
            (port Dbg_Shift_16
              (direction OUTPUT)
            )
            (port Dbg_Update_16
              (direction OUTPUT)
            )
            (port Dbg_Rst_16
              (direction OUTPUT)
            )
            (port Dbg_Clk_17
              (direction OUTPUT)
            )
            (port Dbg_TDI_17
              (direction OUTPUT)
            )
            (port Dbg_Capture_17
              (direction OUTPUT)
            )
            (port Dbg_Shift_17
              (direction OUTPUT)
            )
            (port Dbg_Update_17
              (direction OUTPUT)
            )
            (port Dbg_Rst_17
              (direction OUTPUT)
            )
            (port Dbg_Clk_18
              (direction OUTPUT)
            )
            (port Dbg_TDI_18
              (direction OUTPUT)
            )
            (port Dbg_Capture_18
              (direction OUTPUT)
            )
            (port Dbg_Shift_18
              (direction OUTPUT)
            )
            (port Dbg_Update_18
              (direction OUTPUT)
            )
            (port Dbg_Rst_18
              (direction OUTPUT)
            )
            (port Dbg_Clk_19
              (direction OUTPUT)
            )
            (port Dbg_TDI_19
              (direction OUTPUT)
            )
            (port Dbg_Capture_19
              (direction OUTPUT)
            )
            (port Dbg_Shift_19
              (direction OUTPUT)
            )
            (port Dbg_Update_19
              (direction OUTPUT)
            )
            (port Dbg_Rst_19
              (direction OUTPUT)
            )
            (port Dbg_Clk_20
              (direction OUTPUT)
            )
            (port Dbg_TDI_20
              (direction OUTPUT)
            )
            (port Dbg_Capture_20
              (direction OUTPUT)
            )
            (port Dbg_Shift_20
              (direction OUTPUT)
            )
            (port Dbg_Update_20
              (direction OUTPUT)
            )
            (port Dbg_Rst_20
              (direction OUTPUT)
            )
            (port Dbg_Clk_21
              (direction OUTPUT)
            )
            (port Dbg_TDI_21
              (direction OUTPUT)
            )
            (port Dbg_Capture_21
              (direction OUTPUT)
            )
            (port Dbg_Shift_21
              (direction OUTPUT)
            )
            (port Dbg_Update_21
              (direction OUTPUT)
            )
            (port Dbg_Rst_21
              (direction OUTPUT)
            )
            (port Dbg_Clk_22
              (direction OUTPUT)
            )
            (port Dbg_TDI_22
              (direction OUTPUT)
            )
            (port Dbg_Capture_22
              (direction OUTPUT)
            )
            (port Dbg_Shift_22
              (direction OUTPUT)
            )
            (port Dbg_Update_22
              (direction OUTPUT)
            )
            (port Dbg_Rst_22
              (direction OUTPUT)
            )
            (port Dbg_Clk_23
              (direction OUTPUT)
            )
            (port Dbg_TDI_23
              (direction OUTPUT)
            )
            (port Dbg_Capture_23
              (direction OUTPUT)
            )
            (port Dbg_Shift_23
              (direction OUTPUT)
            )
            (port Dbg_Update_23
              (direction OUTPUT)
            )
            (port Dbg_Rst_23
              (direction OUTPUT)
            )
            (port Dbg_Clk_24
              (direction OUTPUT)
            )
            (port Dbg_TDI_24
              (direction OUTPUT)
            )
            (port Dbg_Capture_24
              (direction OUTPUT)
            )
            (port Dbg_Shift_24
              (direction OUTPUT)
            )
            (port Dbg_Update_24
              (direction OUTPUT)
            )
            (port Dbg_Rst_24
              (direction OUTPUT)
            )
            (port Dbg_Clk_25
              (direction OUTPUT)
            )
            (port Dbg_TDI_25
              (direction OUTPUT)
            )
            (port Dbg_Capture_25
              (direction OUTPUT)
            )
            (port Dbg_Shift_25
              (direction OUTPUT)
            )
            (port Dbg_Update_25
              (direction OUTPUT)
            )
            (port Dbg_Rst_25
              (direction OUTPUT)
            )
            (port Dbg_Clk_26
              (direction OUTPUT)
            )
            (port Dbg_TDI_26
              (direction OUTPUT)
            )
            (port Dbg_Capture_26
              (direction OUTPUT)
            )
            (port Dbg_Shift_26
              (direction OUTPUT)
            )
            (port Dbg_Update_26
              (direction OUTPUT)
            )
            (port Dbg_Rst_26
              (direction OUTPUT)
            )
            (port Dbg_Clk_27
              (direction OUTPUT)
            )
            (port Dbg_TDI_27
              (direction OUTPUT)
            )
            (port Dbg_Capture_27
              (direction OUTPUT)
            )
            (port Dbg_Shift_27
              (direction OUTPUT)
            )
            (port Dbg_Update_27
              (direction OUTPUT)
            )
            (port Dbg_Rst_27
              (direction OUTPUT)
            )
            (port Dbg_Clk_28
              (direction OUTPUT)
            )
            (port Dbg_TDI_28
              (direction OUTPUT)
            )
            (port Dbg_Capture_28
              (direction OUTPUT)
            )
            (port Dbg_Shift_28
              (direction OUTPUT)
            )
            (port Dbg_Update_28
              (direction OUTPUT)
            )
            (port Dbg_Rst_28
              (direction OUTPUT)
            )
            (port Dbg_Clk_29
              (direction OUTPUT)
            )
            (port Dbg_TDI_29
              (direction OUTPUT)
            )
            (port Dbg_Capture_29
              (direction OUTPUT)
            )
            (port Dbg_Shift_29
              (direction OUTPUT)
            )
            (port Dbg_Update_29
              (direction OUTPUT)
            )
            (port Dbg_Rst_29
              (direction OUTPUT)
            )
            (port Dbg_Clk_30
              (direction OUTPUT)
            )
            (port Dbg_TDI_30
              (direction OUTPUT)
            )
            (port Dbg_Capture_30
              (direction OUTPUT)
            )
            (port Dbg_Shift_30
              (direction OUTPUT)
            )
            (port Dbg_Update_30
              (direction OUTPUT)
            )
            (port Dbg_Rst_30
              (direction OUTPUT)
            )
            (port Dbg_Clk_31
              (direction OUTPUT)
            )
            (port Dbg_TDI_31
              (direction OUTPUT)
            )
            (port Dbg_Capture_31
              (direction OUTPUT)
            )
            (port Dbg_Shift_31
              (direction OUTPUT)
            )
            (port Dbg_Update_31
              (direction OUTPUT)
            )
            (port Dbg_Rst_31
              (direction OUTPUT)
            )
            (port bscan_tdi
              (direction OUTPUT)
            )
            (port bscan_reset
              (direction OUTPUT)
            )
            (port bscan_shift
              (direction OUTPUT)
            )
            (port bscan_update
              (direction OUTPUT)
            )
            (port bscan_capture
              (direction OUTPUT)
            )
            (port bscan_sel1
              (direction OUTPUT)
            )
            (port bscan_drck1
              (direction OUTPUT)
            )
            (port bscan_ext_tdo
              (direction OUTPUT)
            )
            (port Ext_JTAG_DRCK
              (direction OUTPUT)
            )
            (port Ext_JTAG_RESET
              (direction OUTPUT)
            )
            (port Ext_JTAG_SEL
              (direction OUTPUT)
            )
            (port Ext_JTAG_CAPTURE
              (direction OUTPUT)
            )
            (port Ext_JTAG_SHIFT
              (direction OUTPUT)
            )
            (port Ext_JTAG_UPDATE
              (direction OUTPUT)
            )
            (port Ext_JTAG_TDI
              (direction OUTPUT)
            )
            (port (array (rename S_AXI_AWADDR "S_AXI_AWADDR<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_WDATA "S_AXI_WDATA<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_WSTRB "S_AXI_WSTRB<3:0>") 4)
              (direction INPUT))
            (port (array (rename S_AXI_ARADDR "S_AXI_ARADDR<31:0>") 32)
              (direction INPUT))
            (port (array (rename PLB_ABus "PLB_ABus<0:31>") 32)
              (direction INPUT))
            (port (array (rename PLB_UABus "PLB_UABus<0:31>") 32)
              (direction INPUT))
            (port (array (rename PLB_masterID "PLB_masterID<0:2>") 3)
              (direction INPUT))
            (port (array (rename PLB_BE "PLB_BE<0:3>") 4)
              (direction INPUT))
            (port (array (rename PLB_MSize "PLB_MSize<0:1>") 2)
              (direction INPUT))
            (port (array (rename PLB_size "PLB_size<0:3>") 4)
              (direction INPUT))
            (port (array (rename PLB_type "PLB_type<0:2>") 3)
              (direction INPUT))
            (port (array (rename PLB_wrDBus "PLB_wrDBus<0:31>") 32)
              (direction INPUT))
            (port (array (rename PLB_wrPendPri "PLB_wrPendPri<0:1>") 2)
              (direction INPUT))
            (port (array (rename PLB_rdPendPri "PLB_rdPendPri<0:1>") 2)
              (direction INPUT))
            (port (array (rename PLB_reqPri "PLB_reqPri<0:1>") 2)
              (direction INPUT))
            (port (array (rename PLB_TAttribute "PLB_TAttribute<0:15>") 16)
              (direction INPUT))
            (port (array (rename S_AXI_BRESP "S_AXI_BRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename S_AXI_RDATA "S_AXI_RDATA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename S_AXI_RRESP "S_AXI_RRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename Sl_SSize "Sl_SSize<0:1>") 2)
              (direction OUTPUT))
            (port (array (rename Sl_rdDBus "Sl_rdDBus<0:31>") 32)
              (direction OUTPUT))
            (port (array (rename Sl_rdWdAddr "Sl_rdWdAddr<0:3>") 4)
              (direction OUTPUT))
            (port (array (rename Sl_MBusy "Sl_MBusy<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Sl_MWrErr "Sl_MWrErr<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Sl_MRdErr "Sl_MRdErr<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Sl_MIRQ "Sl_MIRQ<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_0 "Dbg_Reg_En_0<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_1 "Dbg_Reg_En_1<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_2 "Dbg_Reg_En_2<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_3 "Dbg_Reg_En_3<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_4 "Dbg_Reg_En_4<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_5 "Dbg_Reg_En_5<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_6 "Dbg_Reg_En_6<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_7 "Dbg_Reg_En_7<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_8 "Dbg_Reg_En_8<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_9 "Dbg_Reg_En_9<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_10 "Dbg_Reg_En_10<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_11 "Dbg_Reg_En_11<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_12 "Dbg_Reg_En_12<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_13 "Dbg_Reg_En_13<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_14 "Dbg_Reg_En_14<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_15 "Dbg_Reg_En_15<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_16 "Dbg_Reg_En_16<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_17 "Dbg_Reg_En_17<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_18 "Dbg_Reg_En_18<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_19 "Dbg_Reg_En_19<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_20 "Dbg_Reg_En_20<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_21 "Dbg_Reg_En_21<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_22 "Dbg_Reg_En_22<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_23 "Dbg_Reg_En_23<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_24 "Dbg_Reg_En_24<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_25 "Dbg_Reg_En_25<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_26 "Dbg_Reg_En_26<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_27 "Dbg_Reg_En_27<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_28 "Dbg_Reg_En_28<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_29 "Dbg_Reg_En_29<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_30 "Dbg_Reg_En_30<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename Dbg_Reg_En_31 "Dbg_Reg_En_31<0:7>") 8)
              (direction OUTPUT))
            (designator "xc6slx25tfgg484-3")
            (property TYPE (string "MB_SPI_debug_module_wrapper") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_AWADDR<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_WDATA<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:S_AXI_WSTRB<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_ARADDR<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:PLB_ABus<0:31>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:PLB_UABus<0:31>") (owner "Xilinx"))
            (property BUS_INFO (string "3:INPUT:PLB_masterID<0:2>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:PLB_BE<0:3>") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:PLB_MSize<0:1>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:PLB_size<0:3>") (owner "Xilinx"))
            (property BUS_INFO (string "3:INPUT:PLB_type<0:2>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:PLB_wrDBus<0:31>") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:PLB_wrPendPri<0:1>") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:PLB_rdPendPri<0:1>") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:PLB_reqPri<0:1>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:PLB_TAttribute<0:15>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:S_AXI_BRESP<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:S_AXI_RDATA<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:S_AXI_RRESP<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:Sl_SSize<0:1>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:Sl_rdDBus<0:31>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:Sl_rdWdAddr<0:3>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Sl_MBusy<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Sl_MWrErr<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Sl_MRdErr<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Sl_MIRQ<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_0<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_1<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_2<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_3<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_4<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_5<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_6<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_7<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_8<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_9<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_10<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_11<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_12<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_13<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_14<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_15<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_16<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_17<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_18<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_19<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_20<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_21<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_22<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_23<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_24<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_25<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_26<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_27<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_28<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_29<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_30<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Dbg_Reg_En_31<0:7>") (owner "Xilinx"))
            (property X_CORE_INFO (string "mdm_v2_10_a") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "MB_SPI_debug_module_wrapper_MB_SPI_debug_module_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_BUFG_DRCK1 "debug_module/BUFG_DRCK1")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_BUFG_DRCK "debug_module/BUFG_DRCK")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_Spartan6_BSCAN_SPARTAN6_I "debug_module/Use_Spartan6.BSCAN_SPARTAN6_I")
              (viewRef view_1 (cellRef BSCAN_SPARTAN6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property JTAG_CHAIN (integer 2) (owner "Xilinx"))
              (property JTAG_TEST (integer 0) (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_0 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_2 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_3 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_4 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_5 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE "debug_module/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_PORT_Selector_3 "debug_module/MDM_Core_I1/PORT_Selector_3")
              (viewRef view_1 (cellRef FDC_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_PORT_Selector_2 "debug_module/MDM_Core_I1/PORT_Selector_2")
              (viewRef view_1 (cellRef FDC_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_PORT_Selector_1_renamed_6 "debug_module/MDM_Core_I1/PORT_Selector_1")
              (viewRef view_1 (cellRef FDC_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_PORT_Selector_0 "debug_module/MDM_Core_I1/PORT_Selector_0")
              (viewRef view_1 (cellRef FDC_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_PORT_Selector_1_3 "debug_module/MDM_Core_I1/PORT_Selector_1_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_PORT_Selector_1_2 "debug_module/MDM_Core_I1/PORT_Selector_1_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_PORT_Selector_1_1 "debug_module/MDM_Core_I1/PORT_Selector_1_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_PORT_Selector_1_0 "debug_module/MDM_Core_I1/PORT_Selector_1_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_TDI_Shifter_3 "debug_module/MDM_Core_I1/TDI_Shifter_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_TDI_Shifter_2 "debug_module/MDM_Core_I1/TDI_Shifter_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_TDI_Shifter_1 "debug_module/MDM_Core_I1/TDI_Shifter_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_TDI_Shifter_0 "debug_module/MDM_Core_I1/TDI_Shifter_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Config_Reg_31 "debug_module/MDM_Core_I1/Config_Reg_31")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Config_Reg_26 "debug_module/MDM_Core_I1/Config_Reg_26")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Config_Reg_10 "debug_module/MDM_Core_I1/Config_Reg_10")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Config_Reg_3 "debug_module/MDM_Core_I1/Config_Reg_3")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Config_Reg_2 "debug_module/MDM_Core_I1/Config_Reg_2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Config_Reg_1 "debug_module/MDM_Core_I1/Config_Reg_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "584D") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "4443") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "4227") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0167") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE")
              (viewRef view_1 (cellRef FDRE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_FDC_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I")
              (viewRef view_1 (cellRef FDC_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_2_renamed_7 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_1_renamed_8 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_renamed_9 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_0")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_renamed_10 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_2")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_3 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_3")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_4 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_4")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_5 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_5")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_6 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_6")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_7 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_7")
              (viewRef view_1 (cellRef FDE_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_buffered_renamed_11 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i_renamed_12 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_renamed_13 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_renamed_14 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_3 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_4 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_5 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_6 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_7 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i_renamed_15 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Read_renamed_16 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Write_renamed_17 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__XORCY_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__XORCY_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__XORCY_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_data_Exists_I_renamed_18 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__XORCY_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__XORCY_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__XORCY_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[6].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_data_Exists_I_renamed_19 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_2_11 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11111000") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_43_o_PWR_19_o_OR_47_o1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_43_o_PWR_19_o_OR_47_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_43_o_PWR_19_o_OR_47_o1") (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_43_o_state_1__equal_14_o1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_GND_43_o_state[1]_equal_14_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_GND_43_o_state[1]_equal_14_o1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_1_1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<1>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<1>1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_0_1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<0>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEFF") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_MDM_SEL_SHIFT_AND_1_o21 "debug_module/MDM_Core_I1/MDM_SEL_SHIFT_AND_1_o21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001000000000000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Ext_JTAG_SEL1 "debug_module/MDM_Core_I1/Ext_JTAG_SEL1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00040000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_MDM_SEL1 "debug_module/MDM_Core_I1/MDM_SEL1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___debug_module/MDM_Core_I1/MDM_SEL1") (owner "Xilinx"))
              (property INIT (string "00010000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Old_MDM_SEL1 "debug_module/MDM_Core_I1/Old_MDM_SEL1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___debug_module/MDM_Core_I1/MDM_SEL1") (owner "Xilinx"))
              (property INIT (string "00040000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Interrupt1 "debug_module/MDM_Core_I1/Interrupt1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA02") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<4>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<4>11") (owner "Xilinx"))
              (property INIT (string "6AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<4>11") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_8_o11 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_data_cmd_AND_8_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o21 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_data_cmd_AND_11_o21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000002") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F7D5A280") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT21 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT21")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F7D5A280") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT31")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7F5D2A08") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT41 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT41")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F7D5A280") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data11 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA8AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_GND_13_o_OR_31_o1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_GND_13_o_OR_31_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_GND_13_o_OR_31_o1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_23_o_0_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_command[0]_equal_23_o<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_command[0]_equal_23_o<0>1") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_17_o_0_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_command[0]_equal_17_o<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_command[0]_equal_17_o<0>1") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_16_o_0_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_command[0]_equal_16_o<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_command[0]_equal_17_o<0>1") (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_data_cmd_AND_11_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_command[0]_equal_23_o<0>1") (owner "Xilinx"))
              (property INIT (string "1000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_1_11 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I11 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I11") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I21 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I11") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I31 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I31") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I41 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I51 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I31") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I61 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I71 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I71") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I81 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I71") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I__n0139_inv1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_Use_UART.execute_1_AND_17_o_inv1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_2_Use_UART_execute_1_AND_17_o_inv1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_Use_UART.execute_1_AND_17_o_inv1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_Use_UART.execute_1_AND_17_o_inv1") (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_3_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/hsum_A<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_2_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/hsum_A<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_1_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/hsum_A<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_0_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/hsum_A<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_buffer_Full_0_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/buffer_Full<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/buffer_Full<0>1") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_3_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/hsum_A<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_2_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/hsum_A<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_1_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/hsum_A<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_0_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/hsum_A<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_buffer_Full_0_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/buffer_Full<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/buffer_Full<0>1") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_TDO_i11_renamed_20 "debug_module/MDM_Core_I1/Mmux_TDO_i11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFBAFFFFFF10") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_TDO_i12_renamed_21 "debug_module/MDM_Core_I1/Mmux_TDO_i12")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6F") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_TDO_i13_renamed_22 "debug_module/MDM_Core_I1/Mmux_TDO_i13")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888FFFF0888") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_TDO_i14_renamed_23 "debug_module/MDM_Core_I1/Mmux_TDO_i14")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_TDO_i15 "debug_module/MDM_Core_I1/Mmux_TDO_i15")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9899988810111000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_TDO_i16 "debug_module/MDM_Core_I1/Mmux_TDO_i16")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFA888") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_SW0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_data_cmd_AND_16_o_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_GND_13_o_OR_31_o1") (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_renamed_24 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_data_cmd_AND_16_o")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000008000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync_detected_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_renamed_25 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync_detected")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000080000000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_SW0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/next_Data_Exists_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/buffer_Full<0>1") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_renamed_26 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/next_Data_Exists")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAABBAAAAAA8AAA") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_SW0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/next_Data_Exists_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/buffer_Full<0>1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_renamed_27 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/next_Data_Exists")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAABBAAAAAA8A") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_28 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_29 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_reset_RX_FIFO_renamed_30 "debug_module/MDM_Core_I1/reset_RX_FIFO")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_reset_TX_FIFO_renamed_31 "debug_module/MDM_Core_I1/reset_TX_FIFO")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set_renamed_32 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_fifo_wen1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rst_renamed_33 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_34 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_clear_Ext_BRK_renamed_35 "debug_module/MDM_Core_I1/clear_Ext_BRK")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_enable_interrupts_renamed_36 "debug_module/MDM_Core_I1/enable_interrupts")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_37 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I__n01281 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n01281")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFDFF") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_7_o1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_7_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001000000000000") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_38 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAFAAAFAAA2AAAA") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1__n02241 "debug_module/MDM_Core_I1/_n02241")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___debug_module/MDM_Core_I1/_n02241") (owner "Xilinx"))
              (property INIT (string "A2") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DDDD5DDD88880888") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DDDD5DDD88880888") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT71")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DDDD5DDD88880888") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT81")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "88880888") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_6_o1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_6_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_fifo_wen1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_fifo_wen1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_fifo_wen1") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_valid_Write1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/valid_Write1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAA2AAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_valid_Write1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/valid_Write1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAA2AAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_reset_RX_FIFO_glue_set_renamed_39 "debug_module/MDM_Core_I1/reset_RX_FIFO_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___debug_module/MDM_Core_I1/reset_RX_FIFO_glue_set") (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_reset_TX_FIFO_glue_set_renamed_40 "debug_module/MDM_Core_I1/reset_TX_FIFO_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___debug_module/MDM_Core_I1/reset_RX_FIFO_glue_set") (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02008A8802000200") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_41 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_glue_set")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_43_o_PWR_19_o_OR_47_o1") (owner "Xilinx"))
              (property INIT (string "2222F222") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_42 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_glue_set")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_GND_43_o_state[1]_equal_14_o1") (owner "Xilinx"))
              (property INIT (string "2222F222") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_ip2bus_wrack_0_1 "debug_module/MDM_Core_I1/ip2bus_wrack<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___debug_module/MDM_Core_I1/ip2bus_wrack<0>1") (owner "Xilinx"))
              (property INIT (string "55555554") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_ip2bus_rdack_1_1 "debug_module/MDM_Core_I1/ip2bus_rdack<1>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___debug_module/MDM_Core_I1/ip2bus_wrack<0>1") (owner "Xilinx"))
              (property INIT (string "AAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A222800080008000") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02008A8802000200") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000200020002888A") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_ip2bus_data11 "debug_module/MDM_Core_I1/Mmux_ip2bus_data11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_ip2bus_data21 "debug_module/MDM_Core_I1/Mmux_ip2bus_data21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___debug_module/MDM_Core_I1/Mmux_ip2bus_data21") (owner "Xilinx"))
              (property INIT (string "4000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_ip2bus_data31 "debug_module/MDM_Core_I1/Mmux_ip2bus_data31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___debug_module/MDM_Core_I1/Mmux_ip2bus_data21") (owner "Xilinx"))
              (property INIT (string "4000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_ip2bus_data41 "debug_module/MDM_Core_I1/Mmux_ip2bus_data41")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A2808080") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_ip2bus_data51 "debug_module/MDM_Core_I1/Mmux_ip2bus_data51")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A2808080") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_ip2bus_data61 "debug_module/MDM_Core_I1/Mmux_ip2bus_data61")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2A080808") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_ip2bus_data71 "debug_module/MDM_Core_I1/Mmux_ip2bus_data71")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A2808080") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mmux_ip2bus_data81 "debug_module/MDM_Core_I1/Mmux_ip2bus_data81")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<0>1") (owner "Xilinx"))
              (property INIT (string "A2808080") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_ip2bus_error1 "debug_module/MDM_Core_I1/ip2bus_error1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<1>1") (owner "Xilinx"))
              (property INIT (string "75202020") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_clear_Ext_BRK_rstpot_renamed_43 "debug_module/MDM_Core_I1/clear_Ext_BRK_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4000") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_44 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "77756664FFFDEEEC") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_enable_interrupts_rstpot1_renamed_45 "debug_module/MDM_Core_I1/enable_interrupts_rstpot1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___debug_module/MDM_Core_I1/_n02241") (owner "Xilinx"))
              (property INIT (string "8A888088") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF55555554") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_F "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BAAA1000") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_G "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3_G")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "557F7F7F") (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_0_11_INV_0 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_SEL_inv1_INV_0 "debug_module/MDM_Core_I1/SEL_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_SHIFT_inv1_INV_0 "debug_module/MDM_Core_I1/SHIFT_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_0_11_INV_0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mcount_shift_Count_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv1_INV_0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_TX_Buffer_Empty1_INV_0 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/TX_Buffer_Empty1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rst_rstpot1_INV_0 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_4_renamed_46 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_4")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_27_renamed_47 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_27")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_11_renamed_48 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_11")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_renamed_49 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_renamed_50 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_renamed_51 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_renamed_52 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_renamed_53 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_renamed_54 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_renamed_55 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_renamed_56 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_renamed_57 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_renamed_58 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift10")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_renamed_59 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift11")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_renamed_60 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_renamed_61 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift13")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_renamed_62 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_271_renamed_63 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_271")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Config_Reg_27 "debug_module/MDM_Core_I1/Config_Reg_27")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_41_renamed_64 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Config_Reg_4 "debug_module/MDM_Core_I1/Config_Reg_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_111_renamed_65 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_111")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename debug_module_MDM_Core_I1_Config_Reg_11 "debug_module/MDM_Core_I1/Config_Reg_11")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (net (rename S_AXI_AWADDR_3_ "S_AXI_AWADDR<3>")
              (joined
                (portRef (member S_AXI_AWADDR 28))
                (portRef I3
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename S_AXI_AWADDR_2_ "S_AXI_AWADDR<2>")
              (joined
                (portRef (member S_AXI_AWADDR 29))
                (portRef I2
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename S_AXI_WDATA_7_ "S_AXI_WDATA<7>")
              (joined
                (portRef (member S_AXI_WDATA 24))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
              )
            )
            (net (rename S_AXI_WDATA_6_ "S_AXI_WDATA<6>")
              (joined
                (portRef (member S_AXI_WDATA 25))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
              )
            )
            (net (rename S_AXI_WDATA_5_ "S_AXI_WDATA<5>")
              (joined
                (portRef (member S_AXI_WDATA 26))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
              )
            )
            (net (rename S_AXI_WDATA_4_ "S_AXI_WDATA<4>")
              (joined
                (portRef (member S_AXI_WDATA 27))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_enable_interrupts_rstpot1_renamed_45))
              )
            )
            (net (rename S_AXI_WDATA_3_ "S_AXI_WDATA<3>")
              (joined
                (portRef (member S_AXI_WDATA 28))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
              )
            )
            (net (rename S_AXI_WDATA_2_ "S_AXI_WDATA<2>")
              (joined
                (portRef (member S_AXI_WDATA 29))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_clear_Ext_BRK_rstpot_renamed_43))
              )
            )
            (net (rename S_AXI_WDATA_1_ "S_AXI_WDATA<1>")
              (joined
                (portRef (member S_AXI_WDATA 30))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_reset_RX_FIFO_glue_set_renamed_39))
              )
            )
            (net (rename S_AXI_WDATA_0_ "S_AXI_WDATA<0>")
              (joined
                (portRef (member S_AXI_WDATA 31))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_reset_TX_FIFO_glue_set_renamed_40))
              )
            )
            (net (rename S_AXI_ARADDR_3_ "S_AXI_ARADDR<3>")
              (joined
                (portRef (member S_AXI_ARADDR 28))
                (portRef I5
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename S_AXI_ARADDR_2_ "S_AXI_ARADDR<2>")
              (joined
                (portRef (member S_AXI_ARADDR 29))
                (portRef I4
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net S_AXI_ACLK
              (joined
                (portRef S_AXI_ACLK)
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_1))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_0))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_5))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_4))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_3))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_2))
                (portRef C (instanceRef debug_module_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Write_renamed_17))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Read_renamed_16))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_1_renamed_8))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_2_renamed_7))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_data_Exists_I_renamed_18))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_data_Exists_I_renamed_19))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_28))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_29))
                (portRef C (instanceRef debug_module_MDM_Core_I1_reset_RX_FIFO_renamed_30))
                (portRef C (instanceRef debug_module_MDM_Core_I1_reset_TX_FIFO_renamed_31))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rst_renamed_33))
                (portRef C (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_34))
                (portRef C (instanceRef debug_module_MDM_Core_I1_clear_Ext_BRK_renamed_35))
                (portRef C (instanceRef debug_module_MDM_Core_I1_enable_interrupts_renamed_36))
              )
            )
            (net S_AXI_ARESETN
              (joined
                (portRef S_AXI_ARESETN)
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1__n02241))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_reset_RX_FIFO_glue_set_renamed_39))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_reset_TX_FIFO_glue_set_renamed_40))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_clear_Ext_BRK_rstpot_renamed_43))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_enable_interrupts_rstpot1_renamed_45))
                (portRef I (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rst_rstpot1_INV_0))
              )
            )
            (net S_AXI_AWVALID
              (joined
                (portRef S_AXI_AWVALID)
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_38))
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_F))
              )
            )
            (net S_AXI_WVALID
              (joined
                (portRef S_AXI_WVALID)
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
                (portRef I4 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_38))
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_F))
              )
            )
            (net S_AXI_BREADY
              (joined
                (portRef S_AXI_BREADY)
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_41))
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_G))
              )
            )
            (net S_AXI_ARVALID
              (joined
                (portRef S_AXI_ARVALID)
                (portRef I4 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
                (portRef I5 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_38))
                (portRef I1
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_44))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_F))
              )
            )
            (net S_AXI_RREADY
              (joined
                (portRef S_AXI_RREADY)
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_42))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_G))
              )
            )
            (net Dbg_TDO_0
              (joined
                (portRef Dbg_TDO_0)
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i13_renamed_22))
              )
            )
            (net Ext_JTAG_TDO
              (joined
                (portRef Ext_JTAG_TDO)
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i11_renamed_20))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i<1>")
              (joined
                (portRef (member S_AXI_BRESP 0))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_37))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<7>")
              (joined
                (portRef (member S_AXI_RDATA 24))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<6>")
              (joined
                (portRef (member S_AXI_RDATA 25))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<5>")
              (joined
                (portRef (member S_AXI_RDATA 26))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<4>")
              (joined
                (portRef (member S_AXI_RDATA 27))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<3>")
              (joined
                (portRef (member S_AXI_RDATA 28))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<2>")
              (joined
                (portRef (member S_AXI_RDATA 29))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<1>")
              (joined
                (portRef (member S_AXI_RDATA 30))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<0>")
              (joined
                (portRef (member S_AXI_RDATA 31))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i<1>")
              (joined
                (portRef (member S_AXI_RRESP 0))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
              )
            )
            (net (rename Dbg_Reg_En_0_0_ "Dbg_Reg_En_0<0>")
              (joined
                (portRef (member Dbg_Reg_En_0 0))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I11))
              )
            )
            (net (rename Dbg_Reg_En_0_1_ "Dbg_Reg_En_0<1>")
              (joined
                (portRef (member Dbg_Reg_En_0 1))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I21))
              )
            )
            (net (rename Dbg_Reg_En_0_2_ "Dbg_Reg_En_0<2>")
              (joined
                (portRef (member Dbg_Reg_En_0 2))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I31))
              )
            )
            (net (rename Dbg_Reg_En_0_3_ "Dbg_Reg_En_0<3>")
              (joined
                (portRef (member Dbg_Reg_En_0 3))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I41))
              )
            )
            (net (rename Dbg_Reg_En_0_4_ "Dbg_Reg_En_0<4>")
              (joined
                (portRef (member Dbg_Reg_En_0 4))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I51))
              )
            )
            (net (rename Dbg_Reg_En_0_5_ "Dbg_Reg_En_0<5>")
              (joined
                (portRef (member Dbg_Reg_En_0 5))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I61))
              )
            )
            (net (rename Dbg_Reg_En_0_6_ "Dbg_Reg_En_0<6>")
              (joined
                (portRef (member Dbg_Reg_En_0 6))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I71))
              )
            )
            (net (rename Dbg_Reg_En_0_7_ "Dbg_Reg_En_0<7>")
              (joined
                (portRef (member Dbg_Reg_En_0 7))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I81))
              )
            )
            (net Interrupt
              (joined
                (portRef Interrupt)
                (portRef O (instanceRef debug_module_MDM_Core_I1_Interrupt1))
              )
            )
            (net Ext_BRK
              (joined
                (portRef Ext_BRK)
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set_renamed_32))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i")
              (joined
                (portRef Ext_NM_BRK)
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i_renamed_12))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i")
              (joined
                (portRef Debug_SYS_Rst)
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_renamed_14))
              )
            )
            (net S_AXI_WREADY
              (joined
                (portRef S_AXI_AWREADY)
                (portRef S_AXI_WREADY)
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_41))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i")
              (joined
                (portRef S_AXI_BVALID)
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_28))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_41))
                (portRef I4 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_G))
              )
            )
            (net S_AXI_ARREADY
              (joined
                (portRef S_AXI_ARREADY)
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_42))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I4 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_F))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i")
              (joined
                (portRef S_AXI_RVALID)
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_29))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_42))
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_G))
              )
            )
            (net Ext_JTAG_DRCK
              (joined
                (portRef Dbg_Clk_0)
                (portRef Dbg_Clk_1)
                (portRef Dbg_Clk_10)
                (portRef Dbg_Clk_11)
                (portRef Dbg_Clk_12)
                (portRef Dbg_Clk_13)
                (portRef Dbg_Clk_14)
                (portRef Dbg_Clk_15)
                (portRef Dbg_Clk_16)
                (portRef Dbg_Clk_17)
                (portRef Dbg_Clk_18)
                (portRef Dbg_Clk_19)
                (portRef Dbg_Clk_20)
                (portRef Dbg_Clk_21)
                (portRef Dbg_Clk_22)
                (portRef Dbg_Clk_23)
                (portRef Dbg_Clk_24)
                (portRef Dbg_Clk_25)
                (portRef Dbg_Clk_26)
                (portRef Dbg_Clk_27)
                (portRef Dbg_Clk_28)
                (portRef Dbg_Clk_29)
                (portRef Dbg_Clk_30)
                (portRef Dbg_Clk_31)
                (portRef Dbg_Clk_9)
                (portRef Dbg_Clk_8)
                (portRef Dbg_Clk_7)
                (portRef Dbg_Clk_6)
                (portRef Dbg_Clk_5)
                (portRef Dbg_Clk_4)
                (portRef Dbg_Clk_3)
                (portRef Dbg_Clk_2)
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
                (portRef Ext_JTAG_DRCK)
                (portRef C (instanceRef debug_module_MDM_Core_I1_Config_Reg_1))
                (portRef C (instanceRef debug_module_MDM_Core_I1_Config_Reg_2))
                (portRef C (instanceRef debug_module_MDM_Core_I1_Config_Reg_3))
                (portRef C (instanceRef debug_module_MDM_Core_I1_Config_Reg_10))
                (portRef C (instanceRef debug_module_MDM_Core_I1_Config_Reg_26))
                (portRef C (instanceRef debug_module_MDM_Core_I1_Config_Reg_31))
                (portRef C (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_0))
                (portRef C (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_1))
                (portRef C (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_2))
                (portRef C (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_3))
                (portRef O (instanceRef debug_module_BUFG_DRCK))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_4_renamed_46))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_27_renamed_47))
                (portRef CLK (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_11_renamed_48))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_renamed_49))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_renamed_50))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_renamed_51))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_renamed_52))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_renamed_53))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_renamed_54))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_renamed_55))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_renamed_56))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_renamed_57))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_renamed_58))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_renamed_59))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_renamed_60))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_renamed_61))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_renamed_62))
                (portRef C (instanceRef debug_module_MDM_Core_I1_Config_Reg_27))
                (portRef C (instanceRef debug_module_MDM_Core_I1_Config_Reg_4))
                (portRef C (instanceRef debug_module_MDM_Core_I1_Config_Reg_11))
              )
            )
            (net Ext_JTAG_TDI
              (joined
                (portRef Dbg_TDI_0)
                (portRef Dbg_TDI_1)
                (portRef Dbg_TDI_10)
                (portRef Dbg_TDI_11)
                (portRef Dbg_TDI_12)
                (portRef Dbg_TDI_13)
                (portRef Dbg_TDI_14)
                (portRef Dbg_TDI_15)
                (portRef Dbg_TDI_16)
                (portRef Dbg_TDI_17)
                (portRef Dbg_TDI_18)
                (portRef Dbg_TDI_19)
                (portRef Dbg_TDI_20)
                (portRef Dbg_TDI_21)
                (portRef Dbg_TDI_22)
                (portRef Dbg_TDI_23)
                (portRef Dbg_TDI_24)
                (portRef Dbg_TDI_25)
                (portRef Dbg_TDI_26)
                (portRef Dbg_TDI_27)
                (portRef Dbg_TDI_28)
                (portRef Dbg_TDI_29)
                (portRef Dbg_TDI_30)
                (portRef Dbg_TDI_31)
                (portRef Dbg_TDI_9)
                (portRef Dbg_TDI_8)
                (portRef Dbg_TDI_7)
                (portRef Dbg_TDI_6)
                (portRef Dbg_TDI_5)
                (portRef Dbg_TDI_4)
                (portRef Dbg_TDI_3)
                (portRef Dbg_TDI_2)
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0))
                (portRef Ext_JTAG_TDI)
                (portRef D (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_3))
                (portRef TDI (instanceRef debug_module_Use_Spartan6_BSCAN_SPARTAN6_I))
              )
            )
            (net Ext_JTAG_CAPTURE
              (joined
                (portRef Dbg_Capture_0)
                (portRef Dbg_Capture_1)
                (portRef Dbg_Capture_10)
                (portRef Dbg_Capture_11)
                (portRef Dbg_Capture_12)
                (portRef Dbg_Capture_13)
                (portRef Dbg_Capture_14)
                (portRef Dbg_Capture_15)
                (portRef Dbg_Capture_16)
                (portRef Dbg_Capture_17)
                (portRef Dbg_Capture_18)
                (portRef Dbg_Capture_19)
                (portRef Dbg_Capture_20)
                (portRef Dbg_Capture_21)
                (portRef Dbg_Capture_22)
                (portRef Dbg_Capture_23)
                (portRef Dbg_Capture_24)
                (portRef Dbg_Capture_25)
                (portRef Dbg_Capture_26)
                (portRef Dbg_Capture_27)
                (portRef Dbg_Capture_28)
                (portRef Dbg_Capture_29)
                (portRef Dbg_Capture_30)
                (portRef Dbg_Capture_31)
                (portRef Dbg_Capture_9)
                (portRef Dbg_Capture_8)
                (portRef Dbg_Capture_7)
                (portRef Dbg_Capture_6)
                (portRef Dbg_Capture_5)
                (portRef Dbg_Capture_4)
                (portRef Dbg_Capture_3)
                (portRef Dbg_Capture_2)
                (portRef Ext_JTAG_CAPTURE)
                (portRef CAPTURE (instanceRef debug_module_Use_Spartan6_BSCAN_SPARTAN6_I))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT21))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT41))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I__n0139_inv1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
              )
            )
            (net Dbg_Shift_31
              (joined
                (portRef Dbg_Shift_0)
                (portRef Dbg_Shift_1)
                (portRef Dbg_Shift_10)
                (portRef Dbg_Shift_11)
                (portRef Dbg_Shift_12)
                (portRef Dbg_Shift_13)
                (portRef Dbg_Shift_14)
                (portRef Dbg_Shift_15)
                (portRef Dbg_Shift_16)
                (portRef Dbg_Shift_17)
                (portRef Dbg_Shift_18)
                (portRef Dbg_Shift_19)
                (portRef Dbg_Shift_20)
                (portRef Dbg_Shift_21)
                (portRef Dbg_Shift_22)
                (portRef Dbg_Shift_23)
                (portRef Dbg_Shift_24)
                (portRef Dbg_Shift_25)
                (portRef Dbg_Shift_26)
                (portRef Dbg_Shift_27)
                (portRef Dbg_Shift_28)
                (portRef Dbg_Shift_29)
                (portRef Dbg_Shift_30)
                (portRef Dbg_Shift_31)
                (portRef Dbg_Shift_9)
                (portRef Dbg_Shift_8)
                (portRef Dbg_Shift_7)
                (portRef Dbg_Shift_6)
                (portRef Dbg_Shift_5)
                (portRef Dbg_Shift_4)
                (portRef Dbg_Shift_3)
                (portRef Dbg_Shift_2)
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data11))
              )
            )
            (net (rename debug_module_update "debug_module/update")
              (joined
                (portRef Dbg_Update_0)
                (portRef Dbg_Update_1)
                (portRef Dbg_Update_10)
                (portRef Dbg_Update_11)
                (portRef Dbg_Update_12)
                (portRef Dbg_Update_13)
                (portRef Dbg_Update_14)
                (portRef Dbg_Update_15)
                (portRef Dbg_Update_16)
                (portRef Dbg_Update_17)
                (portRef Dbg_Update_18)
                (portRef Dbg_Update_19)
                (portRef Dbg_Update_20)
                (portRef Dbg_Update_21)
                (portRef Dbg_Update_22)
                (portRef Dbg_Update_23)
                (portRef Dbg_Update_24)
                (portRef Dbg_Update_25)
                (portRef Dbg_Update_26)
                (portRef Dbg_Update_27)
                (portRef Dbg_Update_28)
                (portRef Dbg_Update_29)
                (portRef Dbg_Update_30)
                (portRef Dbg_Update_31)
                (portRef Dbg_Update_9)
                (portRef Dbg_Update_8)
                (portRef Dbg_Update_7)
                (portRef Dbg_Update_6)
                (portRef Dbg_Update_5)
                (portRef Dbg_Update_4)
                (portRef Dbg_Update_3)
                (portRef Dbg_Update_2)
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i_renamed_15))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_7))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_6))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_5))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_4))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_3))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_2))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_1))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_0))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_renamed_14))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_renamed_13))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i_renamed_12))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_buffered_renamed_11))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_7))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_6))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_5))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_4))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_3))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_2))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_renamed_10))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_0))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_renamed_9))
                (portRef C (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_FDC_I))
                (portRef Ext_JTAG_UPDATE)
                (portRef C (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_0))
                (portRef C (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_1))
                (portRef C (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_2))
                (portRef C (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_3))
                (portRef C (instanceRef debug_module_MDM_Core_I1_PORT_Selector_0))
                (portRef C (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_renamed_6))
                (portRef C (instanceRef debug_module_MDM_Core_I1_PORT_Selector_2))
                (portRef C (instanceRef debug_module_MDM_Core_I1_PORT_Selector_3))
                (portRef UPDATE (instanceRef debug_module_Use_Spartan6_BSCAN_SPARTAN6_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i")
              (joined
                (portRef Dbg_Rst_0)
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i_renamed_15))
              )
            )
            (net Ext_JTAG_RESET
              (joined
                (portRef Ext_JTAG_RESET)
                (portRef RESET (instanceRef debug_module_Use_Spartan6_BSCAN_SPARTAN6_I))
              )
            )
            (net Ext_JTAG_SEL
              (joined
                (portRef Ext_JTAG_SEL)
                (portRef O (instanceRef debug_module_MDM_Core_I1_Ext_JTAG_SEL1))
              )
            )
            (net Ext_JTAG_SHIFT
              (joined
                (portRef Ext_JTAG_SHIFT)
                (portRef SHIFT (instanceRef debug_module_Use_Spartan6_BSCAN_SPARTAN6_I))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_MDM_SEL_SHIFT_AND_1_o21))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data11))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I__n0139_inv1))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_6_o1))
                (portRef I (instanceRef debug_module_MDM_Core_I1_SHIFT_inv1_INV_0))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_4_renamed_46))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_4_renamed_46))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_27_renamed_47))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_27_renamed_47))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_11_renamed_48))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_11_renamed_48))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_11_renamed_48))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_11_renamed_48))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_renamed_49))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_renamed_49))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_renamed_50))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_renamed_51))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_renamed_52))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_renamed_53))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_renamed_54))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_renamed_55))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_renamed_56))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_renamed_57))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_renamed_58))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_renamed_59))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_renamed_60))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_renamed_61))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_renamed_62))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_Config_Reg_27))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_Config_Reg_4))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_Config_Reg_11))
              )
            )
            (net bscan_drck1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef bscan_capture)
                (portRef bscan_drck1)
                (portRef bscan_sel1)
                (portRef bscan_update)
                (portRef bscan_shift)
                (portRef bscan_reset)
                (portRef bscan_tdi)
                (portRef I (instanceRef debug_module_BUFG_DRCK1))
                (portRef (member S_AXI_BRESP 1))
                (portRef (member S_AXI_RDATA 21))
                (portRef (member S_AXI_RDATA 23))
                (portRef (member S_AXI_RRESP 1))
                (portRef (member S_AXI_RDATA 22))
                (portRef (member S_AXI_RDATA 20))
                (portRef (member S_AXI_RDATA 19))
                (portRef (member S_AXI_RDATA 18))
                (portRef (member S_AXI_RDATA 17))
                (portRef (member S_AXI_RDATA 16))
                (portRef (member S_AXI_RDATA 15))
                (portRef (member S_AXI_RDATA 14))
                (portRef (member S_AXI_RDATA 13))
                (portRef (member S_AXI_RDATA 12))
                (portRef (member S_AXI_RDATA 11))
                (portRef (member S_AXI_RDATA 10))
                (portRef (member S_AXI_RDATA 9))
                (portRef (member S_AXI_RDATA 8))
                (portRef (member S_AXI_RDATA 7))
                (portRef (member S_AXI_RDATA 6))
                (portRef (member S_AXI_RDATA 5))
                (portRef (member S_AXI_RDATA 4))
                (portRef (member S_AXI_RDATA 3))
                (portRef (member S_AXI_RDATA 2))
                (portRef (member S_AXI_RDATA 1))
                (portRef (member S_AXI_RDATA 0))
                (portRef (member Dbg_Reg_En_10 0))
                (portRef (member Dbg_Reg_En_10 1))
                (portRef (member Dbg_Reg_En_10 2))
                (portRef (member Dbg_Reg_En_10 3))
                (portRef (member Dbg_Reg_En_10 4))
                (portRef (member Dbg_Reg_En_10 5))
                (portRef (member Dbg_Reg_En_10 6))
                (portRef (member Dbg_Reg_En_10 7))
                (portRef (member Dbg_Reg_En_11 0))
                (portRef (member Dbg_Reg_En_11 1))
                (portRef (member Dbg_Reg_En_11 2))
                (portRef (member Dbg_Reg_En_11 3))
                (portRef (member Dbg_Reg_En_11 4))
                (portRef (member Dbg_Reg_En_11 5))
                (portRef (member Dbg_Reg_En_11 6))
                (portRef (member Dbg_Reg_En_11 7))
                (portRef (member Dbg_Reg_En_12 0))
                (portRef (member Dbg_Reg_En_12 1))
                (portRef (member Dbg_Reg_En_12 2))
                (portRef (member Dbg_Reg_En_12 3))
                (portRef (member Dbg_Reg_En_12 4))
                (portRef (member Dbg_Reg_En_12 5))
                (portRef (member Dbg_Reg_En_12 6))
                (portRef (member Dbg_Reg_En_12 7))
                (portRef (member Dbg_Reg_En_13 0))
                (portRef (member Dbg_Reg_En_13 1))
                (portRef (member Dbg_Reg_En_13 2))
                (portRef (member Dbg_Reg_En_13 3))
                (portRef (member Dbg_Reg_En_13 4))
                (portRef (member Dbg_Reg_En_13 5))
                (portRef (member Dbg_Reg_En_13 6))
                (portRef (member Dbg_Reg_En_13 7))
                (portRef (member Dbg_Reg_En_14 0))
                (portRef (member Dbg_Reg_En_14 1))
                (portRef (member Dbg_Reg_En_14 2))
                (portRef (member Dbg_Reg_En_14 3))
                (portRef (member Dbg_Reg_En_14 4))
                (portRef (member Dbg_Reg_En_14 5))
                (portRef (member Dbg_Reg_En_14 6))
                (portRef (member Dbg_Reg_En_14 7))
                (portRef (member Dbg_Reg_En_15 0))
                (portRef (member Dbg_Reg_En_15 1))
                (portRef (member Dbg_Reg_En_15 2))
                (portRef (member Dbg_Reg_En_15 3))
                (portRef (member Dbg_Reg_En_15 4))
                (portRef (member Dbg_Reg_En_15 5))
                (portRef (member Dbg_Reg_En_15 6))
                (portRef (member Dbg_Reg_En_15 7))
                (portRef (member Dbg_Reg_En_16 0))
                (portRef (member Dbg_Reg_En_16 1))
                (portRef (member Dbg_Reg_En_16 2))
                (portRef (member Dbg_Reg_En_16 3))
                (portRef (member Dbg_Reg_En_16 4))
                (portRef (member Dbg_Reg_En_16 5))
                (portRef (member Dbg_Reg_En_16 6))
                (portRef (member Dbg_Reg_En_16 7))
                (portRef (member Dbg_Reg_En_17 0))
                (portRef (member Dbg_Reg_En_17 1))
                (portRef (member Dbg_Reg_En_17 2))
                (portRef (member Dbg_Reg_En_17 3))
                (portRef (member Dbg_Reg_En_17 4))
                (portRef (member Dbg_Reg_En_17 5))
                (portRef (member Dbg_Reg_En_17 6))
                (portRef (member Dbg_Reg_En_17 7))
                (portRef (member Dbg_Reg_En_18 0))
                (portRef (member Dbg_Reg_En_18 1))
                (portRef (member Dbg_Reg_En_18 2))
                (portRef (member Dbg_Reg_En_18 3))
                (portRef (member Dbg_Reg_En_18 4))
                (portRef (member Dbg_Reg_En_18 5))
                (portRef (member Dbg_Reg_En_18 6))
                (portRef (member Dbg_Reg_En_18 7))
                (portRef (member Dbg_Reg_En_19 0))
                (portRef (member Dbg_Reg_En_19 1))
                (portRef (member Dbg_Reg_En_19 2))
                (portRef (member Dbg_Reg_En_19 3))
                (portRef (member Dbg_Reg_En_19 4))
                (portRef (member Dbg_Reg_En_19 5))
                (portRef (member Dbg_Reg_En_19 6))
                (portRef (member Dbg_Reg_En_19 7))
                (portRef (member Dbg_Reg_En_20 0))
                (portRef (member Dbg_Reg_En_20 1))
                (portRef (member Dbg_Reg_En_20 2))
                (portRef (member Dbg_Reg_En_20 3))
                (portRef (member Dbg_Reg_En_20 4))
                (portRef (member Dbg_Reg_En_20 5))
                (portRef (member Dbg_Reg_En_20 6))
                (portRef (member Dbg_Reg_En_20 7))
                (portRef (member Dbg_Reg_En_21 0))
                (portRef (member Dbg_Reg_En_21 1))
                (portRef (member Dbg_Reg_En_21 2))
                (portRef (member Dbg_Reg_En_21 3))
                (portRef (member Dbg_Reg_En_21 4))
                (portRef (member Dbg_Reg_En_21 5))
                (portRef (member Dbg_Reg_En_21 6))
                (portRef (member Dbg_Reg_En_21 7))
                (portRef (member Dbg_Reg_En_22 0))
                (portRef (member Dbg_Reg_En_22 1))
                (portRef (member Dbg_Reg_En_22 2))
                (portRef (member Dbg_Reg_En_22 3))
                (portRef (member Dbg_Reg_En_22 4))
                (portRef (member Dbg_Reg_En_22 5))
                (portRef (member Dbg_Reg_En_22 6))
                (portRef (member Dbg_Reg_En_22 7))
                (portRef (member Dbg_Reg_En_23 0))
                (portRef (member Dbg_Reg_En_23 1))
                (portRef (member Dbg_Reg_En_23 2))
                (portRef (member Dbg_Reg_En_23 3))
                (portRef (member Dbg_Reg_En_23 4))
                (portRef (member Dbg_Reg_En_23 5))
                (portRef (member Dbg_Reg_En_23 6))
                (portRef (member Dbg_Reg_En_23 7))
                (portRef (member Dbg_Reg_En_24 0))
                (portRef (member Dbg_Reg_En_24 1))
                (portRef (member Dbg_Reg_En_24 2))
                (portRef (member Dbg_Reg_En_24 3))
                (portRef (member Dbg_Reg_En_24 4))
                (portRef (member Dbg_Reg_En_24 5))
                (portRef (member Dbg_Reg_En_24 6))
                (portRef (member Dbg_Reg_En_24 7))
                (portRef (member Dbg_Reg_En_25 0))
                (portRef (member Dbg_Reg_En_25 1))
                (portRef (member Dbg_Reg_En_25 2))
                (portRef (member Dbg_Reg_En_25 3))
                (portRef (member Dbg_Reg_En_25 4))
                (portRef (member Dbg_Reg_En_25 5))
                (portRef (member Dbg_Reg_En_25 6))
                (portRef (member Dbg_Reg_En_25 7))
                (portRef (member Dbg_Reg_En_26 0))
                (portRef (member Dbg_Reg_En_26 1))
                (portRef (member Dbg_Reg_En_26 2))
                (portRef (member Dbg_Reg_En_26 3))
                (portRef (member Dbg_Reg_En_26 4))
                (portRef (member Dbg_Reg_En_26 5))
                (portRef (member Dbg_Reg_En_26 6))
                (portRef (member Dbg_Reg_En_26 7))
                (portRef (member Dbg_Reg_En_27 0))
                (portRef (member Dbg_Reg_En_27 1))
                (portRef (member Dbg_Reg_En_27 2))
                (portRef (member Dbg_Reg_En_27 3))
                (portRef (member Dbg_Reg_En_27 4))
                (portRef (member Dbg_Reg_En_27 5))
                (portRef (member Dbg_Reg_En_27 6))
                (portRef (member Dbg_Reg_En_27 7))
                (portRef (member Dbg_Reg_En_28 0))
                (portRef (member Dbg_Reg_En_28 1))
                (portRef (member Dbg_Reg_En_28 2))
                (portRef (member Dbg_Reg_En_28 3))
                (portRef (member Dbg_Reg_En_28 4))
                (portRef (member Dbg_Reg_En_28 5))
                (portRef (member Dbg_Reg_En_28 6))
                (portRef (member Dbg_Reg_En_28 7))
                (portRef (member Dbg_Reg_En_29 0))
                (portRef (member Dbg_Reg_En_29 1))
                (portRef (member Dbg_Reg_En_29 2))
                (portRef (member Dbg_Reg_En_29 3))
                (portRef (member Dbg_Reg_En_29 4))
                (portRef (member Dbg_Reg_En_29 5))
                (portRef (member Dbg_Reg_En_29 6))
                (portRef (member Dbg_Reg_En_29 7))
                (portRef (member Dbg_Reg_En_30 0))
                (portRef (member Dbg_Reg_En_30 1))
                (portRef (member Dbg_Reg_En_30 2))
                (portRef (member Dbg_Reg_En_30 3))
                (portRef (member Dbg_Reg_En_30 4))
                (portRef (member Dbg_Reg_En_30 5))
                (portRef (member Dbg_Reg_En_30 6))
                (portRef (member Dbg_Reg_En_30 7))
                (portRef (member Dbg_Reg_En_31 0))
                (portRef (member Dbg_Reg_En_31 1))
                (portRef (member Dbg_Reg_En_31 2))
                (portRef (member Dbg_Reg_En_31 3))
                (portRef (member Dbg_Reg_En_31 4))
                (portRef (member Dbg_Reg_En_31 5))
                (portRef (member Dbg_Reg_En_31 6))
                (portRef (member Dbg_Reg_En_31 7))
                (portRef Dbg_Rst_1)
                (portRef Dbg_Rst_10)
                (portRef Dbg_Rst_11)
                (portRef Dbg_Rst_12)
                (portRef Dbg_Rst_13)
                (portRef Dbg_Rst_14)
                (portRef Dbg_Rst_15)
                (portRef Dbg_Rst_16)
                (portRef Dbg_Rst_17)
                (portRef Dbg_Rst_18)
                (portRef Dbg_Rst_19)
                (portRef Dbg_Rst_20)
                (portRef Dbg_Rst_21)
                (portRef Dbg_Rst_22)
                (portRef Dbg_Rst_23)
                (portRef Dbg_Rst_24)
                (portRef Dbg_Rst_25)
                (portRef Dbg_Rst_26)
                (portRef Dbg_Rst_27)
                (portRef Dbg_Rst_28)
                (portRef Dbg_Rst_29)
                (portRef Dbg_Rst_30)
                (portRef Dbg_Rst_31)
                (portRef D (instanceRef debug_module_MDM_Core_I1_Config_Reg_31))
                (portRef Dbg_Rst_9)
                (portRef Dbg_Rst_8)
                (portRef Dbg_Rst_7)
                (portRef Dbg_Rst_6)
                (portRef Dbg_Rst_5)
                (portRef Dbg_Rst_4)
                (portRef Dbg_Rst_3)
                (portRef Dbg_Rst_2)
                (portRef Sl_rdBTerm)
                (portRef Sl_rdComp)
                (portRef Sl_rdDAck)
                (portRef Sl_wrBTerm)
                (portRef Sl_wrComp)
                (portRef Sl_wrDAck)
                (portRef Sl_rearbitrate)
                (portRef Sl_wait)
                (portRef Sl_addrAck)
                (portRef (member Dbg_Reg_En_9 7))
                (portRef (member Dbg_Reg_En_9 6))
                (portRef (member Dbg_Reg_En_9 5))
                (portRef (member Dbg_Reg_En_9 4))
                (portRef (member Dbg_Reg_En_9 3))
                (portRef (member Dbg_Reg_En_9 2))
                (portRef (member Dbg_Reg_En_9 1))
                (portRef (member Dbg_Reg_En_9 0))
                (portRef (member Dbg_Reg_En_8 7))
                (portRef (member Dbg_Reg_En_8 6))
                (portRef (member Dbg_Reg_En_8 5))
                (portRef (member Dbg_Reg_En_8 4))
                (portRef (member Dbg_Reg_En_8 3))
                (portRef (member Dbg_Reg_En_8 2))
                (portRef (member Dbg_Reg_En_8 1))
                (portRef (member Dbg_Reg_En_8 0))
                (portRef (member Dbg_Reg_En_7 7))
                (portRef (member Dbg_Reg_En_7 6))
                (portRef (member Dbg_Reg_En_7 5))
                (portRef (member Dbg_Reg_En_7 4))
                (portRef (member Dbg_Reg_En_7 3))
                (portRef (member Dbg_Reg_En_7 2))
                (portRef (member Dbg_Reg_En_7 1))
                (portRef (member Dbg_Reg_En_7 0))
                (portRef (member Dbg_Reg_En_6 7))
                (portRef (member Dbg_Reg_En_6 6))
                (portRef (member Dbg_Reg_En_6 5))
                (portRef (member Dbg_Reg_En_6 4))
                (portRef (member Dbg_Reg_En_6 3))
                (portRef (member Dbg_Reg_En_6 2))
                (portRef (member Dbg_Reg_En_6 1))
                (portRef (member Dbg_Reg_En_6 0))
                (portRef (member Dbg_Reg_En_5 7))
                (portRef (member Dbg_Reg_En_5 6))
                (portRef (member Dbg_Reg_En_5 5))
                (portRef (member Dbg_Reg_En_5 4))
                (portRef (member Dbg_Reg_En_5 3))
                (portRef (member Dbg_Reg_En_5 2))
                (portRef (member Dbg_Reg_En_5 1))
                (portRef (member Dbg_Reg_En_5 0))
                (portRef (member Dbg_Reg_En_4 7))
                (portRef (member Dbg_Reg_En_4 6))
                (portRef (member Dbg_Reg_En_4 5))
                (portRef (member Dbg_Reg_En_4 4))
                (portRef (member Dbg_Reg_En_4 3))
                (portRef (member Dbg_Reg_En_4 2))
                (portRef (member Dbg_Reg_En_4 1))
                (portRef (member Dbg_Reg_En_4 0))
                (portRef (member Dbg_Reg_En_3 7))
                (portRef (member Dbg_Reg_En_3 6))
                (portRef (member Dbg_Reg_En_3 5))
                (portRef (member Dbg_Reg_En_3 4))
                (portRef (member Dbg_Reg_En_3 3))
                (portRef (member Dbg_Reg_En_3 2))
                (portRef (member Dbg_Reg_En_3 1))
                (portRef (member Dbg_Reg_En_3 0))
                (portRef (member Dbg_Reg_En_2 7))
                (portRef (member Dbg_Reg_En_2 6))
                (portRef (member Dbg_Reg_En_2 5))
                (portRef (member Dbg_Reg_En_2 4))
                (portRef (member Dbg_Reg_En_2 3))
                (portRef (member Dbg_Reg_En_2 2))
                (portRef (member Dbg_Reg_En_2 1))
                (portRef (member Dbg_Reg_En_2 0))
                (portRef (member Dbg_Reg_En_1 7))
                (portRef (member Dbg_Reg_En_1 6))
                (portRef (member Dbg_Reg_En_1 5))
                (portRef (member Dbg_Reg_En_1 4))
                (portRef (member Dbg_Reg_En_1 3))
                (portRef (member Dbg_Reg_En_1 2))
                (portRef (member Dbg_Reg_En_1 1))
                (portRef (member Dbg_Reg_En_1 0))
                (portRef (member Sl_MIRQ 7))
                (portRef (member Sl_MIRQ 6))
                (portRef (member Sl_MIRQ 5))
                (portRef (member Sl_MIRQ 4))
                (portRef (member Sl_MIRQ 3))
                (portRef (member Sl_MIRQ 2))
                (portRef (member Sl_MIRQ 1))
                (portRef (member Sl_MIRQ 0))
                (portRef (member Sl_MRdErr 7))
                (portRef (member Sl_MRdErr 6))
                (portRef (member Sl_MRdErr 5))
                (portRef (member Sl_MRdErr 4))
                (portRef (member Sl_MRdErr 3))
                (portRef (member Sl_MRdErr 2))
                (portRef (member Sl_MRdErr 1))
                (portRef (member Sl_MRdErr 0))
                (portRef (member Sl_MWrErr 7))
                (portRef (member Sl_MWrErr 6))
                (portRef (member Sl_MWrErr 5))
                (portRef (member Sl_MWrErr 4))
                (portRef (member Sl_MWrErr 3))
                (portRef (member Sl_MWrErr 2))
                (portRef (member Sl_MWrErr 1))
                (portRef (member Sl_MWrErr 0))
                (portRef (member Sl_MBusy 7))
                (portRef (member Sl_MBusy 6))
                (portRef (member Sl_MBusy 5))
                (portRef (member Sl_MBusy 4))
                (portRef (member Sl_MBusy 3))
                (portRef (member Sl_MBusy 2))
                (portRef (member Sl_MBusy 1))
                (portRef (member Sl_MBusy 0))
                (portRef (member Sl_rdWdAddr 3))
                (portRef (member Sl_rdWdAddr 2))
                (portRef (member Sl_rdWdAddr 1))
                (portRef (member Sl_rdWdAddr 0))
                (portRef (member Sl_rdDBus 31))
                (portRef (member Sl_rdDBus 30))
                (portRef (member Sl_rdDBus 29))
                (portRef (member Sl_rdDBus 28))
                (portRef (member Sl_rdDBus 27))
                (portRef (member Sl_rdDBus 26))
                (portRef (member Sl_rdDBus 25))
                (portRef (member Sl_rdDBus 24))
                (portRef (member Sl_rdDBus 23))
                (portRef (member Sl_rdDBus 22))
                (portRef (member Sl_rdDBus 21))
                (portRef (member Sl_rdDBus 20))
                (portRef (member Sl_rdDBus 19))
                (portRef (member Sl_rdDBus 18))
                (portRef (member Sl_rdDBus 17))
                (portRef (member Sl_rdDBus 16))
                (portRef (member Sl_rdDBus 15))
                (portRef (member Sl_rdDBus 14))
                (portRef (member Sl_rdDBus 13))
                (portRef (member Sl_rdDBus 12))
                (portRef (member Sl_rdDBus 11))
                (portRef (member Sl_rdDBus 10))
                (portRef (member Sl_rdDBus 9))
                (portRef (member Sl_rdDBus 8))
                (portRef (member Sl_rdDBus 7))
                (portRef (member Sl_rdDBus 6))
                (portRef (member Sl_rdDBus 5))
                (portRef (member Sl_rdDBus 4))
                (portRef (member Sl_rdDBus 3))
                (portRef (member Sl_rdDBus 2))
                (portRef (member Sl_rdDBus 1))
                (portRef (member Sl_rdDBus 0))
                (portRef (member Sl_SSize 1))
                (portRef (member Sl_SSize 0))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_4_renamed_46))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_4_renamed_46))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_4_renamed_46))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_27_renamed_47))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_27_renamed_47))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_27_renamed_47))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_11_renamed_48))
              )
            )
            (net (rename debug_module_sel "debug_module/sel")
              (joined
                (portRef SEL (instanceRef debug_module_Use_Spartan6_BSCAN_SPARTAN6_I))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_MDM_SEL_SHIFT_AND_1_o21))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_Ext_JTAG_SEL1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_MDM_SEL1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_Old_MDM_SEL1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I__n01281))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_7_o1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_6_o1))
                (portRef I (instanceRef debug_module_MDM_Core_I1_SEL_inv1_INV_0))
              )
            )
            (net (rename debug_module_drck_i "debug_module/drck_i")
              (joined
                (portRef I (instanceRef debug_module_BUFG_DRCK))
                (portRef DRCK (instanceRef debug_module_Use_Spartan6_BSCAN_SPARTAN6_I))
              )
            )
            (net (rename debug_module_tdo "debug_module/tdo")
              (joined
                (portRef TDO (instanceRef debug_module_Use_Spartan6_BSCAN_SPARTAN6_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i16))
              )
            )
            (net (rename debug_module_ip2bus_error "debug_module/ip2bus_error")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_37))
                (portRef O (instanceRef debug_module_MDM_Core_I1_ip2bus_error1))
              )
            )
            (net (rename debug_module_ip2bus_wrack "debug_module/ip2bus_wrack")
              (joined
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef O (instanceRef debug_module_MDM_Core_I1_ip2bus_wrack_0_1))
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_44))
              )
            )
            (net (rename debug_module_ip2bus_rdack "debug_module/ip2bus_rdack")
              (joined
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef O (instanceRef debug_module_MDM_Core_I1_ip2bus_rdack_1_1))
              )
            )
            (net (rename debug_module_ip2bus_data_0_ "debug_module/ip2bus_data<0>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data81))
              )
            )
            (net (rename debug_module_ip2bus_data_1_ "debug_module/ip2bus_data<1>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data71))
              )
            )
            (net (rename debug_module_ip2bus_data_2_ "debug_module/ip2bus_data<2>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data61))
              )
            )
            (net (rename debug_module_ip2bus_data_3_ "debug_module/ip2bus_data<3>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data51))
              )
            )
            (net (rename debug_module_ip2bus_data_4_ "debug_module/ip2bus_data<4>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data41))
              )
            )
            (net (rename debug_module_ip2bus_data_5_ "debug_module/ip2bus_data<5>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data31))
              )
            )
            (net (rename debug_module_ip2bus_data_6_ "debug_module/ip2bus_data<6>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data21))
              )
            )
            (net (rename debug_module_ip2bus_data_7_ "debug_module/ip2bus_data<7>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data11))
              )
            )
            (net (rename debug_module_bus2ip_wrce_2_ "debug_module/bus2ip_wrce<2>")
              (joined
                (portRef R (instanceRef debug_module_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_1_1))
              )
            )
            (net (rename debug_module_bus2ip_rdce_3_ "debug_module/bus2ip_rdce<3>")
              (joined
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_0_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_3_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_2_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_1_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_0_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_renamed_26))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<1>")
              (joined
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_2_11))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<0>")
              (joined
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_2_11))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11))
                (portRef I
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_0_11_INV_0))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_2_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<2>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_2_11))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_1_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<1>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_0_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<0>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef O
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_0_11_INV_0))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1")
              (joined
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_0))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_43_o_PWR_19_o_OR_47_o1))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_43_o_state_1__equal_14_o1))
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_37))
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_38))
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_41))
                (portRef I4 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_42))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_44))
                (portRef S (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2")
              (joined
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_1))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_43_o_PWR_19_o_OR_47_o1))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_43_o_state_1__equal_14_o1))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_37))
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_38))
                (portRef I4 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_41))
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_42))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_44))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_F))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_G))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_0))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_1))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_44))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_start "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start")
              (joined
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_5))
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_4))
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_3))
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_2))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
                (portRef I0
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_43_o_PWR_19_o_OR_47_o "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_43_o_PWR_19_o_OR_47_o")
              (joined
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_43_o_PWR_19_o_OR_47_o1))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_43_o_state_1__equal_14_o "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_43_o_state[1]_equal_14_o")
              (joined
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef CE (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_43_o_state_1__equal_14_o1))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<2>")
              (joined
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_2_11))
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_44))
                (portRef I5 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I5 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rst "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst")
              (joined
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_1))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_0))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_28))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_29))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rst_renamed_33))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr")
              (joined
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_5))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_4))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_3))
                (portRef R (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_2))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_3_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<3>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_2))
                (portRef O
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_2_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<2>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_3))
                (portRef O
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_1_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<1>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_5))
                (portRef O
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_0_ "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<0>")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_4))
                (portRef O
 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3")
              (joined
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_2))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1__n02241))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_ip2bus_wrack_0_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_ip2bus_rdack_1_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_clear_Ext_BRK_rstpot_renamed_43))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_enable_interrupts_rstpot1_renamed_45))
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2")
              (joined
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_3))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_ip2bus_wrack_0_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_ip2bus_rdack_1_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data11))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data21))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data31))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data41))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data51))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data61))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data71))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data81))
                (portRef I3 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I2 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1")
              (joined
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_5))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_1_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_fifo_wen1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_ip2bus_wrack_0_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_ip2bus_rdack_1_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_ip2bus_error1))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I4 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0 "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0")
              (joined
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_4))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_0_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_ip2bus_wrack_0_1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_ip2bus_rdack_1_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data11))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data21))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data31))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data41))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data51))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data61))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data71))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data81))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_ip2bus_error1))
                (portRef I4 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg")
              (joined
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_1_1))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_0_1))
                (portRef Q (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_34))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_38))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1__n02241))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_fifo_wen1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_ip2bus_wrack_0_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_ip2bus_rdack_1_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data11))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data21))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data31))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data41))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data51))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data61))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data71))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data81))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_ip2bus_error1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_clear_Ext_BRK_rstpot_renamed_43))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_enable_interrupts_rstpot1_renamed_45))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_SEL_inv "debug_module/MDM_Core_I1/SEL_inv")
              (joined
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_0))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_1))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_2))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_3))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_PORT_Selector_0))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_renamed_6))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_PORT_Selector_2))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_PORT_Selector_3))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_0))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_1))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_2))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_3))
                (portRef O (instanceRef debug_module_MDM_Core_I1_SEL_inv1_INV_0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Old_MDM_SEL "debug_module/MDM_Core_I1/Old_MDM_SEL")
              (joined
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_7))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_6))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_5))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_4))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_3))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_2))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_renamed_10))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_0))
                (portRef O (instanceRef debug_module_MDM_Core_I1_Old_MDM_SEL1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_MDM_SEL "debug_module/MDM_Core_I1/MDM_SEL")
              (joined
                (portRef CE (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_0))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_1))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_2))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_3))
                (portRef O (instanceRef debug_module_MDM_Core_I1_MDM_SEL1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_TDI_Shifter_0_ "debug_module/MDM_Core_I1/TDI_Shifter<0>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_0))
                (portRef D (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_TDI_Shifter_1_ "debug_module/MDM_Core_I1/TDI_Shifter<1>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_0))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_1))
                (portRef D (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_TDI_Shifter_2_ "debug_module/MDM_Core_I1/TDI_Shifter<2>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_1))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_2))
                (portRef D (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_2))
              )
            )
            (net (rename debug_module_MDM_Core_I1_TDI_Shifter_3_ "debug_module/MDM_Core_I1/TDI_Shifter<3>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_2))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_3))
                (portRef D (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_3))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Config_Reg_2__ "debug_module/MDM_Core_I1/Config_Reg<2>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_Config_Reg_1))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Config_Reg_2))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Config_Reg_3__ "debug_module/MDM_Core_I1/Config_Reg<3>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_Config_Reg_2))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Config_Reg_3))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Config_Reg_4__ "debug_module/MDM_Core_I1/Config_Reg<4>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_Config_Reg_3))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Config_Reg_4))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Config_Reg_10__ "debug_module/MDM_Core_I1/Config_Reg<10>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Config_Reg_10))
                (portRef D (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_4_renamed_46))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Config_Reg_11__ "debug_module/MDM_Core_I1/Config_Reg<11>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_Config_Reg_10))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Config_Reg_11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Config_Reg_26__ "debug_module/MDM_Core_I1/Config_Reg<26>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Config_Reg_26))
                (portRef D (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_11_renamed_48))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Config_Reg_27__ "debug_module/MDM_Core_I1/Config_Reg<27>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_Config_Reg_26))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Config_Reg_27))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Config_Reg_31__ "debug_module/MDM_Core_I1/Config_Reg<31>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Config_Reg_31))
                (portRef D (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_27_renamed_47))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Config_Reg_1__ "debug_module/MDM_Core_I1/Config_Reg<1>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Config_Reg_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i11_renamed_20))
              )
            )
            (net (rename debug_module_MDM_Core_I1_MDM_SEL_SHIFT_AND_1_o "debug_module/MDM_Core_I1/MDM_SEL_SHIFT_AND_1_o")
              (joined
                (portRef CE (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_0))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_1))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_2))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_TDI_Shifter_3))
                (portRef O (instanceRef debug_module_MDM_Core_I1_MDM_SEL_SHIFT_AND_1_o21))
              )
            )
            (net (rename debug_module_MDM_Core_I1_PORT_Selector_1_0_ "debug_module/MDM_Core_I1/PORT_Selector_1<0>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_0))
                (portRef D (instanceRef debug_module_MDM_Core_I1_PORT_Selector_0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_PORT_Selector_1_1_ "debug_module/MDM_Core_I1/PORT_Selector_1<1>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_1))
                (portRef D (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_renamed_6))
              )
            )
            (net (rename debug_module_MDM_Core_I1_PORT_Selector_1_2_ "debug_module/MDM_Core_I1/PORT_Selector_1<2>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_2))
                (portRef D (instanceRef debug_module_MDM_Core_I1_PORT_Selector_2))
              )
            )
            (net (rename debug_module_MDM_Core_I1_PORT_Selector_1_3_ "debug_module/MDM_Core_I1/PORT_Selector_1<3>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_3))
                (portRef D (instanceRef debug_module_MDM_Core_I1_PORT_Selector_3))
              )
            )
            (net (rename debug_module_MDM_Core_I1_PORT_Selector_0_ "debug_module/MDM_Core_I1/PORT_Selector<0>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_PORT_Selector_0))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_MDM_SEL_SHIFT_AND_1_o21))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Ext_JTAG_SEL1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_MDM_SEL1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Old_MDM_SEL1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i11_renamed_20))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i16))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I__n01281))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_7_o1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_6_o1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_PORT_Selector_1_ "debug_module/MDM_Core_I1/PORT_Selector<1>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_PORT_Selector_1_renamed_6))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_MDM_SEL_SHIFT_AND_1_o21))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Ext_JTAG_SEL1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_MDM_SEL1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Old_MDM_SEL1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i11_renamed_20))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i13_renamed_22))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I__n01281))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_7_o1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_6_o1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_PORT_Selector_2_ "debug_module/MDM_Core_I1/PORT_Selector<2>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_PORT_Selector_2))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_MDM_SEL_SHIFT_AND_1_o21))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Ext_JTAG_SEL1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_MDM_SEL1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Old_MDM_SEL1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i11_renamed_20))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I__n01281))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_7_o1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_6_o1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_PORT_Selector_3_ "debug_module/MDM_Core_I1/PORT_Selector<3>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_PORT_Selector_3))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_MDM_SEL_SHIFT_AND_1_o21))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Ext_JTAG_SEL1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_MDM_SEL1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Old_MDM_SEL1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i11_renamed_20))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I__n01281))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_7_o1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_6_o1))
              )
            )
            (net (rename debug_module_MDM_Core_I1__n0224 "debug_module/MDM_Core_I1/_n0224")
              (joined
                (portRef R (instanceRef debug_module_MDM_Core_I1_reset_RX_FIFO_renamed_30))
                (portRef R (instanceRef debug_module_MDM_Core_I1_reset_TX_FIFO_renamed_31))
                (portRef O (instanceRef debug_module_MDM_Core_I1__n02241))
              )
            )
            (net (rename debug_module_MDM_Core_I1_enable_interrupts "debug_module/MDM_Core_I1/enable_interrupts")
              (joined
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Interrupt1))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_enable_interrupts_renamed_36))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data41))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_enable_interrupts_rstpot1_renamed_45))
              )
            )
            (net (rename debug_module_MDM_Core_I1_clear_Ext_BRK "debug_module/MDM_Core_I1/clear_Ext_BRK")
              (joined
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_clear_Ext_BRK_renamed_35))
              )
            )
            (net (rename debug_module_MDM_Core_I1_reset_RX_FIFO "debug_module/MDM_Core_I1/reset_RX_FIFO")
              (joined
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_data_Exists_I_renamed_18))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_reset_RX_FIFO_renamed_30))
              )
            )
            (net (rename debug_module_MDM_Core_I1_reset_TX_FIFO "debug_module/MDM_Core_I1/reset_TX_FIFO")
              (joined
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_data_Exists_I_renamed_19))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_reset_TX_FIFO_renamed_31))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Use_UART_tx_Buffer_Empty_Pre "debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Interrupt1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_tx_Buffer_Empty "debug_module/MDM_Core_I1/tx_Buffer_Empty")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_TX_Buffer_Empty1_INV_0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_tx_Buffer_Full "debug_module/MDM_Core_I1/tx_Buffer_Full")
              (joined
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT21))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_buffer_Full_0_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data51))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_ip2bus_error1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_rx_Buffer_Full "debug_module/MDM_Core_I1/rx_Buffer_Full")
              (joined
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT41))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_buffer_Full_0_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data71))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_data_Exists_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_data_Exists_I_renamed_18))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Interrupt1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_renamed_26))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data81))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_ip2bus_error1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_rx_Data_7_ "debug_module/MDM_Core_I1/rx_Data<7>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data81))
              )
            )
            (net (rename debug_module_MDM_Core_I1_rx_Data_6_ "debug_module/MDM_Core_I1/rx_Data<6>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data71))
              )
            )
            (net (rename debug_module_MDM_Core_I1_rx_Data_5_ "debug_module/MDM_Core_I1/rx_Data<5>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data61))
              )
            )
            (net (rename debug_module_MDM_Core_I1_rx_Data_4_ "debug_module/MDM_Core_I1/rx_Data<4>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data51))
              )
            )
            (net (rename debug_module_MDM_Core_I1_rx_Data_3_ "debug_module/MDM_Core_I1/rx_Data<3>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data41))
              )
            )
            (net (rename debug_module_MDM_Core_I1_rx_Data_2_ "debug_module/MDM_Core_I1/rx_Data<2>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data31))
              )
            )
            (net (rename debug_module_MDM_Core_I1_rx_Data_1_ "debug_module/MDM_Core_I1/rx_Data<1>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data21))
              )
            )
            (net (rename debug_module_MDM_Core_I1_rx_Data_0_ "debug_module/MDM_Core_I1/rx_Data<0>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_8_o1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_data_cmd_AND_8_o1")
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_8_o11))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data11))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i12_renamed_21))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i16))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_data_cmd_AND_11_o2")
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o21))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_GND_13_o_OR_31_o1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_23_o_0_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_17_o_0_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_16_o_0_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i13_renamed_22))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/shift_Count<4>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i14_renamed_23))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i15))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/shift_Count<3>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/shift_Count<2>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/shift_Count<1>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_1_11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/shift_Count<0>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_1_11))
                (portRef I (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_0_11_INV_0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Result_4_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Result<4>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Result_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Result<3>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Result_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Result<2>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Result_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Result<1>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_1_11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Result_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Result<0>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_0_11_INV_0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv")
              (joined
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_Config_Reg_1))
                (portRef PRE (instanceRef debug_module_MDM_Core_I1_Config_Reg_2))
                (portRef PRE (instanceRef debug_module_MDM_Core_I1_Config_Reg_3))
                (portRef PRE (instanceRef debug_module_MDM_Core_I1_Config_Reg_10))
                (portRef PRE (instanceRef debug_module_MDM_Core_I1_Config_Reg_26))
                (portRef PRE (instanceRef debug_module_MDM_Core_I1_Config_Reg_31))
                (portRef O (instanceRef debug_module_MDM_Core_I1_SHIFT_inv1_INV_0))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_renamed_49))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_renamed_50))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_renamed_51))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_renamed_52))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_renamed_53))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_renamed_54))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_renamed_55))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_renamed_56))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_renamed_57))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_renamed_58))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_renamed_59))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_renamed_60))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_renamed_61))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_renamed_62))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_Config_Reg_27))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_Config_Reg_4))
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_Config_Reg_11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv "debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv")
              (joined
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_renamed_9))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_FDC_I))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv1_INV_0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I__n0139_inv "debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv")
              (joined
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I__n0139_inv1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_2_Use_UART_execute_1_AND_17_o_inv "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_Use_UART.execute_1_AND_17_o_inv")
              (joined
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Write_renamed_17))
                (portRef R (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Read_renamed_16))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_2_Use_UART_execute_1_AND_17_o_inv1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__local_sel_n "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n")
              (joined
                (portRef CLR (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_FDC_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__local_sel_n "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n")
              (joined
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4__LUT_Delay))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__local_sel_n "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n")
              (joined
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3__LUT_Delay))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__local_sel_n "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n")
              (joined
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2__LUT_Delay))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_GND_13_o_OR_31_o "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_GND_13_o_OR_31_o")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_renamed_9))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_GND_13_o_OR_31_o1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__local_sel_n "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n")
              (joined
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1__LUT_Delay))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay))
              )
              (property NOMERGE (boolean (true)) (owner "Xilinx"))
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_23_o "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_command[0]_equal_23_o")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Write_renamed_17))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_23_o_0_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_17_o "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_command[0]_equal_17_o")
              (joined
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT21))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT41))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_17_o_0_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_16_o "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_command[0]_equal_16_o")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Read_renamed_16))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_16_o_0_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_data_cmd_AND_16_o")
              (joined
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_buffered_renamed_11))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_renamed_24))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o "debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_data_cmd_AND_11_o")
              (joined
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i_renamed_15))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_renamed_14))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_renamed_13))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i_renamed_12))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected "debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync_detected")
              (joined
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_renamed_25))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter<7>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_7))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_renamed_25))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter<6>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_6))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter<5>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_5))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter<4>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_4))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_renamed_25))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter<3>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_3))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i_renamed_12))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter<2>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_2))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_renamed_13))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_renamed_25))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter<1>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_1))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_renamed_14))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_renamed_25))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter<0>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i_renamed_15))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_0))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_buffered_renamed_11))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din<7>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din<6>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din<5>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din<4>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din<3>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din<2>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din<1>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din<0>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1))
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg<7>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i13_renamed_22))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg<6>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg<5>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT21))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg<4>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg<3>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT41))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg<2>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg<1>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg<0>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/ID_TDO_2")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i15))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/ID_TDO_1")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i15))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_2")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i14_renamed_23))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/config_TDO_1")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i14_renamed_23))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync "debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_7_o "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_7_o")
              (joined
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_7))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_6))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_5))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_4))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_3))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_2))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_1))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_0))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_7_o1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I__n0128 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0128")
              (joined
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0__LUT_Delay))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I__n01281))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<0>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<1>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT21))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<2>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<3>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT41))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_4_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<4>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_5_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<5>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_6_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<6>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT_7_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_Use_UART.fifo_DOut[0]_mux_28_OUT<7>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_6_o "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_6_o")
              (joined
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_6_o1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_buffered "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_buffered_renamed_11))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_fifo_wen1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK "debug_module/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_renamed_13))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set_renamed_32))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_7_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1<7>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_7))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_7))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_6_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1<6>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_6))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_6))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_5_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1<5>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_5))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_5))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_4_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1<4>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_4))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_4))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1<3>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_3))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_3))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1<2>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_2))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_2))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1<1>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_1))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_renamed_10))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command_1<0>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_0))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_7_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command<7>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_7))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_8_o11))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_GND_13_o_OR_31_o1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_23_o_0_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_17_o_0_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_16_o_0_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I81))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_SW0))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_6_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command<6>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_6))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_8_o11))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_23_o_0_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_17_o_0_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_command_0__equal_16_o_0_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I71))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i13_renamed_22))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_renamed_24))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_5_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command<5>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_5))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o21))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data11))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I61))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i12_renamed_21))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i15))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_renamed_24))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_4_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command<4>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_4))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o21))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data11))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I51))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i12_renamed_21))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i15))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_renamed_24))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command<3>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_3))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_8_o11))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o21))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I41))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_renamed_24))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command<2>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_2))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_8_o11))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o21))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I31))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_SW0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command<1>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_1_renamed_10))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_8_o11))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o21))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I21))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_SW0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/command<0>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_command_0))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_8_o11))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o21))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I11))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_SW0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_renamed_9))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_1_renamed_8))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_data_cmd "debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_FDC_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data11))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_11_o1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I11))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I21))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I31))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I41))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I51))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I61))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I71))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I81))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_renamed_24))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_renamed_25))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_7_o1))
                (portRef I (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv1_INV_0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_fifo_wen "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_fifo_wen")
              (joined
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_3_1))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_2_1))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_1_1))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_0_1))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_renamed_27))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tx_fifo_wen1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Read "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Read_renamed_16))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_3_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_2_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_1_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_0_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_renamed_27))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Write "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Write_renamed_17))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_3_1))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_2_1))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_1_1))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_0_1))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_renamed_26))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_1_renamed_8))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_2_renamed_7))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_2_Use_UART_execute_1_AND_17_o_inv1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_2_renamed_7))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_execute_2_Use_UART_execute_1_AND_17_o_inv1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_data_Exists_I "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_data_Exists_I_renamed_19))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Interrupt1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_renamed_27))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_Mmux_ip2bus_data61))
                (portRef I (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_TX_Buffer_Empty1_INV_0))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_7_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut<7>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT11))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_6_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut<6>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT21))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_5_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut<5>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT31))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_4_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut<4>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT41))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut<3>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT51))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut<2>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT61))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut<1>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT71))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_DOut<0>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0__Use_UART_fifo_DOut_0__mux_28_OUT81))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A<3>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A<2>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A<1>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/hsum_A<3>")
              (joined
                (portRef LI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_3_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/hsum_A<2>")
              (joined
                (portRef S (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
                (portRef LI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__XORCY_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_2_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/hsum_A<1>")
              (joined
                (portRef S (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
                (portRef LI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__XORCY_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_1_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/hsum_A<0>")
              (joined
                (portRef S (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
                (portRef LI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_0_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/sum_A<0>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/next_Data_Exists")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_data_Exists_I_renamed_18))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_renamed_26))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<3>")
              (joined
                (portRef LO (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<2>")
              (joined
                (portRef LO (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/addr_cy<1>")
              (joined
                (portRef LO (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_valid_Write "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/valid_Write")
              (joined
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr<3>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_3_1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_2_1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_1_1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_0_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_buffer_Full_0_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_renamed_26))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr<2>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_3_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_2_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_1_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_0_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_buffer_Full_0_1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_renamed_26))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr<1>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_3_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_2_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_1_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_0_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_buffer_Full_0_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_SW0))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr<0>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_3_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_2_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_1_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_hsum_A_0_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_buffer_Full_0_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_SW0))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A<3>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A<2>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A<1>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/hsum_A<3>")
              (joined
                (portRef LI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_3_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/hsum_A<2>")
              (joined
                (portRef S (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
                (portRef LI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__XORCY_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_2_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/hsum_A<1>")
              (joined
                (portRef S (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
                (portRef LI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__XORCY_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_1_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/hsum_A<0>")
              (joined
                (portRef S (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
                (portRef LI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_0_1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/sum_A<0>")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/next_Data_Exists")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_data_Exists_I_renamed_19))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_renamed_27))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy<3>")
              (joined
                (portRef LO (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy<2>")
              (joined
                (portRef LO (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/addr_cy<1>")
              (joined
                (portRef LO (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_valid_Write "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/valid_Write")
              (joined
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CE (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
                (portRef CI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_3_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr<3>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_3_1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_2_1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_1_1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_0_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_buffer_Full_0_1))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_renamed_27))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_2_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr<2>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2__Used_MuxCY_MUXCY_L_I))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_3_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_2_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_1_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_0_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_buffer_Full_0_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_renamed_27))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_1_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr<1>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1__Used_MuxCY_MUXCY_L_I))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_3_1))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_2_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_1_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_0_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_buffer_Full_0_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_SW0))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_valid_Write1))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_0_ "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr<0>")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0__Used_MuxCY_MUXCY_L_I))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_3_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_2_1))
                (portRef I2 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_1_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_hsum_A_0_1))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_buffer_Full_0_1))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_SW0))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_valid_Write1))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I5 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_44))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Mmux_TDO_i1 "debug_module/MDM_Core_I1/Mmux_TDO_i1")
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i11_renamed_20))
                (portRef I4 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i16))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Mmux_TDO_i11 "debug_module/MDM_Core_I1/Mmux_TDO_i11")
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i12_renamed_21))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i13_renamed_22))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Mmux_TDO_i12 "debug_module/MDM_Core_I1/Mmux_TDO_i12")
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i13_renamed_22))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i16))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Mmux_TDO_i13 "debug_module/MDM_Core_I1/Mmux_TDO_i13")
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i14_renamed_23))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i15))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Mmux_TDO_i14 "debug_module/MDM_Core_I1/Mmux_TDO_i14")
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i15))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_Mmux_TDO_i16))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_SW0))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_GND_13_o_data_cmd_AND_16_o_renamed_24))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0))
                (portRef I5 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_renamed_25))
              )
            )
            (net N8
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_SW0))
                (portRef I3 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_next_Data_Exists_renamed_26))
              )
            )
            (net N10
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_SW0))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_next_Data_Exists_renamed_27))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_glue_set")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_28))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_41))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_glue_set")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_29))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_42))
              )
            )
            (net (rename debug_module_MDM_Core_I1_reset_RX_FIFO_glue_set "debug_module/MDM_Core_I1/reset_RX_FIFO_glue_set")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_reset_RX_FIFO_renamed_30))
                (portRef O (instanceRef debug_module_MDM_Core_I1_reset_RX_FIFO_glue_set_renamed_39))
              )
            )
            (net (rename debug_module_MDM_Core_I1_reset_TX_FIFO_glue_set "debug_module/MDM_Core_I1/reset_TX_FIFO_glue_set")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_reset_TX_FIFO_renamed_31))
                (portRef O (instanceRef debug_module_MDM_Core_I1_reset_TX_FIFO_glue_set_renamed_40))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set "debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE_glue_set")
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set_renamed_32))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1_rstpot")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_37))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rst_rstpot "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rst_renamed_33))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rst_rstpot1_INV_0))
              )
            )
            (net (rename debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot "debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_rstpot")
              (joined
                (portRef D (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_34))
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_38))
              )
            )
            (net (rename debug_module_MDM_Core_I1_clear_Ext_BRK_rstpot "debug_module/MDM_Core_I1/clear_Ext_BRK_rstpot")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_clear_Ext_BRK_renamed_35))
                (portRef O (instanceRef debug_module_MDM_Core_I1_clear_Ext_BRK_rstpot_renamed_43))
              )
            )
            (net (rename debug_module_MDM_Core_I1_enable_interrupts_rstpot1 "debug_module/MDM_Core_I1/enable_interrupts_rstpot1")
              (joined
                (portRef D (instanceRef debug_module_MDM_Core_I1_enable_interrupts_renamed_36))
                (portRef O (instanceRef debug_module_MDM_Core_I1_enable_interrupts_rstpot1_renamed_45))
              )
            )
            (net N12
              (joined
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_F))
                (portRef I0 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net N13
              (joined
                (portRef O (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_G))
                (portRef I1 (instanceRef debug_module_Use_AXI_IPIF_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_4 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_4")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_4_renamed_46))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_41_renamed_64))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_27 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_27")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_27_renamed_47))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_271_renamed_63))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_11 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_11")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_11_renamed_48))
                (portRef I0 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_111_renamed_65))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift1")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_renamed_49))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_renamed_50))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift2")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_renamed_50))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_renamed_51))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift3")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_renamed_51))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_renamed_52))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_271_renamed_63))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift4")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_renamed_52))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_renamed_53))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift5")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_renamed_53))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_renamed_54))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_41_renamed_64))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift6")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_renamed_54))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_renamed_55))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift7")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_renamed_55))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_renamed_56))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift8")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_renamed_56))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_renamed_57))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift9")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_renamed_57))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_renamed_58))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift10")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_renamed_58))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_renamed_59))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift11")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_renamed_59))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_renamed_60))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift12")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_renamed_60))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_renamed_61))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift13")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_renamed_61))
                (portRef D (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_renamed_62))
              )
            )
            (net (rename debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14 "debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14")
              (joined
                (portRef Q (instanceRef debug_module_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_renamed_62))
                (portRef I1 (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_111_renamed_65))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_271 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_271")
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_271_renamed_63))
                (portRef D (instanceRef debug_module_MDM_Core_I1_Config_Reg_27))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_41 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_41")
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_41_renamed_64))
                (portRef D (instanceRef debug_module_MDM_Core_I1_Config_Reg_4))
              )
            )
            (net (rename debug_module_MDM_Core_I1_Mshreg_Config_Reg_111 "debug_module/MDM_Core_I1/Mshreg_Config_Reg_111")
              (joined
                (portRef O (instanceRef debug_module_MDM_Core_I1_Mshreg_Config_Reg_111_renamed_65))
                (portRef D (instanceRef debug_module_MDM_Core_I1_Config_Reg_11))
              )
            )
          )
      )
    )
  )

  (design MB_SPI_debug_module_wrapper
    (cellRef MB_SPI_debug_module_wrapper
      (libraryRef MB_SPI_debug_module_wrapper_lib)
    )
    (property PART (string "xc6slx25tfgg484-3") (owner "Xilinx"))
  )
)

