INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_5/lab5.2/lab5.2.srcs/sources_1/new/CLA_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_5/lab5.2/lab5.2.srcs/sources_1/imports/new/register_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_5/lab5.2/lab5.2.srcs/sim_1/new/tb_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_5/lab5.2/lab5.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
