// Seed: 872496613
module module_0 #(
    parameter id_20 = 32'd39,
    parameter id_6  = 32'd11
) (
    input wire id_0,
    output uwire id_1,
    output wand id_2
    , id_30 = 1,
    output supply0 id_3,
    input wire id_4,
    input tri0 id_5,
    output wand _id_6,
    input wand void id_7
    , id_31,
    input tri0 id_8
    , id_32,
    output supply1 id_9,
    output tri0 id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14[id_20 : id_6],
    input wand id_15,
    output uwire id_16,
    input supply1 id_17,
    input supply0 id_18,
    input wand id_19,
    input wire _id_20,
    input supply0 id_21,
    input tri1 id_22,
    output uwire id_23,
    input tri0 id_24,
    input wor id_25,
    input tri0 id_26,
    input uwire id_27,
    input tri0 id_28
);
  id_33(
      id_32
  );
  always
  `define pp_34 0
  wire id_35, id_36, id_37, id_38;
  wire id_39;
  assign id_31 = 1;
  assign id_39 = {id_7(-1 < 1)};
endmodule
module module_1 #(
    parameter id_0 = 32'd84,
    parameter id_4 = 32'd79
) (
    input  tri1 _id_0,
    output tri  id_1,
    input  tri0 id_2
);
  parameter id_4 = 1;
  wire [-1 : 1] id_5;
  parameter id_6 = -1;
  assign id_1 = 1;
  supply1 id_7;
  assign id_7 = id_2 == id_7;
  assign id_5 = -1'b0 ** id_5;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_12 = 0;
  logic id_8;
  ;
  assign id_7 = -1;
  wire id_9, id_10, id_11;
  wire [1  -  id_0 : -1  !=  id_4] id_12;
endmodule
