INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jdiro/Desktop/git/Verilog-Tests/pipeline_divider/pipeline_divider.srcs/sources_1/new/pipeline_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jdiro/Desktop/git/Verilog-Tests/trap_filter/trap_filter.srcs/sources_1/new/trap_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trap_filter
INFO: [VRFC 10-2458] undeclared symbol new_lead_avg, assumed default net type wire [C:/Users/jdiro/Desktop/git/Verilog-Tests/trap_filter/trap_filter.srcs/sources_1/new/trap_filter.v:49]
INFO: [VRFC 10-2458] undeclared symbol new_trail_avg, assumed default net type wire [C:/Users/jdiro/Desktop/git/Verilog-Tests/trap_filter/trap_filter.srcs/sources_1/new/trap_filter.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jdiro/Desktop/git/Verilog-Tests/trap_filter/trap_filter.srcs/sim_1/new/bench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bench1
