<?xml version="1.0" encoding="UTF-8"?>
<profile>
  <RTLDesignHierarchy>
    <TopModule>
      <ModuleName>fast_accel</ModuleName>
      <InstancesList>
        <Instance>
          <InstName>entry_proc9_U0</InstName>
          <ModuleName>entry_proc9</ModuleName>
          <ID>164</ID>
        </Instance>
        <Instance>
          <InstName>Block_entry1_proc_U0</InstName>
          <ModuleName>Block_entry1_proc</ModuleName>
          <ID>174</ID>
        </Instance>
        <Instance>
          <InstName>Array2xfMat_8_0_2160_3840_1_2_U0</InstName>
          <ModuleName>Array2xfMat_8_0_2160_3840_1_2_s</ModuleName>
          <ID>180</ID>
          <InstancesList>
            <Instance>
              <InstName>grp_Axi2Mat_fu_84</InstName>
              <ModuleName>Axi2Mat</ModuleName>
              <ID>84</ID>
              <InstancesList>
                <Instance>
                  <InstName>Axi2AxiStream_U0</InstName>
                  <ModuleName>Axi2AxiStream</ModuleName>
                  <ID>88</ID>
                  <InstancesList>
                    <Instance>
                      <InstName>grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1_fu_108</InstName>
                      <ModuleName>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</ModuleName>
                      <ID>108</ID>
                    </Instance>
                  </InstancesList>
                </Instance>
                <Instance>
                  <InstName>AxiStream2Mat_U0</InstName>
                  <ModuleName>AxiStream2Mat</ModuleName>
                  <ID>103</ID>
                  <InstancesList>
                    <Instance>
                      <InstName>entry_proc7_U0</InstName>
                      <ModuleName>entry_proc7</ModuleName>
                      <ID>60</ID>
                    </Instance>
                    <Instance>
                      <InstName>last_blk_pxl_width_U0</InstName>
                      <ModuleName>last_blk_pxl_width</ModuleName>
                      <ID>70</ID>
                    </Instance>
                    <Instance>
                      <InstName>AxiStream2MatStream_2_U0</InstName>
                      <ModuleName>AxiStream2MatStream_2_s</ModuleName>
                      <ID>75</ID>
                      <InstancesList>
                        <Instance>
                          <InstName>grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62</InstName>
                          <ModuleName>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</ModuleName>
                          <ID>62</ID>
                        </Instance>
                      </InstancesList>
                    </Instance>
                  </InstancesList>
                </Instance>
              </InstancesList>
            </Instance>
          </InstancesList>
        </Instance>
        <Instance>
          <InstName>fast_1_0_2160_3840_1_2_2_U0</InstName>
          <ModuleName>fast_1_0_2160_3840_1_2_2_s</ModuleName>
          <ID>192</ID>
          <InstancesList>
            <Instance>
              <InstName>grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54</InstName>
              <ModuleName>xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s</ModuleName>
              <ID>54</ID>
              <InstancesList>
                <Instance>
                  <InstName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_U0</InstName>
                  <ModuleName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3</ModuleName>
                  <ID>80</ID>
                  <InstancesList>
                    <Instance>
                      <InstName>grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242</InstName>
                      <ModuleName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1</ModuleName>
                      <ID>242</ID>
                    </Instance>
                    <Instance>
                      <InstName>grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253</InstName>
                      <ModuleName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2</ModuleName>
                      <ID>253</ID>
                    </Instance>
                    <Instance>
                      <InstName>grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268</InstName>
                      <ModuleName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3</ModuleName>
                      <ID>268</ID>
                    </Instance>
                    <Instance>
                      <InstName>grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276</InstName>
                      <ModuleName>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop</ModuleName>
                      <ID>276</ID>
                    </Instance>
                  </InstancesList>
                </Instance>
                <Instance>
                  <InstName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_U0</InstName>
                  <ModuleName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4</ModuleName>
                  <ID>95</ID>
                  <InstancesList>
                    <Instance>
                      <InstName>grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136</InstName>
                      <ModuleName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1</ModuleName>
                      <ID>136</ID>
                    </Instance>
                    <Instance>
                      <InstName>grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143</InstName>
                      <ModuleName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2</ModuleName>
                      <ID>143</ID>
                    </Instance>
                    <Instance>
                      <InstName>grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154</InstName>
                      <ModuleName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3</ModuleName>
                      <ID>154</ID>
                    </Instance>
                    <Instance>
                      <InstName>grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163</InstName>
                      <ModuleName>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop</ModuleName>
                      <ID>163</ID>
                    </Instance>
                  </InstancesList>
                </Instance>
              </InstancesList>
            </Instance>
          </InstancesList>
        </Instance>
        <Instance>
          <InstName>xfMat2Array_8_0_2160_3840_1_2_1_U0</InstName>
          <ModuleName>xfMat2Array_8_0_2160_3840_1_2_1_s</ModuleName>
          <ID>201</ID>
          <InstancesList>
            <Instance>
              <InstName>grp_Mat2Axi_fu_62</InstName>
              <ModuleName>Mat2Axi</ModuleName>
              <ID>62</ID>
              <InstancesList>
                <Instance>
                  <InstName>addrbound_U0</InstName>
                  <ModuleName>addrbound</ModuleName>
                  <ID>96</ID>
                </Instance>
                <Instance>
                  <InstName>Mat2AxiStream_U0</InstName>
                  <ModuleName>Mat2AxiStream</ModuleName>
                  <ID>104</ID>
                  <InstancesList>
                    <Instance>
                      <InstName>entry_proc_U0</InstName>
                      <ModuleName>entry_proc</ModuleName>
                      <ID>74</ID>
                    </Instance>
                    <Instance>
                      <InstName>last_blk_pxl_width_1_U0</InstName>
                      <ModuleName>last_blk_pxl_width_1</ModuleName>
                      <ID>84</ID>
                    </Instance>
                    <Instance>
                      <InstName>MatStream2AxiStream_2_U0</InstName>
                      <ModuleName>MatStream2AxiStream_2_s</ModuleName>
                      <ID>89</ID>
                      <InstancesList>
                        <Instance>
                          <InstName>grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79</InstName>
                          <ModuleName>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</ModuleName>
                          <ID>79</ID>
                        </Instance>
                      </InstancesList>
                    </Instance>
                  </InstancesList>
                </Instance>
                <Instance>
                  <InstName>entry_proc8_U0</InstName>
                  <ModuleName>entry_proc8</ModuleName>
                  <ID>115</ID>
                </Instance>
                <Instance>
                  <InstName>Mat2Axi_Block_entry24_proc_U0</InstName>
                  <ModuleName>Mat2Axi_Block_entry24_proc</ModuleName>
                  <ID>122</ID>
                </Instance>
                <Instance>
                  <InstName>AxiStream2Axi_U0</InstName>
                  <ModuleName>AxiStream2Axi</ModuleName>
                  <ID>127</ID>
                  <InstancesList>
                    <Instance>
                      <InstName>grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67</InstName>
                      <ModuleName>AxiStream2Axi_Pipeline_MMIterOutLoop2</ModuleName>
                      <ID>67</ID>
                    </Instance>
                  </InstancesList>
                </Instance>
              </InstancesList>
            </Instance>
          </InstancesList>
        </Instance>
      </InstancesList>
    </TopModule>
  </RTLDesignHierarchy>
  <ModuleInformation>
    <Module>
      <Name>entry_proc9</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.861</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>3</FF>
          <LUT>46</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_full_n</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_out</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_write</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>entry_proc9</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>threshold</name>
          <Object>threshold</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>threshold_c_din</name>
          <Object>threshold_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>threshold_c_num_data_valid</name>
          <Object>threshold_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>threshold_c_fifo_cap</name>
          <Object>threshold_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>threshold_c_full_n</name>
          <Object>threshold_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>threshold_c_write</name>
          <Object>threshold_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out</name>
          <Object>img_out</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out_c_din</name>
          <Object>img_out_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out_c_num_data_valid</name>
          <Object>img_out_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out_c_fifo_cap</name>
          <Object>img_out_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out_c_full_n</name>
          <Object>img_out_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_out_c_write</name>
          <Object>img_out_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Block_entry1_proc</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>0</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>130</FF>
          <LUT>53</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_return_0</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_return_1</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_return_2</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_return_3</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>Block_entry1_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>4</Best-caseLatency>
          <Average-caseLatency>1923</Average-caseLatency>
          <Worst-caseLatency>3843</Worst-caseLatency>
          <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>12.821 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>25.621 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>4 ~ 3843</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>37</FF>
          <LUT>115</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WSTRB</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RFIFONUM</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>11</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_din</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_num_data_valid</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_fifo_cap</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_full_n</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_write</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>din</name>
          <Object>din</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>mul_ln1022</name>
          <Object>mul_ln1022</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>24</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Axi2AxiStream</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>78</Best-caseLatency>
          <Average-caseLatency>1997</Average-caseLatency>
          <Worst-caseLatency>3917</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>13.314 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>26.115 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>78 ~ 3917</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>163</FF>
          <LUT>718</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_full_n</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_out</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_write</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>Axi2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WSTRB</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RFIFONUM</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>11</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>din</name>
          <Object>din</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_din</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_num_data_valid</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_fifo_cap</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_full_n</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata_write</name>
          <Object>ldata</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_din</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_num_data_valid</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_fifo_cap</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_full_n</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_write</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_din</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_num_data_valid</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_fifo_cap</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_full_n</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_write</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>entry_proc7</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>2</FF>
          <LUT>55</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>entry_proc7</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>entry_proc7</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>entry_proc7</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>entry_proc7</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>entry_proc7</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>entry_proc7</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>entry_proc7</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>entry_proc7</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>entry_proc7</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>entry_proc7</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_dout</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_num_data_valid</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_fifo_cap</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_empty_n</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_read</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_din</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_num_data_valid</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_fifo_cap</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_full_n</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_write</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_dout</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_num_data_valid</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_fifo_cap</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_empty_n</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_read</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_din</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_num_data_valid</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_fifo_cap</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_full_n</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_write</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>last_blk_pxl_width</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>3</FF>
          <LUT>26</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>last_blk_pxl_width</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>return_r</name>
          <Object>return_r</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.74</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>4</Best-caseLatency>
          <Average-caseLatency>4147203</Average-caseLatency>
          <Worst-caseLatency>8294403</Worst-caseLatency>
          <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>27.649 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>4 ~ 8294403</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>173</FF>
          <LUT>911</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>AxiStream2MatStream&lt;2>_Pipeline_MMIterInLoopRow</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_dout</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_empty_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_read</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_din</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_num_data_valid</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_fifo_cap</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_full_n</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_write</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>bound</name>
          <Object>bound</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sext_ln1075</name>
          <Object>sext_ln1075</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>5</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_load</name>
          <Object>cols_bound_per_npc_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sub</name>
          <Object>sub</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>last_blk_width_load</name>
          <Object>last_blk_width_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sub3</name>
          <Object>sub3</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>5</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>add_ln1075</name>
          <Object>add_ln1075</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>5</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>AxiStream2MatStream_2_s</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.74</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>6</Best-caseLatency>
          <Average-caseLatency>4147205</Average-caseLatency>
          <Worst-caseLatency>8294405</Worst-caseLatency>
          <Best-caseRealTimeLatency>40.002 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>27.649 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>6 ~ 8294405</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>325</FF>
          <LUT>1081</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>AxiStream2MatStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>AxiStream2MatStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>AxiStream2MatStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>AxiStream2MatStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>AxiStream2MatStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>AxiStream2MatStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>AxiStream2MatStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>AxiStream2MatStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>AxiStream2MatStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>AxiStream2MatStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_dout</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_empty_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_read</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_din</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_num_data_valid</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_fifo_cap</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_full_n</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_write</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_dout</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_num_data_valid</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_fifo_cap</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_empty_n</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_read</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_dout</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_num_data_valid</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_fifo_cap</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_empty_n</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_read</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>last_blk_width</name>
          <Object>last_blk_width</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>AxiStream2Mat</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.74</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>7</Best-caseLatency>
          <Average-caseLatency>4147206</Average-caseLatency>
          <Worst-caseLatency>8294406</Worst-caseLatency>
          <Best-caseRealTimeLatency>46.669 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>27.649 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>7 ~ 8294406</PipelineInitiationInterval>
          <PipelineType>dataflow</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>629</FF>
          <LUT>1405</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ldata1_dout</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_empty_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_read</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_din</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_full_n</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_write</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_dout</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_empty_n</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_read</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_dout</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_empty_n</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_read</name>
          <Object>cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>AxiStream2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Axi2Mat</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>80</Best-caseLatency>
          <Average-caseLatency>4147279</Average-caseLatency>
          <Worst-caseLatency>8294479</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.533 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>27.650 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>79 ~ 8294406</PipelineInitiationInterval>
          <PipelineType>dataflow</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>1089</FF>
          <LUT>2338</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>m_axi_gmem0_AWVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WSTRB</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RFIFONUM</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>11</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>din</name>
          <Object>din</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>din_ap_vld</name>
          <Object>din</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_din</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_full_n</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_write</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_ap_vld</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_ap_vld</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>Axi2Mat</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Array2xfMat_8_0_2160_3840_1_2_s</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>82</Best-caseLatency>
          <Average-caseLatency>4147281</Average-caseLatency>
          <Worst-caseLatency>8294481</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.547 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>27.650 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>82 ~ 8294481</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>1096</FF>
          <LUT>2426</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Array2xfMat&lt;8, 0, 2160, 3840, 1, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Array2xfMat&lt;8, 0, 2160, 3840, 1, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Array2xfMat&lt;8, 0, 2160, 3840, 1, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Array2xfMat&lt;8, 0, 2160, 3840, 1, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Array2xfMat&lt;8, 0, 2160, 3840, 1, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Array2xfMat&lt;8, 0, 2160, 3840, 1, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Array2xfMat&lt;8, 0, 2160, 3840, 1, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>Array2xfMat&lt;8, 0, 2160, 3840, 1, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>Array2xfMat&lt;8, 0, 2160, 3840, 1, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>Array2xfMat&lt;8, 0, 2160, 3840, 1, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WSTRB</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RFIFONUM</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>11</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>srcPtr</name>
          <Object>srcPtr</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read</name>
          <Object>p_read</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read1</name>
          <Object>p_read1</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_din</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_num_data_valid</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_fifo_cap</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_full_n</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_write</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_rows_c_din</name>
          <Object>imgInput_rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_rows_c_num_data_valid</name>
          <Object>imgInput_rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_rows_c_fifo_cap</name>
          <Object>imgInput_rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_rows_c_full_n</name>
          <Object>imgInput_rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_rows_c_write</name>
          <Object>imgInput_rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_cols_c_din</name>
          <Object>imgInput_cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_cols_c_num_data_valid</name>
          <Object>imgInput_cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_cols_c_fifo_cap</name>
          <Object>imgInput_cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_cols_c_full_n</name>
          <Object>imgInput_cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_cols_c_write</name>
          <Object>imgInput_cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.1</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>9</Best-caseLatency>
          <Average-caseLatency>9</Average-caseLatency>
          <Worst-caseLatency>9</Worst-caseLatency>
          <Best-caseRealTimeLatency>60.003 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>60.003 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>60.003 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>9</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>26</FF>
          <LUT>51</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_515_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_515_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_515_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_515_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_515_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_515_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_515_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_515_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_515_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_15_out</name>
          <Object>row_ind_V_15_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_15_out_ap_vld</name>
          <Object>row_ind_V_15_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_14_out</name>
          <Object>row_ind_V_14_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_14_out_ap_vld</name>
          <Object>row_ind_V_14_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_13_out</name>
          <Object>row_ind_V_13_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_13_out_ap_vld</name>
          <Object>row_ind_V_13_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_12_out</name>
          <Object>row_ind_V_12_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_12_out_ap_vld</name>
          <Object>row_ind_V_12_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_11_out</name>
          <Object>row_ind_V_11_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_11_out_ap_vld</name>
          <Object>row_ind_V_11_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_10_out</name>
          <Object>row_ind_V_10_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_10_out_ap_vld</name>
          <Object>row_ind_V_10_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_out</name>
          <Object>row_ind_V_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_out_ap_vld</name>
          <Object>row_ind_V_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>3845</Best-caseLatency>
          <Average-caseLatency>3845</Average-caseLatency>
          <Worst-caseLatency>3845</Worst-caseLatency>
          <Best-caseRealTimeLatency>25.635 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>25.635 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>25.635 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>3845</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>29</FF>
          <LUT>90</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_530_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_530_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_530_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_530_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_530_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_530_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_530_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_530_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_530_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_dout</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_num_data_valid</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_fifo_cap</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_empty_n</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_read</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width</name>
          <Object>img_width</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_8_address1</name>
          <Object>buf_V_8</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_8_ce1</name>
          <Object>buf_V_8</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_8_we1</name>
          <Object>buf_V_8</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_8_d1</name>
          <Object>buf_V_8</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_7_address1</name>
          <Object>buf_V_7</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_7_ce1</name>
          <Object>buf_V_7</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_7_we1</name>
          <Object>buf_V_7</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_7_d1</name>
          <Object>buf_V_7</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_6_address1</name>
          <Object>buf_V_6</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_6_ce1</name>
          <Object>buf_V_6</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_6_we1</name>
          <Object>buf_V_6</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_6_d1</name>
          <Object>buf_V_6</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_5_address1</name>
          <Object>buf_V_5</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_5_ce1</name>
          <Object>buf_V_5</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_5_we1</name>
          <Object>buf_V_5</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_5_d1</name>
          <Object>buf_V_5</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_address1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_ce1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_we1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_d1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_address1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_ce1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_we1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_d1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_address1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_ce1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_we1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_d1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>init_buf_cast</name>
          <Object>init_buf_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>2.339</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>3845</Best-caseLatency>
          <Average-caseLatency>3845</Average-caseLatency>
          <Worst-caseLatency>3845</Worst-caseLatency>
          <Best-caseRealTimeLatency>25.635 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>25.635 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>25.635 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>3845</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>15</FF>
          <LUT>66</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_VITIS_LOOP_541_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width</name>
          <Object>img_width</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_address1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_ce1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_we1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_d1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_address1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_ce1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_we1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_d1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_address1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_ce1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_we1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_d1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>3854</Best-caseLatency>
          <Average-caseLatency>3854</Average-caseLatency>
          <Worst-caseLatency>3854</Worst-caseLatency>
          <Best-caseRealTimeLatency>25.695 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>25.695 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>25.695 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>3854</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>2980</FF>
          <LUT>5770</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_dout</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_num_data_valid</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_fifo_cap</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_empty_n</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_read</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_din</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_num_data_valid</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_fifo_cap</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_full_n</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_write</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>op2_assign</name>
          <Object>op2_assign</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>14</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_8_address0</name>
          <Object>buf_V_8</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_8_ce0</name>
          <Object>buf_V_8</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_8_q0</name>
          <Object>buf_V_8</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_8_address1</name>
          <Object>buf_V_8</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_8_ce1</name>
          <Object>buf_V_8</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_8_we1</name>
          <Object>buf_V_8</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_8_d1</name>
          <Object>buf_V_8</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_address0</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_ce0</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_q0</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_address1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_ce1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_we1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_d1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_address0</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_ce0</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_q0</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_address1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_ce1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_we1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_3_d1</name>
          <Object>buf_V_3</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_address0</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_ce0</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_q0</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_address1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_ce1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_we1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_4_d1</name>
          <Object>buf_V_4</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_5_address0</name>
          <Object>buf_V_5</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_5_ce0</name>
          <Object>buf_V_5</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_5_q0</name>
          <Object>buf_V_5</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_5_address1</name>
          <Object>buf_V_5</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_5_ce1</name>
          <Object>buf_V_5</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_5_we1</name>
          <Object>buf_V_5</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_5_d1</name>
          <Object>buf_V_5</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_6_address0</name>
          <Object>buf_V_6</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_6_ce0</name>
          <Object>buf_V_6</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_6_q0</name>
          <Object>buf_V_6</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_6_address1</name>
          <Object>buf_V_6</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_6_ce1</name>
          <Object>buf_V_6</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_6_we1</name>
          <Object>buf_V_6</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_6_d1</name>
          <Object>buf_V_6</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_7_address0</name>
          <Object>buf_V_7</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_7_ce0</name>
          <Object>buf_V_7</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_7_q0</name>
          <Object>buf_V_7</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_7_address1</name>
          <Object>buf_V_7</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_7_ce1</name>
          <Object>buf_V_7</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_7_we1</name>
          <Object>buf_V_7</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_7_d1</name>
          <Object>buf_V_7</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_24</name>
          <Object>row_ind_V_24</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_25</name>
          <Object>row_ind_V_25</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_26</name>
          <Object>row_ind_V_26</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_27</name>
          <Object>row_ind_V_27</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_28</name>
          <Object>row_ind_V_28</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_29</name>
          <Object>row_ind_V_29</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_30</name>
          <Object>row_ind_V_30</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sub_i273_i_cast</name>
          <Object>sub_i273_i_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_24_cast</name>
          <Object>row_ind_V_24_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>spec_select484</name>
          <Object>spec_select484</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_25_cast</name>
          <Object>row_ind_V_25_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>spec_select488</name>
          <Object>spec_select488</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_26_cast</name>
          <Object>row_ind_V_26_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>spec_select492</name>
          <Object>spec_select492</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_27_cast</name>
          <Object>row_ind_V_27_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>spec_select496</name>
          <Object>spec_select496</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_28_cast</name>
          <Object>row_ind_V_28_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>spec_select500</name>
          <Object>spec_select500</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_29_cast</name>
          <Object>row_ind_V_29_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>spec_select504</name>
          <Object>spec_select504</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_30_cast</name>
          <Object>row_ind_V_30_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>spec_select508</name>
          <Object>spec_select508</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cmp_i_i73_i_not</name>
          <Object>cmp_i_i73_i_not</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_threshold_cast</name>
          <Object>p_threshold_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>b0</name>
          <Object>b0</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>9</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_threshold</name>
          <Object>p_threshold</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>xor_ln435_1</name>
          <Object>xor_ln435_1</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width</name>
          <Object>img_width</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cmp_i_i49_i</name>
          <Object>cmp_i_i49_i</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cmp_i_i381_i</name>
          <Object>cmp_i_i381_i</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_0_0_01084242_out_i</name>
          <Object>p_0_0_01084242_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_ovld</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_0_0_01084242_out_o</name>
          <Object>p_0_0_01084242_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_ovld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_0_0_01084242_out_o_ap_vld</name>
          <Object>p_0_0_01084242_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_ovld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>8359748</Best-caseLatency>
          <Average-caseLatency>8359748</Average-caseLatency>
          <Worst-caseLatency>8359748</Worst-caseLatency>
          <Best-caseRealTimeLatency>55.734 ms</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>55.734 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.734 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>8359748</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <BRAM_18K>14</BRAM_18K>
          <FF>3453</FF>
          <LUT>7117</LUT>
          <URAM>0</URAM>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_full_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_out</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>start_write</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xFfast7x7&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3843, 7, 49>3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_dout</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_num_data_valid</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_fifo_cap</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_empty_n</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_read</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_din</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_num_data_valid</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_fifo_cap</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_full_n</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_write</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_height</name>
          <Object>img_height</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width</name>
          <Object>img_width</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_threshold</name>
          <Object>p_threshold</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_height_c_din</name>
          <Object>p_image_height_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>16</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_height_c_num_data_valid</name>
          <Object>p_image_height_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_height_c_fifo_cap</name>
          <Object>p_image_height_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_height_c_full_n</name>
          <Object>p_image_height_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_height_c_write</name>
          <Object>p_image_height_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_width_c_din</name>
          <Object>p_image_width_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>16</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_width_c_num_data_valid</name>
          <Object>p_image_width_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_width_c_fifo_cap</name>
          <Object>p_image_width_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_width_c_full_n</name>
          <Object>p_image_width_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_width_c_write</name>
          <Object>p_image_width_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>0.975</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>5</Best-caseLatency>
          <Average-caseLatency>5</Average-caseLatency>
          <Worst-caseLatency>5</Worst-caseLatency>
          <Best-caseRealTimeLatency>33.335 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>33.335 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>33.335 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>5</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>10</FF>
          <LUT>50</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_876_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_876_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_876_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_876_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_876_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_876_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_876_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_876_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_876_1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_2_out</name>
          <Object>row_ind_V_2_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_2_out_ap_vld</name>
          <Object>row_ind_V_2_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_1_out</name>
          <Object>row_ind_V_1_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_1_out_ap_vld</name>
          <Object>row_ind_V_1_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_out</name>
          <Object>row_ind_V_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_out_ap_vld</name>
          <Object>row_ind_V_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>3843</Best-caseLatency>
          <Average-caseLatency>3843</Average-caseLatency>
          <Worst-caseLatency>3843</Worst-caseLatency>
          <Best-caseRealTimeLatency>25.621 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>25.621 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>25.621 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>3843</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>29</FF>
          <LUT>90</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_890_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_890_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_890_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_890_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_890_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_890_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_890_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_890_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_890_2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_dout</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_num_data_valid</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_fifo_cap</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_empty_n</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_read</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width_load</name>
          <Object>img_width_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_address1</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_ce1</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_we1</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_d1</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_address1</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_ce1</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_we1</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_d1</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_address1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_ce1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_we1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_d1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>init_buf_cast</name>
          <Object>init_buf_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>2.95</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>3843</Best-caseLatency>
          <Average-caseLatency>3843</Average-caseLatency>
          <Worst-caseLatency>3843</Worst-caseLatency>
          <Best-caseRealTimeLatency>25.621 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>25.621 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>25.621 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>3843</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>28</FF>
          <LUT>91</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_901_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_901_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_901_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_901_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_901_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_901_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_901_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_901_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_VITIS_LOOP_901_3</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width_load</name>
          <Object>img_width_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_address0</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_ce0</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_q0</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_address1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_ce1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_we1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_d1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_address0</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_ce0</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_q0</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_address0</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_ce0</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_q0</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_1_cast</name>
          <Object>row_ind_V_1_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.261</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>3846</Best-caseLatency>
          <Average-caseLatency>3846</Average-caseLatency>
          <Worst-caseLatency>3846</Worst-caseLatency>
          <Best-caseRealTimeLatency>25.641 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>25.641 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>25.641 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>3846</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>373</FF>
          <LUT>529</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4_Pipeline_Col_Loop</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_dout</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_num_data_valid</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_fifo_cap</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_empty_n</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_read</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_din</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_num_data_valid</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_fifo_cap</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_full_n</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_write</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width_load</name>
          <Object>img_width_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_address0</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_ce0</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_q0</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_address1</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_ce1</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_we1</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_2_d1</name>
          <Object>buf_V_2</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_address0</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_ce0</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_q0</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_address1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_ce1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_we1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_d1</name>
          <Object>buf_V</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_address0</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_ce0</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_q0</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_address1</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>12</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_ce1</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_we1</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>buf_V_1_d1</name>
          <Object>buf_V_1</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_7</name>
          <Object>row_ind_V_7</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_8</name>
          <Object>row_ind_V_8</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_9</name>
          <Object>row_ind_V_9</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>13</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sub_i214_i_cast</name>
          <Object>sub_i214_i_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_7_cast</name>
          <Object>row_ind_V_7_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>spec_select51</name>
          <Object>spec_select51</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_8_cast</name>
          <Object>row_ind_V_8_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>spec_select55</name>
          <Object>spec_select55</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>row_ind_V_9_cast</name>
          <Object>row_ind_V_9_cast</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>spec_select59</name>
          <Object>spec_select59</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cmp_i_i322_i</name>
          <Object>cmp_i_i322_i</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.63</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>8327068</Best-caseLatency>
          <Average-caseLatency>8327068</Average-caseLatency>
          <Worst-caseLatency>8327068</Worst-caseLatency>
          <Best-caseRealTimeLatency>55.517 ms</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>55.517 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.517 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>8327068</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <BRAM_18K>6</BRAM_18K>
          <FF>703</FF>
          <LUT>1480</LUT>
          <URAM>0</URAM>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xFfastnms&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 3841, 3, 9>4</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_dout</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_num_data_valid</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_fifo_cap</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_empty_n</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_dst_data1_read</name>
          <Object>p_dst_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_din</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_num_data_valid</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_fifo_cap</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_full_n</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_write</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_height_dout</name>
          <Object>img_height</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_height_num_data_valid</name>
          <Object>img_height</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_height_fifo_cap</name>
          <Object>img_height</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_height_empty_n</name>
          <Object>img_height</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_height_read</name>
          <Object>img_height</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width_dout</name>
          <Object>img_width</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width_num_data_valid</name>
          <Object>img_width</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width_fifo_cap</name>
          <Object>img_width</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width_empty_n</name>
          <Object>img_width</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>img_width_read</name>
          <Object>img_width</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>16644494</Best-caseLatency>
          <Average-caseLatency>16644494</Average-caseLatency>
          <Worst-caseLatency>16644494</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.111 sec</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0.111 sec</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0.111 sec</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>8359749</PipelineInitiationInterval>
          <PipelineType>dataflow</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <BRAM_18K>20</BRAM_18K>
          <FF>4453</FF>
          <LUT>8812</LUT>
          <URAM>0</URAM>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>imgInput_data1_dout</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_empty_n</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_read</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_din</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_full_n</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_write</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_height</name>
          <Object>p_image_height</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_height_ap_vld</name>
          <Object>p_image_height</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_width</name>
          <Object>p_image_width</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_image_width_ap_vld</name>
          <Object>p_image_width</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_threshold</name>
          <Object>p_threshold</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_threshold_ap_vld</name>
          <Object>p_threshold</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xFFastCornerDetection&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 12, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xFFastCornerDetection&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 12, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xFFastCornerDetection&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 12, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xFFastCornerDetection&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 12, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xFFastCornerDetection&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 12, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xFFastCornerDetection&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 12, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>xFFastCornerDetection&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 12, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xFFastCornerDetection&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 12, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xFFastCornerDetection&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 12, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xFFastCornerDetection&lt;0, 2160, 3840, 0, 1, 2, 2, 1, 12, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>fast_1_0_2160_3840_1_2_2_s</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>16644495</Best-caseLatency>
          <Average-caseLatency>16644495</Average-caseLatency>
          <Worst-caseLatency>16644495</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.111 sec</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0.111 sec</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0.111 sec</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>16644495</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <BRAM_18K>20</BRAM_18K>
          <FF>4499</FF>
          <LUT>8894</LUT>
          <URAM>0</URAM>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>fast&lt;1, 0, 2160, 3840, 1, 2, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>fast&lt;1, 0, 2160, 3840, 1, 2, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>fast&lt;1, 0, 2160, 3840, 1, 2, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>fast&lt;1, 0, 2160, 3840, 1, 2, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>fast&lt;1, 0, 2160, 3840, 1, 2, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>fast&lt;1, 0, 2160, 3840, 1, 2, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>fast&lt;1, 0, 2160, 3840, 1, 2, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>fast&lt;1, 0, 2160, 3840, 1, 2, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>fast&lt;1, 0, 2160, 3840, 1, 2, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>fast&lt;1, 0, 2160, 3840, 1, 2, 2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_rows_dout</name>
          <Object>p_src_mat_rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_rows_num_data_valid</name>
          <Object>p_src_mat_rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_rows_fifo_cap</name>
          <Object>p_src_mat_rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_rows_empty_n</name>
          <Object>p_src_mat_rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_rows_read</name>
          <Object>p_src_mat_rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_cols_dout</name>
          <Object>p_src_mat_cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_cols_num_data_valid</name>
          <Object>p_src_mat_cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_cols_fifo_cap</name>
          <Object>p_src_mat_cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_cols_empty_n</name>
          <Object>p_src_mat_cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_src_mat_cols_read</name>
          <Object>p_src_mat_cols</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_dout</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_num_data_valid</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_fifo_cap</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_empty_n</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgInput_data1_read</name>
          <Object>imgInput_data1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_din</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_num_data_valid</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_fifo_cap</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_full_n</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_write</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_threshold_dout</name>
          <Object>p_threshold</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_threshold_num_data_valid</name>
          <Object>p_threshold</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_threshold_fifo_cap</name>
          <Object>p_threshold</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_threshold_empty_n</name>
          <Object>p_threshold</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_threshold_read</name>
          <Object>p_threshold</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>entry_proc8</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>2</FF>
          <LUT>28</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>entry_proc8</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>entry_proc8</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>entry_proc8</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>entry_proc8</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>entry_proc8</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>entry_proc8</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>entry_proc8</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>entry_proc8</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>entry_proc8</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>entry_proc8</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout</name>
          <Object>dout</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_c_din</name>
          <Object>dout_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_c_num_data_valid</name>
          <Object>dout_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_c_fifo_cap</name>
          <Object>dout_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_c_full_n</name>
          <Object>dout_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_c_write</name>
          <Object>dout_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>addrbound</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>3.084</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>2</Best-caseLatency>
          <Average-caseLatency>2</Average-caseLatency>
          <Worst-caseLatency>2</Worst-caseLatency>
          <Best-caseRealTimeLatency>13.334 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>13.334 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>13.334 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>2</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>28</FF>
          <LUT>46</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>addrbound</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_channel</name>
          <Object>p_channel</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>24</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Mat2Axi_Block_entry24_proc</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>26</FF>
          <LUT>26</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_return</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>24</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>Mat2Axi_Block_entry24_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>axibound_V_1</name>
          <Object>axibound_V_1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>24</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>entry_proc</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>2</FF>
          <LUT>37</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>entry_proc</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_din</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>16</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_num_data_valid</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_fifo_cap</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_full_n</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_c_write</name>
          <Object>rows_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_din</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_num_data_valid</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_fifo_cap</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_full_n</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_c_write</name>
          <Object>cols_c</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>last_blk_pxl_width_1</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>0</Best-caseLatency>
          <Average-caseLatency>0</Average-caseLatency>
          <Worst-caseLatency>0</Worst-caseLatency>
          <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>0</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>3</FF>
          <LUT>26</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>last_blk_pxl_width.1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>return_r</name>
          <Object>return_r</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.846</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>3</Best-caseLatency>
          <Average-caseLatency>2073602</Average-caseLatency>
          <Worst-caseLatency>8294402</Worst-caseLatency>
          <Best-caseRealTimeLatency>20.001 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>13.825 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>3 ~ 8294402</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>91</FF>
          <LUT>422</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>MatStream2AxiStream&lt;2>_Pipeline_MMIterOutRow_MMIterOutCol</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_dout</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_num_data_valid</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_fifo_cap</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_empty_n</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_read</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_din</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_full_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_write</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>bound</name>
          <Object>bound</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>strideBased_cols_bound_per_npc_V</name>
          <Object>strideBased_cols_bound_per_npc_V</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>op2_assign</name>
          <Object>op2_assign</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>last_blk_width_load</name>
          <Object>last_blk_width_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_load</name>
          <Object>cols_bound_per_npc_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>localbuffer_V_3_out</name>
          <Object>localbuffer_V_3_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>localbuffer_V_3_out_ap_vld</name>
          <Object>localbuffer_V_3_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>filled_V_1_out</name>
          <Object>filled_V_1_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>filled_V_1_out_ap_vld</name>
          <Object>filled_V_1_out</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_vld</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>MatStream2AxiStream_2_s</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.846</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>8</Best-caseLatency>
          <Average-caseLatency>2073607</Average-caseLatency>
          <Worst-caseLatency>8294407</Worst-caseLatency>
          <Best-caseRealTimeLatency>53.336 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>13.825 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>8 ~ 8294407</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>215</FF>
          <LUT>587</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>MatStream2AxiStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>MatStream2AxiStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>MatStream2AxiStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>MatStream2AxiStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>MatStream2AxiStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>MatStream2AxiStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>MatStream2AxiStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>MatStream2AxiStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>MatStream2AxiStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>MatStream2AxiStream&lt;2></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_dout</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_num_data_valid</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_fifo_cap</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_empty_n</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_read</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_din</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_full_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_write</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_dout</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_num_data_valid</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_fifo_cap</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_empty_n</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_read</name>
          <Object>rows</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_dout</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_num_data_valid</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_fifo_cap</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_empty_n</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_bound_per_npc_read</name>
          <Object>cols_bound_per_npc</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>last_blk_width</name>
          <Object>last_blk_width</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Mat2AxiStream</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.846</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>9</Best-caseLatency>
          <Average-caseLatency>2073608</Average-caseLatency>
          <Worst-caseLatency>8294408</Worst-caseLatency>
          <Best-caseRealTimeLatency>60.003 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>13.825 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>9 ~ 8294408</PipelineInitiationInterval>
          <PipelineType>dataflow</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>519</FF>
          <LUT>893</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>imgOutput_data2_dout</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_empty_n</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_read</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_din</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_full_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_write</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_ap_vld</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_ap_vld</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>Mat2AxiStream</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>AxiStream2Axi_Pipeline_MMIterOutLoop2</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>4</Best-caseLatency>
          <Average-caseLatency>4147203</Average-caseLatency>
          <Worst-caseLatency>8294403</Worst-caseLatency>
          <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>27.649 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>4 ~ 8294403</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>37</FF>
          <LUT>117</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>AxiStream2Axi_Pipeline_MMIterOutLoop2</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_dout</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_empty_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_read</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RFIFONUM</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>11</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_load</name>
          <Object>dout_load</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read</name>
          <Object>p_read</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>24</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>AxiStream2Axi</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>75</Best-caseLatency>
          <Average-caseLatency>4147274</Average-caseLatency>
          <Worst-caseLatency>8294474</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>27.650 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>75 ~ 8294474</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>175</FF>
          <LUT>697</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>AxiStream2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_dout</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_num_data_valid</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_fifo_cap</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_empty_n</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ldata1_read</name>
          <Object>ldata1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RFIFONUM</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>11</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_dout</name>
          <Object>dout</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_num_data_valid</name>
          <Object>dout</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_fifo_cap</name>
          <Object>dout</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_empty_n</name>
          <Object>dout</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_read</name>
          <Object>dout</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read</name>
          <Object>p_read</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>24</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>Mat2Axi</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>78</Best-caseLatency>
          <Average-caseLatency>4147277</Average-caseLatency>
          <Worst-caseLatency>8294477</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>27.650 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>76 ~ 8294475</PipelineInitiationInterval>
          <PipelineType>dataflow</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>1149</FF>
          <LUT>2013</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>imgOutput_data2_dout</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_empty_n</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_read</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RFIFONUM</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>11</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout</name>
          <Object>dout</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dout_ap_vld</name>
          <Object>dout</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>16</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>rows_ap_vld</name>
          <Object>rows</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>cols_ap_vld</name>
          <Object>cols</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>Mat2Axi</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>xfMat2Array_8_0_2160_3840_1_2_1_s</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>80</Best-caseLatency>
          <Average-caseLatency>4147279</Average-caseLatency>
          <Worst-caseLatency>8294479</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.533 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>27.650 ms</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>55.299 ms</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>80 ~ 8294479</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>1236</FF>
          <LUT>2101</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>xfMat2Array&lt;8, 0, 2160, 3840, 1, 2, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>xfMat2Array&lt;8, 0, 2160, 3840, 1, 2, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>xfMat2Array&lt;8, 0, 2160, 3840, 1, 2, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>xfMat2Array&lt;8, 0, 2160, 3840, 1, 2, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_continue</name>
          <Object>xfMat2Array&lt;8, 0, 2160, 3840, 1, 2, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>xfMat2Array&lt;8, 0, 2160, 3840, 1, 2, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>xfMat2Array&lt;8, 0, 2160, 3840, 1, 2, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ext_blocking_n</name>
          <Object>xfMat2Array&lt;8, 0, 2160, 3840, 1, 2, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_str_blocking_n</name>
          <Object>xfMat2Array&lt;8, 0, 2160, 3840, 1, 2, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_int_blocking_n</name>
          <Object>xfMat2Array&lt;8, 0, 2160, 3840, 1, 2, 1></Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read</name>
          <Object>p_read</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>p_read1</name>
          <Object>p_read1</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_dout</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_num_data_valid</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_fifo_cap</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_empty_n</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>imgOutput_data2_read</name>
          <Object>imgOutput_data2</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RFIFONUM</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>11</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dstPtr_dout</name>
          <Object>dstPtr</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>64</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dstPtr_num_data_valid</name>
          <Object>dstPtr</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dstPtr_fifo_cap</name>
          <Object>dstPtr</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dstPtr_empty_n</name>
          <Object>dstPtr</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>dstPtr_read</name>
          <Object>dstPtr</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>ap_fifo</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>fast_accel</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>6.67</TargetClockPeriod>
          <ClockUncertainty>1.8</ClockUncertainty>
          <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>16644499</Best-caseLatency>
          <Average-caseLatency>16644499</Average-caseLatency>
          <Worst-caseLatency>16644499</Worst-caseLatency>
          <Best-caseRealTimeLatency>0.111 sec</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>0.111 sec</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>0.111 sec</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>16644496</PipelineInitiationInterval>
          <PipelineType>dataflow</PipelineType>
        </SummaryOfOverallLatency>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <BRAM_18K>20</BRAM_18K>
          <FF>9725</FF>
          <LUT>17528</LUT>
          <URAM>0</URAM>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>s_axi_control_AWVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_AWREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_AWADDR</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>6</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WDATA</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WSTRB</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARADDR</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>6</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RDATA</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RRESP</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BRESP</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>fast_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst_n</name>
          <Object>fast_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>event_done</name>
          <Object>fast_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>interrupt</name>
          <Object>fast_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>event_start</name>
          <Object>fast_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>stall_start_ext</name>
          <Object>fast_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>stall_done_ext</name>
          <Object>fast_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>stall_start_str</name>
          <Object>fast_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>stall_done_str</name>
          <Object>fast_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>stall_start_int</name>
          <Object>fast_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>stall_done_int</name>
          <Object>fast_accel</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_AWUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WSTRB</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_WUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARADDR</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLEN</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARSIZE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARBURST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARLOCK</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARCACHE</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARPROT</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARQOS</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARREGION</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_ARUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RDATA</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RLAST</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_RRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BVALID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BREADY</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BRESP</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BID</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem0_BUSER</name>
          <Object>gmem0</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_AWUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WSTRB</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_WUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARADDR</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLEN</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARSIZE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARBURST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARLOCK</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARCACHE</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARPROT</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARQOS</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARREGION</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_ARUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RDATA</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RLAST</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_RRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BVALID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BREADY</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BRESP</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BID</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem1_BUSER</name>
          <Object>gmem1</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
  </ModuleInformation>
  <FIFOInformation>
    <FIFOInst>
      <Name>ldata_U</Name>
      <ParentInst>grp_Axi2Mat_fu_84</ParentInst>
      <StaticDepth>2</StaticDepth>
      <RuntimeDepth>mOutPtr</RuntimeDepth>
      <InterfaceList>
        <Interface>clk</Interface>
        <Interface>reset</Interface>
        <Interface>if_write</Interface>
        <Interface>if_din</Interface>
        <Interface>if_full_n</Interface>
        <Interface>if_read</Interface>
        <Interface>if_empty_n</Interface>
      </InterfaceList>
    </FIFOInst>
    <FIFOInst>
      <Name>p_dst_data_U</Name>
      <ParentInst>grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54</ParentInst>
      <StaticDepth>2</StaticDepth>
      <RuntimeDepth>mOutPtr</RuntimeDepth>
      <InterfaceList>
        <Interface>clk</Interface>
        <Interface>reset</Interface>
        <Interface>if_write</Interface>
        <Interface>if_din</Interface>
        <Interface>if_full_n</Interface>
        <Interface>if_read</Interface>
        <Interface>if_empty_n</Interface>
      </InterfaceList>
    </FIFOInst>
    <FIFOInst>
      <Name>ldata_U</Name>
      <ParentInst>grp_Mat2Axi_fu_62</ParentInst>
      <StaticDepth>2</StaticDepth>
      <RuntimeDepth>mOutPtr</RuntimeDepth>
      <InterfaceList>
        <Interface>clk</Interface>
        <Interface>reset</Interface>
        <Interface>if_write</Interface>
        <Interface>if_din</Interface>
        <Interface>if_full_n</Interface>
        <Interface>if_read</Interface>
        <Interface>if_empty_n</Interface>
      </InterfaceList>
    </FIFOInst>
    <FIFOInst>
      <Name>imgInput_data_U</Name>
      <ParentInst/>
      <StaticDepth>2</StaticDepth>
      <RuntimeDepth>mOutPtr</RuntimeDepth>
      <InterfaceList>
        <Interface>clk</Interface>
        <Interface>reset</Interface>
        <Interface>if_write</Interface>
        <Interface>if_din</Interface>
        <Interface>if_full_n</Interface>
        <Interface>if_read</Interface>
        <Interface>if_empty_n</Interface>
      </InterfaceList>
    </FIFOInst>
    <FIFOInst>
      <Name>imgOutput_data_U</Name>
      <ParentInst/>
      <StaticDepth>2</StaticDepth>
      <RuntimeDepth>mOutPtr</RuntimeDepth>
      <InterfaceList>
        <Interface>clk</Interface>
        <Interface>reset</Interface>
        <Interface>if_write</Interface>
        <Interface>if_din</Interface>
        <Interface>if_full_n</Interface>
        <Interface>if_read</Interface>
        <Interface>if_empty_n</Interface>
      </InterfaceList>
    </FIFOInst>
  </FIFOInformation>
</profile>
