INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/PracticeExam/PracticeExam.srcs/sources_1/new/CircuitsDesign_Task2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CircuitsDesign_Task2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/PracticeExam/PracticeExam.srcs/sources_1/new/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/PracticeExam/PracticeExam.srcs/sources_1/new/FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/PracticeExam/PracticeExam.srcs/sources_1/new/ShiftRegister_5bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRegister_5bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/PracticeExam/PracticeExam.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/PracticeExam/PracticeExam.srcs/sources_1/new/tb_CircuitsDesign_Task2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CircuitsDesign_Task2
