{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716517112876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716517112877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 11:18:32 2024 " "Processing started: Fri May 24 11:18:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716517112877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716517112877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off check_uart_rx -c check_uart_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off check_uart_rx -c check_uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716517112877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1716517113498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yjhoo/veriloghdl/3th/fpga/week10/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yjhoo/veriloghdl/3th/fpga/week10/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../week10/uart_tx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/uart_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716517113567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716517113567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yjhoo/veriloghdl/3th/fpga/week10/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yjhoo/veriloghdl/3th/fpga/week10/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../week10/uart_rx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716517113573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716517113573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yjhoo/veriloghdl/3th/fpga/week10/tb_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yjhoo/veriloghdl/3th/fpga/week10/tb_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_tb " "Found entity 1: uart_rx_tb" {  } { { "../week10/tb_uart_rx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/tb_uart_rx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716517113578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716517113578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yjhoo/veriloghdl/3th/fpga/week10/spi_master_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yjhoo/veriloghdl/3th/fpga/week10/spi_master_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_adc " "Found entity 1: spi_master_adc" {  } { { "../week10/spi_master_adc.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/spi_master_adc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716517113582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716517113582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yjhoo/veriloghdl/3th/fpga/week10/byte2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yjhoo/veriloghdl/3th/fpga/week10/byte2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte2ascill " "Found entity 1: byte2ascill" {  } { { "../week10/byte2ascii.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/byte2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716517113588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716517113588 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(126) " "Verilog HDL information at top.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "../week11/top.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/top.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1716517113594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yjhoo/veriloghdl/3th/fpga/week11/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yjhoo/veriloghdl/3th/fpga/week11/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../week11/top.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716517113594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716517113594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yjhoo/veriloghdl/3th/fpga/week11/fnd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yjhoo/veriloghdl/3th/fpga/week11/fnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fnd " "Found entity 1: fnd" {  } { { "../week11/fnd.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/fnd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716517113599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716517113599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716517113640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_adc spi_master_adc:u_spi_master_adc " "Elaborating entity \"spi_master_adc\" for hierarchy \"spi_master_adc:u_spi_master_adc\"" {  } { { "../week11/top.v" "u_spi_master_adc" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716517113658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte2ascill byte2ascill:u_byte2ascill " "Elaborating entity \"byte2ascill\" for hierarchy \"byte2ascill:u_byte2ascill\"" {  } { { "../week11/top.v" "u_byte2ascill" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716517113663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u_uart_tx\"" {  } { { "../week11/top.v" "u_uart_tx" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716517113667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u_uart_rx\"" {  } { { "../week11/top.v" "u_uart_rx" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716517113670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd fnd:u_fnd_1 " "Elaborating entity \"fnd\" for hierarchy \"fnd:u_fnd_1\"" {  } { { "../week11/top.v" "u_fnd_1" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week11/top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716517113674 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1716517114267 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../week10/spi_master_adc.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/spi_master_adc.v" 6 -1 0 } } { "../week10/spi_master_adc.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/spi_master_adc.v" 7 -1 0 } } { "../week10/uart_tx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/uart_tx.v" 102 -1 0 } } { "../week10/spi_master_adc.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/spi_master_adc.v" 17 -1 0 } } { "../week10/uart_rx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/uart_rx.v" 108 -1 0 } } { "../week10/spi_master_adc.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/spi_master_adc.v" 15 -1 0 } } { "../week10/spi_master_adc.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/spi_master_adc.v" 16 -1 0 } } { "../week10/uart_rx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/uart_rx.v" 40 -1 0 } } { "../week10/uart_rx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/uart_rx.v" 41 -1 0 } } { "../week10/uart_rx.v" "" { Text "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week10/uart_rx.v" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716517114279 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716517114279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1716517114430 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1716517114588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yjhoo/VerilogHDL/3th/FPGA/week12/output_files/check_uart_rx.map.smsg " "Generated suppressed messages file C:/Users/yjhoo/VerilogHDL/3th/FPGA/week12/output_files/check_uart_rx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1716517114669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716517114793 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716517114793 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716517114866 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716517114866 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716517114866 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716517114866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716517114921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 11:18:34 2024 " "Processing ended: Fri May 24 11:18:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716517114921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716517114921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716517114921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716517114921 ""}
