// Seed: 1697509175
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output tri0 id_3,
    input wire id_4,
    input tri id_5,
    input tri id_6,
    output wire id_7,
    output wire id_8,
    output wor module_0
);
  tri1 id_11, id_12 = 1'b0, id_13, id_14;
  assign module_1.id_15 = 0;
  uwire id_15 = -1;
  assign id_8 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output supply1 id_2,
    output wire id_3,
    output tri0 id_4,
    input supply1 id_5,
    inout wor id_6,
    input wire id_7,
    input wire id_8,
    input supply1 id_9,
    input uwire id_10,
    input uwire id_11
);
  logic [7:0] id_13;
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_3,
      id_5,
      id_9,
      id_6,
      id_4,
      id_4,
      id_2
  );
  tri id_15 = -1;
  assign id_13[-1] = 1;
endmodule
