|ADR_maker
in_Clock => in_Clock.IN1
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
A[3] => ~NO_FANOUT~
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
ART[0] => ~NO_FANOUT~
ART[1] => ~NO_FANOUT~
ART[2] => ~NO_FANOUT~
ART[3] => ~NO_FANOUT~
ART[4] => ~NO_FANOUT~
ART[5] => ~NO_FANOUT~
ART[6] => ~NO_FANOUT~
ART[7] => ~NO_FANOUT~
ARG[0] => ~NO_FANOUT~
ARG[1] => ~NO_FANOUT~
ARG[2] => ~NO_FANOUT~
ARG[3] => ~NO_FANOUT~
ARG[4] => ~NO_FANOUT~
ARG[5] => ~NO_FANOUT~
ARG[6] => ~NO_FANOUT~
ARG[7] => ~NO_FANOUT~
AWT[0] => ~NO_FANOUT~
AWT[1] => ~NO_FANOUT~
AWT[2] => ~NO_FANOUT~
AWT[3] => ~NO_FANOUT~
AWT[4] => ~NO_FANOUT~
AWT[5] => ~NO_FANOUT~
AWT[6] => ~NO_FANOUT~
AWT[7] => ~NO_FANOUT~
AWG[0] => ~NO_FANOUT~
AWG[1] => ~NO_FANOUT~
AWG[2] => ~NO_FANOUT~
AWG[3] => ~NO_FANOUT~
AWG[4] => ~NO_FANOUT~
AWG[5] => ~NO_FANOUT~
AWG[6] => ~NO_FANOUT~
AWG[7] => ~NO_FANOUT~
TOG_inc => ~NO_FANOUT~
SEL[0] => Equal1.IN5
SEL[1] => Equal1.IN4
SEL[2] => Equal1.IN3
dout[0] <= <GND>
dout[1] <= <GND>
dout[2] <= <GND>
dout[3] <= <GND>
dout[4] <= <GND>
dout[5] <= <GND>
dout[6] <= <GND>
dout[7] <= <GND>
dout[8] <= <GND>
dout[9] <= <GND>
dout[10] <= <GND>
dout[11] <= <GND>
dout[12] <= <GND>
dout[13] <= <GND>
dout[14] <= <GND>
dout[15] <= <GND>
dout[16] <= <GND>
dout[17] <= <GND>
QUAD_inc => QUAD_out.OUTPUTSELECT
QUAD_inc => QUAD_out.OUTPUTSELECT
QUAD_out[0] <= QUAD_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QUAD_out[1] <= QUAD_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QUAD_Z <= <VCC>


|ADR_maker|pll:mypll
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|ADR_maker|pll:mypll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ADR_maker|pll:mypll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


