{
  "OussamaCIFRE": "Oussama Oulkaid, CIFRE PhD candidate",
  "myAbout": "About",
  "myAnd": "and",
  "myAniahInternship2023": "Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level",
  "myAniahProjectContext": "industrial collaboration with LIP (Lyon) and Aniah",
  "myAniahProjectTitle": "\"Formal Verification of Integrated Circuits at Transistor Level\"",
  "myApril": "April",
  "myArchi2023Lecture": "Introduction lecture to Chisel, and the concept of Hardware Construction Language.",
  "myArchi2023Slides": "The slides of the lecture are available",
  "myArchi2023Sources": "Sources for the practical lab are available",
  "myArchi2023Title": "Thematic School - Archi 2023",
  "myArchi2023Volume": "Lecture: 1h30\nPractical works: 1h30",
  "myArchiWebsite": "Website of the event:",
  "myArseneProjectContext": "ANR Arsene - PEPR CyberSécurité",
  "myArseneProjectTitle": "\"Hardware and Software Security of Embedded Systems\"",
  "myAugust": "August",
  "myAuthorVersion": "Author version",
  "myBio": "Biography",
  "myBioContent[0]": "I graduated from Grenoble INP - Ensimag in 2018, where I studied Embedded Systems and Software, and Université Grenoble Alpes, where I studied CyberSecurity. ",
  "myBioContent[1]": "My PhD researches were then directed by Frédéric Rousseau and supervised by Olivier Muller, between 2018 and 2022, in the SLS team at TIMA lab. We aimed at using the emerging paradigm of Hardware Construction Languages to build a flexible exploration methodology, and provided a PoC framework based on Chisel, as well as an applicative benchmark.",
  "myBioContent[2]": "From march 2022 to august 2023, I was a post doctoral fellow at LIP laboratory (Lyon), in the CASH team. I worked on formal verification of electronical circuits (ERC) at transistor level, in collaboration with Aniah, a Grenoble-based company, and Verimag laboratory.",
  "myCPP": "Preparatory classes for engineering schools belonging to the INP group",
  "myCPPMajor": "Major in Mathematics and Computer Sciences",
  "myCaoticProjectContext": "ARN CAOTIC",
  "myCaoticProjectTitle": "\"Collaborative Action on Timing Interference\"",
  "myCashSite": "CASH team website",
  "myCode": "Sources are available",
  "myCompCertInternship2023": "Proved-Secure Compilation for RISC-V Processor",
  "myCurrentContent": "Since September 2023, I am an Associate Professor (MCF) in Grenoble. I'm doing my research at Verimag, and I'm teaching at Université Grenoble Alpes (UGA), mainly in UFR IM²AG. Check my \"Research\" page for more info. on what I'm working on!",
  "myCurrentProjectIntro": "I am currently involved in the following research projects",
  "myCurrentProjects": "Current Research Projects",
  "myCurriculum": "Curriculum Vitae",
  "myCySec": "MSc in CyberSecurity",
  "myDSE": "Design Space Exploration",
  "myDate2023": "Short paper (2 pages) and poster",
  "myDate2024News": "Our latest work \"A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving\" has been accepted to DATE'24!",
  "myDecember": "December",
  "myDefense": "Details on my PhD",
  "myDesignTitle": "Programming paradigms for digital design",
  "myDetails": "Details",
  "myENSClasses": "C and OCaml programming: preparing students for the practical part of the 'agregation' in Computer Sciences (exam to teach in highschool and preparatory classes)",
  "myENSDebugLesson": "Practical works on GDB usage for C programming.",
  "myERCTool1": "Software prototype for Electrical Rule Checking (ERC) on integrated circuits at transistor level. Developped during my post doc, along with",
  "myERCTool2": "Due to the industrial context, the software is not distributed online",
  "myEdifixio": "Web security",
  "myEdifixioTitle": "End of Study Project (internship)",
  "myEducation": "Education",
  "myEmailAddress": "Email address",
  "myEnsimag": "Engineering Degree in Computer Science and Applied Mathematics",
  "myEnsimagClasses": "Basics on computer architectures and digital design\nProcessor programming (MIPS/RISC-V assembly)\nC programming project (building a graphic library).",
  "myExperience": "Professional Experience",
  "myFebruary": "February",
  "myGermany": "Germany",
  "myHereLink": "here",
  "myHome": "Home",
  "myHomepage": "Sources of this webpage",
  "myInCharge": "In charge",
  "myIndexTitle": "Homepage",
  "myInternStudents": "Internships",
  "myInternationalProceedings": "International Conferences and Workshops",
  "myInternationalReviews": "International Reviews",
  "myInternshipProposals": "Internship proposals",
  "myInvitedBy": "Hosted by",
  "myJanuary": "January",
  "myJob": "Associate Professor - Verimag/UGA (Grenoble, France)",
  "myJobNews": "Check my \"Research\" page for two internship proposals about low-level security of embedded systems, and one proposal about formal verification of integrated circuits.",
  "myJobProposals": "Job proposals",
  "myJuly": "July",
  "myJune": "June",
  "myLabelRes": "Label «Research and Teaching at University»",
  "myLabelResAdditional": " (in French)",
  "myLabelResContent": "Set of classes which aims to train students to the professor job. A dissertation on this training and on my teaching experience can be found",
  "myLabelResSite": "Training website (in French).",
  "myLastUpdate": "Last update on",
  "myLink": "Link",
  "myMCFAppointment": "I have been appointed as Associate Professor at Verimag/UGA",
  "myMCFResearchShort": "Digital design and verification, security, compilation",
  "myMCFResearchTitle": "Research:",
  "myMCFTeachingShort": "Hardware architectures, low-level programming, hardware security",
  "myMCFTeachingTitle": "Teaching:",
  "myMCFTitle": "Associate Professor",
  "myMailAddress": "Mail address",
  "myMajor": "Major in Embedded Software and Systems",
  "myMarch": "March",
  "myMatooma": "Web development and database management",
  "myMatoomaTitle": "Internship & fixed-term job",
  "myMay": "May",
  "myModelChecking": "Model Checking",
  "myMonths": "months",
  "myNews": "Latest news",
  "myNovember": "November",
  "myNow": "now",
  "myObfuscatedMail": "bruno[dot]ferres[at]univ-grenoble-alpes[dot]fr",
  "myOctober": "October",
  "myOldTeaching": "Old lectures (in French)",
  "myOpenJobs": "Do not hesitate to check the \"Research\" section for our opening positions at Verimag!",
  "myOpenPositions": "Open Positions",
  "myOussamaAdvising": "Industrial thesis supervised by Matthieu Moy, HDR (LIP), and advised with Pascal Raymond (Verimag) and Mehdi Khosravian (Aniah)",
  "myOussamaTopic": "Formal Verification Techniques for Electrical Rule Checking of Integrated Circuits",
  "myPersonal": "Personal",
  "myPersonalTitle": "Personal",
  "myPhD": "PhD thesis prepared at TIMA laboratory, in the System Level Synthesis (SLS) team.",
  "myPhDJob": "PhD Candidate",
  "myPhDLong": "Hardware Construction Language based design methodology for FPGA circuits",
  "myPhDShort": "PhD Thesis",
  "myPhDStudents": "PhD Students",
  "myPhDTeachingShort": "Hardware architectures, low-level programming (C, asm)",
  "myPhDThesis": "PhD Thesis",
  "myPhDTitle": "\"Leveraging Hardware Construction Languages for Flexible Design Space Exploration on FPGA\"",
  "myPhDTopic": "Topic:",
  "myPhoneNumber": "Phone number",
  "myPlace": "Place",
  "myPolytechClasses": "UNIX project: how to use the system primitives to program a mail Client through explicit synchronization.",
  "myPostDocShort": "Formal verification of electrical rules at transistor level",
  "myPostDocTeachingShort": "Programming (C, OCaml, python)",
  "myPostDocTitle": "Post doctoral researcher",
  "myPoweredBy": "Powered by",
  "myProjects": "Projects",
  "myPublications": "Publications",
  "myQece": "Framework which allows the users to define adaptable estimation methodologies for digital circuits, and flexible design space exploration strategies.",
  "myQeceBenchmark": "Benchmark of FPGA representative applications, used to demonstrate the usability of QECE on various use cases.",
  "myRVVInternship2024": "We propose an internship on RISC-V \"V\" Vector Extension, both from theoretical and practical aspects. Check my \"Research\" page !",
  "myResearch": "Research",
  "myResearchInterests": "Research Interests",
  "myResearchIntro": "Currently, my research interests revolve around the verification of embedded systems, both for safety and security concerns. More specifically, I am interested in using formal methods for verification at various abstraction level, from the transistor-level to the CPU level. I am also interested in compilation, especially the low-level aspects of RISC-V compilation, and the integration of counter-measures at compile time.",
  "myResearchProjectTitle": "Research Project",
  "myResume": "My resume (in French)",
  "mySAP": "Data science",
  "mySAPTitle": "Engineering internship",
  "mySelfJobProposal": "If you are interested in my research activities, do not hesitate to contact me to discuss opportunities for an internship, a thesis or a postdoc (even if no job proposal does fit your need!).",
  "mySeptember": "September",
  "mySlsSite": "SLS team website",
  "mySoftware": "Software",
  "mySummary": "Summary",
  "mySupervisedStudents": "Supervised Students",
  "mySxCProjectContext": "ANR SxC",
  "mySxCProjectTitle": "\"Shannon meets Cray\"",
  "myTODAESAuthorVersion": "Author version on ArXiV",
  "myTODAESStatus": "In ACM Transactions on Design Automation of Electronic Systems (TODAES).",
  "myTODO": "Whoops... There is nothing here !",
  "myTalks": "Scientific Talks",
  "myTeaching": "Teaching",
  "myTeachingIntro": "Current lectures (in French)",
  "myTeachingIntroPast": "Past lectures (in French)",
  "myTeachingTitle": "Teaching",
  "myTeachingTraining": "Pedagogical training",
  "myThematics": "Topics",
  "myThesisTemplate": "LaTeX sources for the generation of my PhD dissertation.",
  "myThesisTemplateName": "PhD manuscript",
  "myTmpTeachingIntro": "Teaching as a non permanent staff (2018-2023)",
  "myUE": "Class",
  "myUFRSite": "UFR IM²AG website",
  "myUsefulLinks": "Useful links:",
  "myVerificationTitle": "Modeling and Verification of Low-Level Systems",
  "myVerimagSite": "Verimag lab website",
  "myVolume": "Hours",
  "myWebsite": "Website:",
  "myWith": "with",
  "myYear": "Year",
  "noPositionOpened": "No position is available at the moment.\nHowever, if you are interested in my research activities, do not hesitate to contact me to discuss opportunities for an internship, a thesis or a postdoc!"
}
