Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May  2 10:04:45 2019
| Host         : saverio-UX530UX running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps7_0_50M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps7_0_50M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May  2 10:04:44 2019
| Host         : saverio-UX530UX running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Apr 26 13:06:59 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Apr 26 13:03:30 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Apr 26 12:49:02 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 23 12:53:49 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 23 12:50:24 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 23 12:41:19 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 23 12:07:26 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 21 21:11:17 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 21 20:59:15 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 21 19:58:21 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Apr 19 14:51:27 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myIntGPIO_0_0'. These changes may impact your design.


-Upgrade has removed port 'irq_to_led'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Apr 19 12:59:39 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myIntGPIO_0_0'. These changes may impact your design.


-Upgrade has added port 'irq_to_led'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Apr 19 12:57:04 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Apr 18 18:05:39 2019
| Host         : andrea-X580VD running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIntGPIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIntGPIO_0_0 (user.org:user:myIntGPIO:1.0) from (Rev. 2) to (Rev. 3)

