
*** Running vivado
    with args -log nexys_RS232.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nexys_RS232.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Oct 14 23:29:49 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source nexys_RS232.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 551.910 ; gain = 238.539
Command: read_checkpoint -auto_incremental -incremental C:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.srcs/utils_1/imports/synth_1/nexys_RS232.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.srcs/utils_1/imports/synth_1/nexys_RS232.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top nexys_RS232 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1428.922 ; gain = 447.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nexys_RS232' [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/Nexys_RS232.vhd:55]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.runs/synth_1/.Xil/Vivado-5976-DESKTOP-NDA5VSL/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'clk_20MHz' of component 'clk_wiz_0' [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/Nexys_RS232.vhd:161]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.runs/synth_1/.Xil/Vivado-5976-DESKTOP-NDA5VSL/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'RS232top' declared at 'C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/RS232top.vhd:6' bound to instance 'UUT' of component 'RS232top' [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/Nexys_RS232.vhd:167]
INFO: [Synth 8-638] synthesizing module 'RS232top' [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/RS232top.vhd:28]
INFO: [Synth 8-3491] module 'trx' declared at 'C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/fifo.srcs/sources_1/new/trx.vhd:6' bound to instance 'Transmitter' of component 'trx' [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/RS232top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'trx' [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/fifo.srcs/sources_1/new/trx.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'trx' (0#1) [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/fifo.srcs/sources_1/new/trx.vhd:16]
INFO: [Synth 8-3491] module 'rrx' declared at 'C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/fifo.srcs/sources_1/new/rrx.vhd:27' bound to instance 'Receiver' of component 'rrx' [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/RS232top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'rrx' [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/fifo.srcs/sources_1/new/rrx.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'rrx' (0#1) [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/fifo.srcs/sources_1/new/rrx.vhd:35]
INFO: [Synth 8-3491] module 'shiftregister' declared at 'C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/fifo.srcs/sources_1/new/shiftregister.vhd:5' bound to instance 'Shift' of component 'ShiftRegister' [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/RS232top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'shiftregister' [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/fifo.srcs/sources_1/new/shiftregister.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'shiftregister' (0#1) [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/fifo.srcs/sources_1/new/shiftregister.vhd:14]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.runs/synth_1/.Xil/Vivado-5976-DESKTOP-NDA5VSL/realtime/fifo_stub.vhdl:6' bound to instance 'Internal_memory' of component 'fifo' [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/RS232top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.runs/synth_1/.Xil/Vivado-5976-DESKTOP-NDA5VSL/realtime/fifo_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'RS232top' (0#1) [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/RS232top.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'nexys_RS232' (0#1) [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/Nexys_RS232.vhd:55]
WARNING: [Synth 8-3917] design nexys_RS232 has port CA driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CB driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CC driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CD driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CE driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CF driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CG driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[7] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[6] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[5] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[4] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[3] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[2] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[1] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[0] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port LED[8] driven by constant 0
WARNING: [Synth 8-7129] Port SW[14] in module nexys_RS232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module nexys_RS232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module nexys_RS232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module nexys_RS232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module nexys_RS232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module nexys_RS232 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1544.945 ; gain = 563.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1544.945 ; gain = 563.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1544.945 ; gain = 563.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1544.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_20MHz'
Finished Parsing XDC File [c:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_20MHz'
Parsing XDC File [c:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.gen/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'UUT/Internal_memory'
Finished Parsing XDC File [c:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.gen/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'UUT/Internal_memory'
Parsing XDC File [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/Nexys_RS232.xdc]
Finished Parsing XDC File [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/Nexys_RS232.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/worbb/Downloads/Prueba placa/Prueba placa/fifo/Nexys_RS232.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys_RS232_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys_RS232_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1556.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1556.195 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_20MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UUT/Internal_memory. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'trx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'rrx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                startbit |                               01 |                               01
                senddata |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'trx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                startbit |                             0010 |                               01
                 rcvdata |                             0100 |                               10
                 stopbit |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'rrx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design nexys_RS232 has port CA driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CB driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CC driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CD driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CE driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CF driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port CG driven by constant 1
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[7] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[6] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[5] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[4] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[3] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[2] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[1] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port AN[0] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design nexys_RS232 has port LED[8] driven by constant 0
WARNING: [Synth 8-7129] Port SW[14] in module nexys_RS232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module nexys_RS232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module nexys_RS232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module nexys_RS232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module nexys_RS232 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module nexys_RS232 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |fifo          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |fifo_bbox      |     1|
|3     |CARRY4         |     7|
|4     |LUT1           |     1|
|5     |LUT2           |    34|
|6     |LUT3           |    14|
|7     |LUT4           |    13|
|8     |LUT5           |    17|
|9     |LUT6           |    29|
|10    |FDCE           |    80|
|11    |FDPE           |     3|
|12    |FDRE           |     1|
|13    |IBUF           |    13|
|14    |OBUF           |    33|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1556.195 ; gain = 574.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1556.195 ; gain = 563.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1556.195 ; gain = 574.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1556.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1556.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7082d7ac
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1556.195 ; gain = 991.395
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1556.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/worbb/Desktop/Electronics/LCSE/RS232/RS232.runs/synth_1/nexys_RS232.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file nexys_RS232_utilization_synth.rpt -pb nexys_RS232_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 23:30:51 2024...
