vhdl code:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Halfadder is
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
S : out STD_LOGIC;
C : out STD_LOGIC);
end Halfadder; architecture Behavioral
of Halfadder is begin
S <= A XOR B ; C
<= A AND B ;
end Behavioral;

VHDL Test Banch
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY ha1 IS
END ha1;
ARCHITECTURE behavior OF ha1 IS
COMPONENT Halfadder
PORT(
A : IN std_logic;
B : IN std_logic;
S : OUT std_logic;
C : OUT std_logic
);
END COMPONENT;
--Inputs signal A :
std_logic := '0'; signal B :
std_logic := '0';
--Outputs signal S :
std_logic; signal C :
std_logic;
-- No clocks detected in port list. Replace <clock> below with
-- appropriate port name
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: Halfadder PORT MAP (
A => A,
B => B,
S => S,
C => C
);
-- Stimulus process
stim_proc: process
begin
A <= '0';
B <= '0';
wait for 100 ns;
A <= '1';
B <= '0';
wait for 100 ns;
A <= '0';
B <= '1';
wait for 100 ns;
A <= '1';
B <= '1';
wait for 100 ns;
end process;
END;
