// Seed: 3759791776
module module_0 (
    input tri1 id_0
);
  wire id_2;
  assign id_3 = id_0;
  supply0 id_4 = id_4, id_5;
  assign id_4 = id_4;
  assign id_3 = id_5;
  logic [7:0] id_6 = id_6[1];
  wire id_7;
  assign module_1.id_2 = 0;
  wire id_8;
endmodule
program module_1 (
    input  wand id_0,
    output wire id_1,
    input  wor  id_2
);
  id_4 :
  assert property (@(id_0 or negedge -1'b0) id_0) $display;
  wire id_5;
  assign id_4 = id_4 == id_4 + id_0;
  module_0 modCall_1 (id_4);
  assign id_1 = id_0;
  always id_1 = 1'h0;
  assign id_1 = id_0 - ^1;
endmodule
