<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Tang-Primer-25K\02_2digit_digital_tube_counter\impl\gwsynthesis\02_2digit_digital_tube_counter.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Tang-Primer-25K\02_2digit_digital_tube_counter\src\02_2digit_digital_tube_counter.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Tang-Primer-25K\02_2digit_digital_tube_counter\src\02_2digit_digital_tube_counter.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Mar 16 00:01:00 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>226</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>230</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_1k</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_1k_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>clk_1hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_1hz_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>246.153(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_1k</td>
<td>100.000(MHz)</td>
<td>277.488(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_1hz</td>
<td>100.000(MHz)</td>
<td>473.372(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1k</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.381</td>
<td>u_digit_ones/r_q_1_s0/Q</td>
<td>r_digit_pins_4_s1/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1k:[R]</td>
<td>10.000</td>
<td>-0.161</td>
<td>3.681</td>
</tr>
<tr>
<td>2</td>
<td>6.382</td>
<td>u_digit_ones/r_q_1_s0/Q</td>
<td>r_digit_pins_3_s1/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1k:[R]</td>
<td>10.000</td>
<td>-0.159</td>
<td>3.678</td>
</tr>
<tr>
<td>3</td>
<td>6.396</td>
<td>u_digit_ones/r_q_1_s0/Q</td>
<td>r_digit_pins_6_s1/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1k:[R]</td>
<td>10.000</td>
<td>-0.124</td>
<td>3.629</td>
</tr>
<tr>
<td>4</td>
<td>6.649</td>
<td>u_digit_ones/r_q_1_s0/Q</td>
<td>r_digit_pins_5_s1/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1k:[R]</td>
<td>10.000</td>
<td>-0.118</td>
<td>3.370</td>
</tr>
<tr>
<td>5</td>
<td>6.707</td>
<td>u_digit_tens/r_q_0_s0/Q</td>
<td>r_digit_pins_1_s1/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1k:[R]</td>
<td>10.000</td>
<td>-0.146</td>
<td>3.340</td>
</tr>
<tr>
<td>6</td>
<td>6.730</td>
<td>u_digit_tens/r_q_2_s0/Q</td>
<td>r_digit_pins_2_s1/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1k:[R]</td>
<td>10.000</td>
<td>-0.148</td>
<td>3.319</td>
</tr>
<tr>
<td>7</td>
<td>6.816</td>
<td>u_digit_tens/r_q_0_s0/Q</td>
<td>r_digit_pins_0_s1/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1k:[R]</td>
<td>10.000</td>
<td>-0.136</td>
<td>3.221</td>
</tr>
<tr>
<td>8</td>
<td>6.922</td>
<td>n72_s15/I3</td>
<td>clk_1hz_s0/D</td>
<td>clk_1hz:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-2.655</td>
<td>0.634</td>
</tr>
<tr>
<td>9</td>
<td>7.231</td>
<td>n190_s0/I1</td>
<td>clk_1k_s0/D</td>
<td>clk_1k:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-2.602</td>
<td>0.272</td>
</tr>
<tr>
<td>10</td>
<td>7.888</td>
<td>u_digit_ones/r_q_1_s0/Q</td>
<td>u_digit_tens/r_q_2_s0/CE</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.801</td>
</tr>
<tr>
<td>11</td>
<td>7.888</td>
<td>u_digit_ones/r_q_1_s0/Q</td>
<td>u_digit_tens/r_q_1_s0/CE</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.801</td>
</tr>
<tr>
<td>12</td>
<td>8.132</td>
<td>u_digit_ones/r_q_1_s0/Q</td>
<td>u_digit_tens/r_q_0_s0/CE</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>1.559</td>
</tr>
<tr>
<td>13</td>
<td>8.132</td>
<td>u_digit_ones/r_q_1_s0/Q</td>
<td>u_digit_tens/r_q_3_s0/CE</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>1.559</td>
</tr>
<tr>
<td>14</td>
<td>8.241</td>
<td>u_digit_ones/r_q_1_s0/Q</td>
<td>u_digit_ones/r_q_1_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.695</td>
</tr>
<tr>
<td>15</td>
<td>8.835</td>
<td>u_digit_ones/r_q_1_s0/Q</td>
<td>u_digit_ones/r_q_2_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.101</td>
</tr>
<tr>
<td>16</td>
<td>8.862</td>
<td>u_digit_tens/r_q_1_s0/Q</td>
<td>u_digit_tens/r_q_3_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>1.076</td>
</tr>
<tr>
<td>17</td>
<td>8.863</td>
<td>u_digit_tens/r_q_3_s0/Q</td>
<td>u_digit_tens/r_q_1_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>1.071</td>
</tr>
<tr>
<td>18</td>
<td>8.870</td>
<td>u_digit_tens/r_q_2_s0/Q</td>
<td>u_digit_tens/r_q_2_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.066</td>
</tr>
<tr>
<td>19</td>
<td>8.880</td>
<td>u_digit_ones/r_q_2_s0/Q</td>
<td>u_digit_ones/r_q_3_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.056</td>
</tr>
<tr>
<td>20</td>
<td>8.914</td>
<td>u_digit_ones/r_q_0_s0/Q</td>
<td>u_digit_ones/r_q_0_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.023</td>
</tr>
<tr>
<td>21</td>
<td>9.281</td>
<td>u_digit_tens/r_q_0_s0/Q</td>
<td>u_digit_tens/r_q_0_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>0.655</td>
</tr>
<tr>
<td>22</td>
<td>9.286</td>
<td>r_digit_sel_s0/Q</td>
<td>r_digit_sel_s0/D</td>
<td>clk_1k:[R]</td>
<td>clk_1k:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>0.650</td>
</tr>
<tr>
<td>23</td>
<td>15.938</td>
<td>counter_clk_1hz_0_s1/Q</td>
<td>counter_clk_1hz_7_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.014</td>
<td>3.676</td>
</tr>
<tr>
<td>24</td>
<td>15.938</td>
<td>counter_clk_1hz_0_s1/Q</td>
<td>counter_clk_1hz_8_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.014</td>
<td>3.676</td>
</tr>
<tr>
<td>25</td>
<td>15.938</td>
<td>counter_clk_1hz_0_s1/Q</td>
<td>counter_clk_1hz_9_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.014</td>
<td>3.676</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.272</td>
<td>n190_s0/I1</td>
<td>clk_1k_s0/D</td>
<td>clk_1k:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.371</td>
<td>0.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.132</td>
<td>n72_s15/I3</td>
<td>clk_1hz_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.401</td>
<td>0.329</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>counter_clk_1hz_0_s1/Q</td>
<td>counter_clk_1hz_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>r_digit_sel_s0/Q</td>
<td>r_digit_sel_s0/D</td>
<td>clk_1k:[R]</td>
<td>clk_1k:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>counter_clk_1k_0_s0/Q</td>
<td>counter_clk_1k_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.281</td>
<td>u_digit_tens/r_q_0_s0/Q</td>
<td>u_digit_tens/r_q_0_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>7</td>
<td>0.344</td>
<td>u_digit_ones/r_q_0_s0/Q</td>
<td>u_digit_ones/r_q_1_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>8</td>
<td>0.344</td>
<td>u_digit_ones/r_q_0_s0/Q</td>
<td>u_digit_ones/r_q_2_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>9</td>
<td>0.347</td>
<td>u_digit_tens/r_q_1_s0/Q</td>
<td>u_digit_tens/r_q_2_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.372</td>
</tr>
<tr>
<td>10</td>
<td>0.347</td>
<td>u_digit_tens/r_q_1_s0/Q</td>
<td>u_digit_tens/r_q_1_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.372</td>
</tr>
<tr>
<td>11</td>
<td>0.347</td>
<td>u_digit_tens/r_q_3_s0/Q</td>
<td>u_digit_tens/r_q_3_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.372</td>
</tr>
<tr>
<td>12</td>
<td>0.375</td>
<td>u_digit_ones/r_q_1_s0/Q</td>
<td>u_digit_ones/r_q_3_s0/D</td>
<td>clk_1hz:[R]</td>
<td>clk_1hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.400</td>
</tr>
<tr>
<td>13</td>
<td>0.394</td>
<td>counter_clk_1k_3_s0/Q</td>
<td>counter_clk_1k_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>14</td>
<td>0.394</td>
<td>counter_clk_1k_7_s0/Q</td>
<td>counter_clk_1k_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>15</td>
<td>0.394</td>
<td>counter_clk_1k_9_s0/Q</td>
<td>counter_clk_1k_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>16</td>
<td>0.394</td>
<td>counter_clk_1k_13_s0/Q</td>
<td>counter_clk_1k_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>17</td>
<td>0.394</td>
<td>counter_clk_1k_15_s0/Q</td>
<td>counter_clk_1k_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>18</td>
<td>0.394</td>
<td>counter_clk_1k_19_s0/Q</td>
<td>counter_clk_1k_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>19</td>
<td>0.394</td>
<td>counter_clk_1k_21_s0/Q</td>
<td>counter_clk_1k_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>20</td>
<td>0.394</td>
<td>counter_clk_1hz_3_s0/Q</td>
<td>counter_clk_1hz_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>21</td>
<td>0.394</td>
<td>counter_clk_1hz_7_s0/Q</td>
<td>counter_clk_1hz_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>22</td>
<td>0.394</td>
<td>counter_clk_1hz_9_s0/Q</td>
<td>counter_clk_1hz_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>23</td>
<td>0.394</td>
<td>counter_clk_1hz_13_s0/Q</td>
<td>counter_clk_1hz_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>24</td>
<td>0.394</td>
<td>counter_clk_1hz_19_s0/Q</td>
<td>counter_clk_1hz_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>25</td>
<td>0.394</td>
<td>counter_clk_1hz_21_s0/Q</td>
<td>counter_clk_1hz_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.177</td>
<td>3.427</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk_1k</td>
<td>r_digit_pins_4_s1</td>
</tr>
<tr>
<td>2</td>
<td>3.178</td>
<td>3.428</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk_1k</td>
<td>r_digit_pins_3_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.188</td>
<td>3.438</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk_1k</td>
<td>r_digit_pins_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.188</td>
<td>3.438</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk_1k</td>
<td>r_digit_pins_2_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.188</td>
<td>3.438</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk_1k</td>
<td>r_digit_sel_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.189</td>
<td>3.439</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk_1k</td>
<td>r_digit_pins_6_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.191</td>
<td>3.441</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk_1k</td>
<td>r_digit_pins_5_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.193</td>
<td>3.443</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk_1k</td>
<td>r_digit_pins_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.226</td>
<td>3.476</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_1k</td>
<td>r_digit_pins_4_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.227</td>
<td>3.477</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk_1k</td>
<td>r_digit_pins_3_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.659</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_digit_pins_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/Q</td>
</tr>
<tr>
<td>3.342</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>n247_s1/I3</td>
</tr>
<tr>
<td>3.858</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" background: #97FFFF;">n247_s1/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td>n247_s0/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td style=" background: #97FFFF;">n247_s0/F</td>
</tr>
<tr>
<td>6.278</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">r_digit_pins_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>12.758</td>
<td>2.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>r_digit_pins_4_s1/CLK</td>
</tr>
<tr>
<td>12.723</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_digit_pins_4_s1</td>
</tr>
<tr>
<td>12.659</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>r_digit_pins_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.014, 27.538%; route: 2.285, 62.071%; tC2Q: 0.382, 10.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.758, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_digit_pins_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/Q</td>
</tr>
<tr>
<td>3.342</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td>n248_s2/I1</td>
</tr>
<tr>
<td>3.863</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td style=" background: #97FFFF;">n248_s2/F</td>
</tr>
<tr>
<td>3.866</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>n248_s0/I1</td>
</tr>
<tr>
<td>4.392</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">n248_s0/F</td>
</tr>
<tr>
<td>6.274</td>
<td>1.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">r_digit_pins_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>12.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>r_digit_pins_3_s1/CLK</td>
</tr>
<tr>
<td>12.721</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_digit_pins_3_s1</td>
</tr>
<tr>
<td>12.657</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>r_digit_pins_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.048, 28.484%; route: 2.248, 61.115%; tC2Q: 0.382, 10.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_digit_pins_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/Q</td>
</tr>
<tr>
<td>3.537</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>n245_s2/I1</td>
</tr>
<tr>
<td>4.034</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">n245_s2/F</td>
</tr>
<tr>
<td>4.192</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td>n245_s0/I1</td>
</tr>
<tr>
<td>4.653</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">n245_s0/F</td>
</tr>
<tr>
<td>6.226</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td style=" font-weight:bold;">r_digit_pins_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>12.721</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td>r_digit_pins_6_s1/CLK</td>
</tr>
<tr>
<td>12.686</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_digit_pins_6_s1</td>
</tr>
<tr>
<td>12.622</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[B]</td>
<td>r_digit_pins_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 26.421%; route: 2.288, 63.038%; tC2Q: 0.382, 10.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_digit_pins_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/Q</td>
</tr>
<tr>
<td>3.537</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>n246_s1/I1</td>
</tr>
<tr>
<td>4.063</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">n246_s1/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>n246_s0/I0</td>
</tr>
<tr>
<td>4.527</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" background: #97FFFF;">n246_s0/F</td>
</tr>
<tr>
<td>5.967</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">r_digit_pins_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>12.715</td>
<td>2.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>r_digit_pins_5_s1/CLK</td>
</tr>
<tr>
<td>12.680</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_digit_pins_5_s1</td>
</tr>
<tr>
<td>12.616</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>r_digit_pins_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.118</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.987, 29.303%; route: 2.000, 59.347%; tC2Q: 0.382, 11.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.715, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_tens/r_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_digit_pins_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/r_q_0_s0/CLK</td>
</tr>
<tr>
<td>2.981</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_0_s0/Q</td>
</tr>
<tr>
<td>3.484</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>n250_s2/I1</td>
</tr>
<tr>
<td>4.000</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">n250_s2/F</td>
</tr>
<tr>
<td>4.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td>n250_s0/I1</td>
</tr>
<tr>
<td>4.500</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[3][B]</td>
<td style=" background: #97FFFF;">n250_s0/F</td>
</tr>
<tr>
<td>5.939</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">r_digit_pins_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>12.744</td>
<td>2.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>r_digit_pins_1_s1/CLK</td>
</tr>
<tr>
<td>12.709</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_digit_pins_1_s1</td>
</tr>
<tr>
<td>12.646</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>r_digit_pins_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.014, 30.352%; route: 1.944, 58.196%; tC2Q: 0.382, 11.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_tens/r_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_digit_pins_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>u_digit_tens/r_q_2_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_2_s0/Q</td>
</tr>
<tr>
<td>3.339</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>n249_s1/I2</td>
</tr>
<tr>
<td>3.866</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" background: #97FFFF;">n249_s1/F</td>
</tr>
<tr>
<td>3.868</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>n249_s0/I0</td>
</tr>
<tr>
<td>4.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" background: #97FFFF;">n249_s0/F</td>
</tr>
<tr>
<td>5.916</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td style=" font-weight:bold;">r_digit_pins_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>12.744</td>
<td>2.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td>r_digit_pins_2_s1/CLK</td>
</tr>
<tr>
<td>12.709</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_digit_pins_2_s1</td>
</tr>
<tr>
<td>12.646</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[A]</td>
<td>r_digit_pins_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.148</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 31.412%; route: 1.894, 57.062%; tC2Q: 0.382, 11.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.744, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_tens/r_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_digit_pins_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/r_q_0_s0/CLK</td>
</tr>
<tr>
<td>2.981</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_0_s0/Q</td>
</tr>
<tr>
<td>3.349</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>n251_s1/I0</td>
</tr>
<tr>
<td>3.865</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">n251_s1/F</td>
</tr>
<tr>
<td>3.867</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td>n251_s0/I0</td>
</tr>
<tr>
<td>4.384</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td style=" background: #97FFFF;">n251_s0/F</td>
</tr>
<tr>
<td>5.820</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">r_digit_pins_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>12.735</td>
<td>2.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>r_digit_pins_0_s1/CLK</td>
</tr>
<tr>
<td>12.700</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>r_digit_pins_0_s1</td>
</tr>
<tr>
<td>12.636</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>r_digit_pins_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.033, 32.053%; route: 1.806, 56.073%; tC2Q: 0.382, 11.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>n72_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1hz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>15.118</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">n72_s15/I3</td>
</tr>
<tr>
<td>15.634</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">n72_s15/F</td>
</tr>
<tr>
<td>15.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">clk_1hz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.655</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/CLK</td>
</tr>
<tr>
<td>22.620</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz_s0</td>
</tr>
<tr>
<td>22.556</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.655</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 81.460%; route: 0.000, 0.000%; tC2Q: 0.118, 18.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.706%; route: 1.972, 74.294%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>n190_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1k_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1k:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>15.010</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">n190_s0/I1</td>
</tr>
<tr>
<td>15.273</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">n190_s0/F</td>
</tr>
<tr>
<td>15.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">clk_1k_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.603</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/CLK</td>
</tr>
<tr>
<td>22.568</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_1k_s0</td>
</tr>
<tr>
<td>22.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 96.330%; route: 0.000, 0.000%; tC2Q: 0.010, 3.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>enable_tens_s2/I0</td>
</tr>
<tr>
<td>3.668</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">enable_tens_s2/F</td>
</tr>
<tr>
<td>4.398</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>u_digit_tens/r_q_2_s0/CLK</td>
</tr>
<tr>
<td>12.286</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>u_digit_tens/r_q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 28.938%; route: 0.898, 49.827%; tC2Q: 0.382, 21.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>enable_tens_s2/I0</td>
</tr>
<tr>
<td>3.668</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">enable_tens_s2/F</td>
</tr>
<tr>
<td>4.398</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>u_digit_tens/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>12.286</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>u_digit_tens/r_q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 28.938%; route: 0.898, 49.827%; tC2Q: 0.382, 21.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>enable_tens_s2/I0</td>
</tr>
<tr>
<td>3.668</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">enable_tens_s2/F</td>
</tr>
<tr>
<td>4.156</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.599</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/r_q_0_s0/CLK</td>
</tr>
<tr>
<td>12.288</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/r_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 33.440%; route: 0.655, 42.021%; tC2Q: 0.382, 24.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.599, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>enable_tens_s2/I0</td>
</tr>
<tr>
<td>3.668</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">enable_tens_s2/F</td>
</tr>
<tr>
<td>4.156</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.599</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>u_digit_tens/r_q_3_s0/CLK</td>
</tr>
<tr>
<td>12.288</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>u_digit_tens/r_q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 33.440%; route: 0.655, 42.021%; tC2Q: 0.382, 24.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.599, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>enable_tens_s2/I0</td>
</tr>
<tr>
<td>3.668</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">enable_tens_s2/F</td>
</tr>
<tr>
<td>3.831</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/n15_s2/I0</td>
</tr>
<tr>
<td>4.292</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">u_digit_ones/n15_s2/F</td>
</tr>
<tr>
<td>4.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>12.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.982, 57.965%; route: 0.330, 19.469%; tC2Q: 0.382, 22.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_ones/r_q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/Q</td>
</tr>
<tr>
<td>3.182</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_digit_ones/n14_s2/I1</td>
</tr>
<tr>
<td>3.698</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_digit_ones/n14_s2/F</td>
</tr>
<tr>
<td>3.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_digit_ones/r_q_2_s0/CLK</td>
</tr>
<tr>
<td>12.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_digit_ones/r_q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 46.879%; route: 0.202, 18.388%; tC2Q: 0.382, 34.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_tens/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>u_digit_tens/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C34[0][B]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_1_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>u_digit_tens/n13_s2/I1</td>
</tr>
<tr>
<td>3.673</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">u_digit_tens/n13_s2/F</td>
</tr>
<tr>
<td>3.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.599</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>u_digit_tens/r_q_3_s0/CLK</td>
</tr>
<tr>
<td>12.535</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>u_digit_tens/r_q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 48.897%; route: 0.168, 15.563%; tC2Q: 0.382, 35.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.599, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_tens/r_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>u_digit_tens/r_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.981</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R18C34[0][B]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_3_s0/Q</td>
</tr>
<tr>
<td>3.144</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>u_digit_tens/n15_s2/I0</td>
</tr>
<tr>
<td>3.670</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">u_digit_tens/n15_s2/F</td>
</tr>
<tr>
<td>3.670</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>u_digit_tens/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>12.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>u_digit_tens/r_q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 49.125%; route: 0.162, 15.169%; tC2Q: 0.382, 35.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_tens/r_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>u_digit_tens/r_q_2_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_2_s0/Q</td>
</tr>
<tr>
<td>3.147</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>u_digit_tens/n14_s2/I2</td>
</tr>
<tr>
<td>3.663</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">u_digit_tens/n14_s2/F</td>
</tr>
<tr>
<td>3.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>u_digit_tens/r_q_2_s0/CLK</td>
</tr>
<tr>
<td>12.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>u_digit_tens/r_q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 48.417%; route: 0.167, 15.709%; tC2Q: 0.382, 35.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_ones/r_q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_digit_ones/r_q_2_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C34[2][A]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_2_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>u_digit_ones/n13_s2/I2</td>
</tr>
<tr>
<td>3.653</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">u_digit_ones/n13_s2/F</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>u_digit_ones/r_q_3_s0/CLK</td>
</tr>
<tr>
<td>12.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>u_digit_ones/r_q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 49.822%; route: 0.147, 13.964%; tC2Q: 0.382, 36.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_ones/r_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td>u_digit_ones/r_q_0_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C34[1][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_0_s0/Q</td>
</tr>
<tr>
<td>3.158</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td>u_digit_ones/n16_s4/I0</td>
</tr>
<tr>
<td>3.619</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td style=" background: #97FFFF;">u_digit_ones/n16_s4/F</td>
</tr>
<tr>
<td>3.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.597</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td>u_digit_ones/r_q_0_s0/CLK</td>
</tr>
<tr>
<td>12.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[1][B]</td>
<td>u_digit_ones/r_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 45.110%; route: 0.179, 17.482%; tC2Q: 0.382, 37.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.597, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_tens/r_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/r_q_0_s0/CLK</td>
</tr>
<tr>
<td>2.981</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_0_s0/Q</td>
</tr>
<tr>
<td>2.991</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/n16_s4/I0</td>
</tr>
<tr>
<td>3.254</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">u_digit_tens/n16_s4/F</td>
</tr>
<tr>
<td>3.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>12.599</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/r_q_0_s0/CLK</td>
</tr>
<tr>
<td>12.535</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/r_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 40.076%; route: 0.010, 1.527%; tC2Q: 0.382, 58.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.599, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_digit_sel_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_digit_sel_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>2.742</td>
<td>2.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>r_digit_sel_s0/CLK</td>
</tr>
<tr>
<td>3.124</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">r_digit_sel_s0/Q</td>
</tr>
<tr>
<td>3.129</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>n228_s2/I0</td>
</tr>
<tr>
<td>3.392</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">n228_s2/F</td>
</tr>
<tr>
<td>3.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">r_digit_sel_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>12.742</td>
<td>2.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>r_digit_sel_s0/CLK</td>
</tr>
<tr>
<td>12.678</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>r_digit_sel_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.742, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 40.385%; route: 0.005, 0.769%; tC2Q: 0.382, 58.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.742, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1hz_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1hz_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.653</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>counter_clk_1hz_0_s1/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>n72_s9/I3</td>
</tr>
<tr>
<td>3.903</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">n72_s9/F</td>
</tr>
<tr>
<td>4.045</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.543</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.890</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>n72_s1/I1</td>
</tr>
<tr>
<td>5.152</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">n72_s1/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>n40_s2/I0</td>
</tr>
<tr>
<td>5.707</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">n40_s2/F</td>
</tr>
<tr>
<td>6.329</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>counter_clk_1hz_7_s0/CLK</td>
</tr>
<tr>
<td>22.266</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>counter_clk_1hz_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.730%; route: 1.970, 74.270%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.465, 39.850%; route: 1.829, 49.745%; tC2Q: 0.382, 10.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1hz_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1hz_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.653</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>counter_clk_1hz_0_s1/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>n72_s9/I3</td>
</tr>
<tr>
<td>3.903</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">n72_s9/F</td>
</tr>
<tr>
<td>4.045</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.543</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.890</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>n72_s1/I1</td>
</tr>
<tr>
<td>5.152</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">n72_s1/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>n40_s2/I0</td>
</tr>
<tr>
<td>5.707</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">n40_s2/F</td>
</tr>
<tr>
<td>6.329</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td style=" font-weight:bold;">counter_clk_1hz_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>counter_clk_1hz_8_s0/CLK</td>
</tr>
<tr>
<td>22.266</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>counter_clk_1hz_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.730%; route: 1.970, 74.270%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.465, 39.850%; route: 1.829, 49.745%; tC2Q: 0.382, 10.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1hz_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1hz_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.653</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>counter_clk_1hz_0_s1/CLK</td>
</tr>
<tr>
<td>3.035</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_0_s1/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>n72_s9/I3</td>
</tr>
<tr>
<td>3.903</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">n72_s9/F</td>
</tr>
<tr>
<td>4.045</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td>n72_s4/I0</td>
</tr>
<tr>
<td>4.543</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C31[3][B]</td>
<td style=" background: #97FFFF;">n72_s4/F</td>
</tr>
<tr>
<td>4.890</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>n72_s1/I1</td>
</tr>
<tr>
<td>5.152</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">n72_s1/F</td>
</tr>
<tr>
<td>5.292</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>n40_s2/I0</td>
</tr>
<tr>
<td>5.707</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">n40_s2/F</td>
</tr>
<tr>
<td>6.329</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>counter_clk_1hz_9_s0/CLK</td>
</tr>
<tr>
<td>22.266</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>counter_clk_1hz_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.730%; route: 1.970, 74.270%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.465, 39.850%; route: 1.829, 49.745%; tC2Q: 0.382, 10.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>n190_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1k_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>20.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">n190_s0/I1</td>
</tr>
<tr>
<td>20.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">n190_s0/F</td>
</tr>
<tr>
<td>20.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">clk_1k_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/CLK</td>
</tr>
<tr>
<td>21.406</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_1k_s0</td>
</tr>
<tr>
<td>21.431</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.371</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>n72_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1hz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>20.081</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">n72_s15/I3</td>
</tr>
<tr>
<td>20.329</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">n72_s15/F</td>
</tr>
<tr>
<td>20.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">clk_1hz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/CLK</td>
</tr>
<tr>
<td>21.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz_s0</td>
</tr>
<tr>
<td>21.460</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 75.380%; route: 0.000, 0.000%; tC2Q: 0.081, 24.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1hz_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1hz_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>counter_clk_1hz_0_s1/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_0_s1/Q</td>
</tr>
<tr>
<td>1.546</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>n38_s3/I0</td>
</tr>
<tr>
<td>1.699</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">n38_s3/F</td>
</tr>
<tr>
<td>1.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>counter_clk_1hz_0_s1/CLK</td>
</tr>
<tr>
<td>1.424</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>counter_clk_1hz_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_digit_sel_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_digit_sel_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>r_digit_sel_s0/CLK</td>
</tr>
<tr>
<td>1.252</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">r_digit_sel_s0/Q</td>
</tr>
<tr>
<td>1.258</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>n228_s2/I0</td>
</tr>
<tr>
<td>1.411</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" background: #97FFFF;">n228_s2/F</td>
</tr>
<tr>
<td>1.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">r_digit_sel_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C31[0][A]</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>r_digit_sel_s0/CLK</td>
</tr>
<tr>
<td>1.136</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>r_digit_sel_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.111, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.111, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1k_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1k_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>counter_clk_1k_0_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_0_s0/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>n164_s2/I0</td>
</tr>
<tr>
<td>1.678</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>1.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>counter_clk_1k_0_s0/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>counter_clk_1k_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_tens/r_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/r_q_0_s0/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_0_s0/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/n16_s4/I0</td>
</tr>
<tr>
<td>1.343</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">u_digit_tens/n16_s4/F</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/r_q_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>u_digit_tens/r_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td>u_digit_ones/r_q_0_s0/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R17C34[1][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_0_s0/Q</td>
</tr>
<tr>
<td>1.252</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/n15_s2/I1</td>
</tr>
<tr>
<td>1.405</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">u_digit_ones/n15_s2/F</td>
</tr>
<tr>
<td>1.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_ones/r_q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][B]</td>
<td>u_digit_ones/r_q_0_s0/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R17C34[1][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_0_s0/Q</td>
</tr>
<tr>
<td>1.252</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_digit_ones/n14_s2/I0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" background: #97FFFF;">u_digit_ones/n14_s2/F</td>
</tr>
<tr>
<td>1.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_digit_ones/r_q_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>u_digit_ones/r_q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_tens/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>u_digit_tens/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R17C34[0][B]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_1_s0/Q</td>
</tr>
<tr>
<td>1.255</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>u_digit_tens/n14_s2/I1</td>
</tr>
<tr>
<td>1.408</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">u_digit_tens/n14_s2/F</td>
</tr>
<tr>
<td>1.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>u_digit_tens/r_q_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>u_digit_tens/r_q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.129%; route: 0.078, 20.968%; tC2Q: 0.141, 37.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_tens/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>u_digit_tens/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R17C34[0][B]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_1_s0/Q</td>
</tr>
<tr>
<td>1.255</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>u_digit_tens/n15_s2/I2</td>
</tr>
<tr>
<td>1.408</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">u_digit_tens/n15_s2/F</td>
</tr>
<tr>
<td>1.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>u_digit_tens/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>u_digit_tens/r_q_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.129%; route: 0.078, 20.968%; tC2Q: 0.141, 37.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_tens/r_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_tens/r_q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>u_digit_tens/r_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R18C34[0][B]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_3_s0/Q</td>
</tr>
<tr>
<td>1.256</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>u_digit_tens/n13_s2/I3</td>
</tr>
<tr>
<td>1.409</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">u_digit_tens/n13_s2/F</td>
</tr>
<tr>
<td>1.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" font-weight:bold;">u_digit_tens/r_q_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>u_digit_tens/r_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>u_digit_tens/r_q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.129%; route: 0.078, 20.968%; tC2Q: 0.141, 37.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_digit_ones/r_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_digit_ones/r_q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>u_digit_ones/r_q_1_s0/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R17C34[2][B]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_1_s0/Q</td>
</tr>
<tr>
<td>1.283</td>
<td>0.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>u_digit_ones/n13_s2/I1</td>
</tr>
<tr>
<td>1.436</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">u_digit_ones/n13_s2/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" font-weight:bold;">u_digit_ones/r_q_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C33[0][A]</td>
<td>clk_1hz_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>u_digit_ones/r_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C34[1][A]</td>
<td>u_digit_ones/r_q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.250%; route: 0.103, 25.750%; tC2Q: 0.144, 36.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1k_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1k_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>counter_clk_1k_3_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_3_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C30[1][A]</td>
<td>n161_s/I1</td>
</tr>
<tr>
<td>1.783</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" background: #97FFFF;">n161_s/SUM</td>
</tr>
<tr>
<td>1.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>counter_clk_1k_3_s0/CLK</td>
</tr>
<tr>
<td>1.389</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>counter_clk_1k_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1k_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1k_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>counter_clk_1k_7_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_7_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C31[0][A]</td>
<td>n157_s/I1</td>
</tr>
<tr>
<td>1.779</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" background: #97FFFF;">n157_s/SUM</td>
</tr>
<tr>
<td>1.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>counter_clk_1k_7_s0/CLK</td>
</tr>
<tr>
<td>1.385</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>counter_clk_1k_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1k_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1k_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>counter_clk_1k_9_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_9_s0/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C31[1][A]</td>
<td>n155_s/I1</td>
</tr>
<tr>
<td>1.779</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" background: #97FFFF;">n155_s/SUM</td>
</tr>
<tr>
<td>1.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>counter_clk_1k_9_s0/CLK</td>
</tr>
<tr>
<td>1.385</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>counter_clk_1k_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1k_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1k_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>counter_clk_1k_13_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_13_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C32[0][A]</td>
<td>n151_s/I1</td>
</tr>
<tr>
<td>1.783</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">n151_s/SUM</td>
</tr>
<tr>
<td>1.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>counter_clk_1k_13_s0/CLK</td>
</tr>
<tr>
<td>1.389</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>counter_clk_1k_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1k_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1k_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>counter_clk_1k_15_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_15_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C32[1][A]</td>
<td>n149_s/I1</td>
</tr>
<tr>
<td>1.783</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">n149_s/SUM</td>
</tr>
<tr>
<td>1.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>counter_clk_1k_15_s0/CLK</td>
</tr>
<tr>
<td>1.389</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>counter_clk_1k_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1k_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1k_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>counter_clk_1k_19_s0/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_19_s0/Q</td>
</tr>
<tr>
<td>1.527</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C33[0][A]</td>
<td>n145_s/I1</td>
</tr>
<tr>
<td>1.787</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">n145_s/SUM</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>counter_clk_1k_19_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>counter_clk_1k_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1k_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1k_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>counter_clk_1k_21_s0/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C33[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_21_s0/Q</td>
</tr>
<tr>
<td>1.527</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C33[1][A]</td>
<td>n143_s/I1</td>
</tr>
<tr>
<td>1.787</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" background: #97FFFF;">n143_s/SUM</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1k_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>counter_clk_1k_21_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>counter_clk_1k_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1hz_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1hz_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>counter_clk_1hz_3_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_3_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>1.805</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">n35_s/SUM</td>
</tr>
<tr>
<td>1.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>counter_clk_1hz_3_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C30[1][A]</td>
<td>counter_clk_1hz_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1hz_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1hz_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>counter_clk_1hz_7_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_7_s0/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[0][A]</td>
<td>n31_s/I1</td>
</tr>
<tr>
<td>1.801</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">n31_s/SUM</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>counter_clk_1hz_7_s0/CLK</td>
</tr>
<tr>
<td>1.407</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>counter_clk_1hz_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1hz_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1hz_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>counter_clk_1hz_9_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_9_s0/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C31[1][A]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>1.801</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>counter_clk_1hz_9_s0/CLK</td>
</tr>
<tr>
<td>1.407</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>counter_clk_1hz_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1hz_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1hz_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>counter_clk_1hz_13_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_13_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C32[0][A]</td>
<td>n25_s/I1</td>
</tr>
<tr>
<td>1.805</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" background: #97FFFF;">n25_s/SUM</td>
</tr>
<tr>
<td>1.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>counter_clk_1hz_13_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>counter_clk_1hz_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1hz_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1hz_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>counter_clk_1hz_19_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C33[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_19_s0/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[0][A]</td>
<td>n19_s/I1</td>
</tr>
<tr>
<td>1.809</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td style=" background: #97FFFF;">n19_s/SUM</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>counter_clk_1hz_19_s0/CLK</td>
</tr>
<tr>
<td>1.415</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>counter_clk_1hz_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_clk_1hz_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_clk_1hz_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>counter_clk_1hz_21_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_21_s0/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>n17_s/I1</td>
</tr>
<tr>
<td>1.809</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">n17_s/SUM</td>
</tr>
<tr>
<td>1.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">counter_clk_1hz_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>58</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>counter_clk_1hz_21_s0/CLK</td>
</tr>
<tr>
<td>1.415</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>counter_clk_1hz_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.427</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_digit_pins_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>2.758</td>
<td>2.758</td>
<td>tNET</td>
<td>RR</td>
<td>r_digit_pins_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>r_digit_pins_4_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.178</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.428</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_digit_pins_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>2.756</td>
<td>2.756</td>
<td>tNET</td>
<td>RR</td>
<td>r_digit_pins_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>6.184</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>r_digit_pins_3_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_digit_pins_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>2.744</td>
<td>2.744</td>
<td>tNET</td>
<td>RR</td>
<td>r_digit_pins_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>6.182</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>r_digit_pins_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_digit_pins_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>2.744</td>
<td>2.744</td>
<td>tNET</td>
<td>RR</td>
<td>r_digit_pins_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>6.182</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>r_digit_pins_2_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_digit_sel_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>2.742</td>
<td>2.742</td>
<td>tNET</td>
<td>RR</td>
<td>r_digit_sel_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>r_digit_sel_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.189</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_digit_pins_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>2.721</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>r_digit_pins_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>6.160</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>r_digit_pins_6_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_digit_pins_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>2.715</td>
<td>2.715</td>
<td>tNET</td>
<td>RR</td>
<td>r_digit_pins_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>6.155</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>r_digit_pins_5_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.193</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.443</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_digit_pins_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>2.735</td>
<td>2.735</td>
<td>tNET</td>
<td>RR</td>
<td>r_digit_pins_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>6.178</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>r_digit_pins_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_digit_pins_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>7.641</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>r_digit_pins_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>11.116</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>r_digit_pins_4_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.227</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1k</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_digit_pins_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>7.638</td>
<td>2.638</td>
<td>tNET</td>
<td>FF</td>
<td>r_digit_pins_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1k</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1k_s0/Q</td>
</tr>
<tr>
<td>11.115</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>r_digit_pins_3_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>58</td>
<td>clk_d</td>
<td>15.938</td>
<td>1.975</td>
</tr>
<tr>
<td>32</td>
<td>n40_6</td>
<td>15.938</td>
<td>0.621</td>
</tr>
<tr>
<td>25</td>
<td>n166_4</td>
<td>16.331</td>
<td>0.809</td>
</tr>
<tr>
<td>12</td>
<td>digit_ones[0]</td>
<td>6.527</td>
<td>0.418</td>
</tr>
<tr>
<td>11</td>
<td>digit_ones[1]</td>
<td>6.381</td>
<td>0.565</td>
</tr>
<tr>
<td>11</td>
<td>digit_tens[0]</td>
<td>6.707</td>
<td>0.502</td>
</tr>
<tr>
<td>10</td>
<td>digit_tens[1]</td>
<td>6.661</td>
<td>0.365</td>
</tr>
<tr>
<td>10</td>
<td>digit_tens[2]</td>
<td>6.730</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>digit_ones[2]</td>
<td>6.634</td>
<td>0.418</td>
</tr>
<tr>
<td>9</td>
<td>o_digit_sel_d</td>
<td>6.396</td>
<td>2.028</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C34</td>
<td>33.33%</td>
</tr>
<tr>
<td>R18C34</td>
<td>23.61%</td>
</tr>
<tr>
<td>R20C32</td>
<td>22.22%</td>
</tr>
<tr>
<td>R20C31</td>
<td>18.06%</td>
</tr>
<tr>
<td>R18C32</td>
<td>16.67%</td>
</tr>
<tr>
<td>R20C30</td>
<td>16.67%</td>
</tr>
<tr>
<td>R18C30</td>
<td>15.28%</td>
</tr>
<tr>
<td>R20C33</td>
<td>15.28%</td>
</tr>
<tr>
<td>R20C34</td>
<td>15.28%</td>
</tr>
<tr>
<td>R18C31</td>
<td>13.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
