WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500088 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000101 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250135 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250135 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 13375421 heartbeat IPC: 1.194 cumulative IPC: 0.7017 (Simulation time: 00 hr 01 min 22 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_60.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 28195053 heartbeat IPC: 0.6748 cumulative IPC: 0.6835 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 42858886 heartbeat IPC: 0.6819 cumulative IPC: 0.6829 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 57571139 heartbeat IPC: 0.6797 cumulative IPC: 0.682 (Simulation time: 00 hr 04 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_60.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 72164547 heartbeat IPC: 0.6852 cumulative IPC: 0.6827 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 87000729 heartbeat IPC: 0.674 cumulative IPC: 0.6811 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 102015221 heartbeat IPC: 0.666 cumulative IPC: 0.6787 (Simulation time: 00 hr 07 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_60.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 116520282 heartbeat IPC: 0.6894 cumulative IPC: 0.6801 (Simulation time: 00 hr 08 min 14 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 131254370 heartbeat IPC: 0.6787 cumulative IPC: 0.68 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 146049751 heartbeat IPC: 0.6759 cumulative IPC: 0.6795 (Simulation time: 00 hr 10 min 12 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_60.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 146907607 cumulative IPC: 0.6807 (Simulation time: 00 hr 10 min 41 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 146907607 cumulative IPC: 0.6807 (Simulation time: 00 hr 10 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_60.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6807 instructions: 100000002 cycles: 146907607
CPU 0 Branch Prediction Accuracy: 81.28% MPKI: 33.63 Average ROB Occupancy at Mispredict: 15.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.85
BRANCH_INDIRECT: 18.4
BRANCH_CONDITIONAL: 11.1
BRANCH_DIRECT_CALL: 1.49
BRANCH_INDIRECT_CALL: 0.643
BRANCH_RETURN: 1.11

LLC TOTAL        ACCESS:    2666593 HIT:    2462928 MISS:     203665
LLC LOAD         ACCESS:    1993115 HIT:    1862122 MISS:     130993
LLC RFO          ACCESS:     111458 HIT:      88157 MISS:      23301
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     333089 HIT:     332940 MISS:        149
LLC TRANSLATION  ACCESS:     228931 HIT:     179709 MISS:      49222
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 156 cycles
cpu0_DTLB TOTAL        ACCESS:   22344799 HIT:   20758606 MISS:    1586193
cpu0_DTLB LOAD         ACCESS:   22344799 HIT:   20758606 MISS:    1586193
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.31 cycles
cpu0_ITLB TOTAL        ACCESS:    9576216 HIT:    8794793 MISS:     781423
cpu0_ITLB LOAD         ACCESS:    9576216 HIT:    8794793 MISS:     781423
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.48 cycles
cpu0_L1D TOTAL        ACCESS:   27411882 HIT:   25081079 MISS:    2330803
cpu0_L1D LOAD         ACCESS:   17054420 HIT:   15451782 MISS:    1602638
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10043628 HIT:    9597788 MISS:     445840
cpu0_L1D TRANSLATION  ACCESS:     313834 HIT:      31509 MISS:     282325
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.4 cycles
cpu0_L1I TOTAL        ACCESS:   10838693 HIT:    7422972 MISS:    3415721
cpu0_L1I LOAD         ACCESS:   10838693 HIT:    7422972 MISS:    3415721
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 16.13 cycles
cpu0_L2C TOTAL        ACCESS:    4845903 HIT:    2509076 MISS:    2336827
cpu0_L2C LOAD         ACCESS:    3838672 HIT:    1845558 MISS:    1993114
cpu0_L2C RFO          ACCESS:     187405 HIT:      75947 MISS:     111458
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     538583 HIT:     535259 MISS:       3324
cpu0_L2C TRANSLATION  ACCESS:     281243 HIT:      52312 MISS:     228931
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 33.66 cycles
cpu0_STLB TOTAL        ACCESS:    1638397 HIT:    1386103 MISS:     252294
cpu0_STLB LOAD         ACCESS:    1638397 HIT:    1386103 MISS:     252294
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 70.93 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      33680
  ROW_BUFFER_MISS:     169833
 AVG DBUS CONGESTED CYCLE: 3.882
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      19490
  FULL:      88709
