=====
SETUP
-1.826
19.789
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_ppi/u_ppi_0/ff_port_c_7_s4
17.709
18.279
u_ppi/u_ppi_0/ff_port_c_5_s3
18.460
19.030
u_ppi/u_ppi_0/ff_port_c_5_s1
19.789
=====
SETUP
-1.396
19.359
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_ppi/u_ppi_0/n82_s2
17.560
17.931
u_ppi/u_ppi_0/n82_s1
18.193
18.742
u_ppi/u_ppi_0/ff_port_c_0_s0
19.359
=====
SETUP
-1.211
19.174
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_ppi/u_ppi_0/ff_port_c_7_s4
17.709
18.279
u_ppi/u_ppi_0/ff_port_c_1_s3
18.460
19.030
u_ppi/u_ppi_0/ff_port_c_1_s1
19.174
=====
SETUP
-1.211
19.174
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_ppi/u_ppi_0/ff_port_c_7_s4
17.709
18.279
u_ppi/u_ppi_0/ff_port_c_3_s3
18.460
19.030
u_ppi/u_ppi_0/ff_port_c_3_s1
19.174
=====
SETUP
-1.034
18.996
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_ppi/u_ppi_0/ff_port_c_7_s4
17.709
18.279
u_ppi/u_ppi_0/ff_port_c_7_s3
18.282
18.852
u_ppi/u_ppi_0/ff_port_c_7_s1
18.996
=====
SETUP
-0.924
18.887
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_ppi/u_ppi_0/n82_s2
17.560
17.931
u_ppi/u_ppi_0/ff_port_c_4_s3
18.193
18.742
u_ppi/u_ppi_0/ff_port_c_4_s1
18.887
=====
SETUP
-0.924
18.887
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_ppi/u_ppi_0/n82_s2
17.560
17.931
u_ppi/u_ppi_0/ff_port_c_6_s3
18.193
18.742
u_ppi/u_ppi_0/ff_port_c_6_s1
18.887
=====
SETUP
-0.670
18.633
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_ppi/u_ppi_0/n82_s2
17.560
17.931
u_ppi/u_ppi_0/ff_port_c_2_s3
17.939
18.488
u_ppi/u_ppi_0/ff_port_c_2_s1
18.633
=====
SETUP
-0.338
18.300
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_ppi/u_ppi_0/n73_s1
17.730
18.300
u_ppi/u_ppi_0/ff_port_c_1_s1
18.300
=====
SETUP
-0.204
18.167
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_0_s7
15.503
16.020
u_ppi/u_ppi_0/n71_s1
17.597
18.167
u_ppi/u_ppi_0/ff_port_c_3_s1
18.167
=====
SETUP
-0.145
18.108
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_ppi/u_ppi_0/ff_port_a_1_s0
18.108
=====
SETUP
-0.127
18.090
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_0_s7
15.503
16.020
u_ppi/u_ppi_0/n68_s1
17.520
18.090
u_ppi/u_ppi_0/ff_port_c_6_s1
18.090
=====
SETUP
-0.102
18.064
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_0_s7
15.503
16.020
u_ppi/u_ppi_0/n69_s1
17.602
18.064
u_ppi/u_ppi_0/ff_port_c_5_s1
18.064
=====
SETUP
-0.063
18.025
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
w_sdram_d_1_s0
17.476
18.025
u_sdram/ff_wdata_1_s0
18.025
=====
SETUP
-0.010
17.972
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_0_s7
15.503
16.020
u_ppi/u_ppi_0/n70_s1
17.510
17.972
u_ppi/u_ppi_0/ff_port_c_4_s1
17.972
=====
SETUP
0.006
17.957
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_7_s8
15.414
15.867
u_ppi/u_ppi_0/n67_s1
17.387
17.957
u_ppi/u_ppi_0/ff_port_c_7_s1
17.957
=====
SETUP
0.058
17.905
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_0_s7
15.503
16.020
u_ppi/u_ppi_0/n72_s1
17.534
17.905
u_ppi/u_ppi_0/ff_port_c_2_s1
17.905
=====
SETUP
0.072
17.891
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_0_s7
15.503
16.020
u_ppi/u_ppi_0/ff_port_c_0_s0
17.891
=====
SETUP
0.108
17.855
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_6_s7
15.668
16.223
u_ppi/u_ppi_0/ff_port_a_6_s0
17.855
=====
SETUP
0.059
17.926
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_z80/ff_di_reg_1_s0
17.926
=====
SETUP
0.153
17.809
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_4_s7
15.503
16.020
u_ppi/u_ppi_0/ff_port_a_4_s0
17.809
=====
SETUP
0.178
17.785
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_6_s7
15.668
16.223
w_sdram_d_6_s0
17.323
17.785
u_sdram/ff_wdata_6_s0
17.785
=====
SETUP
0.201
17.761
17.963
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_0_s7
15.503
16.020
w_sdram_d_0_s0
17.299
17.761
u_sdram/ff_wdata_0_s0
17.761
=====
SETUP
0.159
17.825
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_6_s7
15.668
16.223
u_z80/ff_di_reg_6_s0
17.825
=====
SETUP
0.181
17.804
17.985
u_z80/u_cz80/ir_7_s0
6.375
6.607
u_z80/u_cz80/u_mcode/mcycles_d_2_s13
9.135
9.652
u_z80/u_cz80/u_mcode/mcycles_d_2_s10
10.163
10.680
u_z80/n279_s11
11.692
12.209
u_z80/n279_s6
12.622
13.177
u_z80/n279_s5
13.983
14.436
d_1_s7
15.668
16.223
u_z80/ff_dinst_1_s0
17.804
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_we_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_we_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_9_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_2_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.076
5.940
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_7_s0
5.615
5.817
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.076
5.940
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.940
=====
HOLD
0.202
6.066
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_11_s0
5.615
5.817
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_0_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.205
5.937
5.733
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_address_2_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.205
5.937
5.733
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_address_0_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
