

================================================================
== Vivado HLS Report for 'AddWeighted'
================================================================
* Date:           Wed Jun 26 10:06:03 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sobel_hls
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.454|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  942481|    1|  942481|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  942480| 3 ~ 1309 |          -|          -|  0 ~ 720 |    no    |
        | + loop_width  |    0|    1306|        28|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1433|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     28|    2348|   4744|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        0|      -|    1192|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     28|    3540|   6449|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     12|       3|     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------+----------------------+---------+-------+-----+------+
    |sobel_hls_dadd_64rcU_U76  |sobel_hls_dadd_64rcU  |        0|      3|  445|  1149|
    |sobel_hls_dadd_64rcU_U77  |sobel_hls_dadd_64rcU  |        0|      3|  445|  1149|
    |sobel_hls_dmul_64sc4_U78  |sobel_hls_dmul_64sc4  |        0|     11|  317|   578|
    |sobel_hls_dmul_64sc4_U79  |sobel_hls_dmul_64sc4  |        0|     11|  317|   578|
    |sobel_hls_uitodp_tde_U80  |sobel_hls_uitodp_tde  |        0|      0|  412|   645|
    |sobel_hls_uitodp_tde_U81  |sobel_hls_uitodp_tde  |        0|      0|  412|   645|
    +--------------------------+----------------------+---------+-------+-----+------+
    |Total                     |                      |        0|     28| 2348|  4744|
    +--------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |i_V_fu_315_p2                       |     +    |      0|  0|   39|          32|           1|
    |j_V_fu_326_p2                       |     +    |      0|  0|   39|          32|           1|
    |p_Val2_18_fu_552_p2                 |     +    |      0|  0|   15|           8|           8|
    |pos1_fu_615_p2                      |     +    |      0|  0|   12|           4|          12|
    |pos2_fu_624_p2                      |     +    |      0|  0|   12|           4|          12|
    |tmp_18_i_fu_516_p2                  |     +    |      0|  0|   12|           2|          12|
    |F2_fu_409_p2                        |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_397_p2                   |     -    |      0|  0|   61|           1|          54|
    |tmp_5_i_fu_421_p2                   |     -    |      0|  0|   12|           1|          12|
    |Range1_all_ones_1_fu_673_p2         |    and   |      0|  0|    2|           1|           1|
    |Range1_all_ones_2_i_fu_888_p2       |    and   |      0|  0|    2|           1|           1|
    |Range1_all_ones_fu_828_p2           |    and   |      0|  0|    2|           1|           1|
    |ap_block_state30_pp0_stage0_iter27  |    and   |      0|  0|    2|           1|           1|
    |brmerge_i_not_i_fu_947_p2           |    and   |      0|  0|    2|           1|           1|
    |carry_1_i_i_fu_609_p2               |    and   |      0|  0|    2|           1|           1|
    |or_cond173_i_i_fu_801_p2            |    and   |      0|  0|    2|           1|           1|
    |or_cond175_i_i_fu_824_p2            |    and   |      0|  0|    2|           1|           1|
    |p_180_i_i_fu_843_p2                 |    and   |      0|  0|    2|           1|           1|
    |sel_tmp13_i_fu_775_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp2_i_fu_577_p2                |    and   |      0|  0|    2|           1|           1|
    |sel_tmp34_i_fu_727_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp3_i_fu_582_p2                |    and   |      0|  0|    2|           1|           1|
    |sel_tmp46_i_fu_910_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp47_i_fu_915_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp50_i_demorgan_fu_970_p2      |    and   |      0|  0|    2|           1|           1|
    |sel_tmp51_i_fu_980_p2               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp56_i_fu_1014_p2              |    and   |      0|  0|    2|           1|           1|
    |sel_tmp8_i_fu_758_p2                |    and   |      0|  0|    2|           1|           1|
    |tmp1_fu_603_p2                      |    and   |      0|  0|    2|           1|           1|
    |tmp2_fu_667_p2                      |    and   |      0|  0|    2|           1|           1|
    |tmp3_fu_904_p2                      |    and   |      0|  0|    2|           1|           1|
    |tmp_demorgan_i_fu_938_p2            |    and   |      0|  0|    2|           1|           1|
    |tmp_13_i_fu_479_p2                  |   ashr   |      0|  0|  162|          54|          54|
    |tmp_24_i_fu_657_p2                  |   ashr   |      0|  0|  162|          54|          54|
    |Range1_all_zeros_1_fu_709_p2        |   icmp   |      0|  0|   29|          54|           1|
    |Range2_all_ones_fu_811_p2           |   icmp   |      0|  0|   29|          54|          54|
    |exitcond4_i_i_fu_310_p2             |   icmp   |      0|  0|   18|          32|          32|
    |exitcond_i_i_fu_321_p2              |   icmp   |      0|  0|   18|          32|          32|
    |icmp_fu_457_p2                      |   icmp   |      0|  0|   13|           9|           1|
    |tmp_17_i_fu_511_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_1_i_fu_415_p2                   |   icmp   |      0|  0|   13|          12|           1|
    |tmp_21_i_fu_633_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_26_i_fu_687_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_28_i_fu_833_p2                  |   icmp   |      0|  0|   29|          54|           1|
    |tmp_30_i_fu_703_p2                  |   icmp   |      0|  0|   13|          12|           6|
    |tmp_6_i_fu_435_p2                   |   icmp   |      0|  0|   13|          11|          11|
    |tmp_9_i_fu_441_p2                   |   icmp   |      0|  0|   13|          12|           6|
    |tmp_i_fu_403_p2                     |   icmp   |      0|  0|   29|          63|           1|
    |tmp_i_i_i_i_111_fu_363_p2           |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_i_i_i_fu_357_p2               |   icmp   |      0|  0|   13|          11|           2|
    |Range2_V_1_fu_697_p2                |   lshr   |      0|  0|  162|          54|          54|
    |r_V_fu_806_p2                       |   lshr   |      0|  0|  162|           2|          54|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |    or    |      0|  0|    2|           1|           1|
    |brmerge_i_fu_957_p2                 |    or    |      0|  0|    2|           1|           1|
    |not_sel_tmp28_i_fu_597_p2           |    or    |      0|  0|    2|           1|           1|
    |p_177_i_i_fu_849_p2                 |    or    |      0|  0|    2|           1|           1|
    |p_179_demorgan_i_i_fu_932_p2        |    or    |      0|  0|    2|           1|           1|
    |sel_tmp12_demorgan_i_fu_588_p2      |    or    |      0|  0|    2|           1|           1|
    |sel_tmp33_i_fu_721_p2               |    or    |      0|  0|    2|           1|           1|
    |sel_tmp55_demorgan_i_fu_1003_p2     |    or    |      0|  0|    2|           1|           1|
    |tmp4_fu_927_p2                      |    or    |      0|  0|    2|           1|           1|
    |tmp_40_fu_991_p2                    |    or    |      0|  0|    2|           1|           1|
    |tmp_s_fu_985_p2                     |    or    |      0|  0|    2|           1|           1|
    |F2_2_fu_427_p3                      |  select  |      0|  0|   12|           1|          12|
    |Range1_all_ones_2_i_s_fu_858_p3     |  select  |      0|  0|    2|           1|           1|
    |Range1_all_zeros_2_i_fu_873_p3      |  select  |      0|  0|    2|           1|           1|
    |Range2_all_ones_1_i_s_fu_816_p3     |  select  |      0|  0|    2|           1|           1|
    |deleted_zeros_fu_881_p3             |  select  |      0|  0|    2|           1|           1|
    |dst_data_stream_V_din               |  select  |      0|  0|    8|           1|           8|
    |p_Val2_11_0_i_mux_i_fu_963_p3       |  select  |      0|  0|    8|           1|           8|
    |p_Val2_17_fu_504_p3                 |  select  |      0|  0|    8|           1|           8|
    |p_Val2_19_fu_780_p3                 |  select  |      0|  0|    8|           1|           8|
    |p_Val2_s_fu_463_p3                  |  select  |      0|  0|   54|           1|          54|
    |qb_fu_533_p3                        |  select  |      0|  0|    2|           1|           1|
    |sel_tmp35_i_fu_853_p3               |  select  |      0|  0|    2|           1|           1|
    |sel_tmp39_i_fu_866_p3               |  select  |      0|  0|    2|           1|           1|
    |sel_tmp4_i_fu_747_p3                |  select  |      0|  0|    8|           1|           8|
    |sel_tmp52_i_fu_996_p3               |  select  |      0|  0|    8|           1|           1|
    |sel_tmp9_i_fu_763_p3                |  select  |      0|  0|    8|           1|           8|
    |sel_tmp_i_fu_741_p3                 |  select  |      0|  0|    8|           1|           8|
    |tmp_15_i_fu_496_p3                  |  select  |      0|  0|    2|           1|           2|
    |underflow_fu_919_p3                 |  select  |      0|  0|    2|           1|           1|
    |tmp_16_i_fu_736_p2                  |    shl   |      0|  0|   19|           8|           8|
    |Range1_all_zeros_fu_838_p2          |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|    2|           2|           1|
    |p_179_demorgan_i_not_s_fu_952_p2    |    xor   |      0|  0|    2|           1|           2|
    |rev4_fu_647_p2                      |    xor   |      0|  0|    2|           1|           2|
    |rev5_fu_796_p2                      |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_566_p2                       |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp12_i_fu_770_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_i_fu_572_p2                |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp41_i_fu_899_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp50_i_fu_974_p2               |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp55_i_fu_1008_p2              |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp7_i_fu_753_p2                |    xor   |      0|  0|    2|           1|           2|
    |tmp_11_not_i_fu_592_p2              |    xor   |      0|  0|    2|           1|           2|
    |tmp_26_i_not_fu_715_p2              |    xor   |      0|  0|    2|           1|           2|
    |tmp_31_i_fu_893_p2                  |    xor   |      0|  0|    2|           2|           1|
    |underflow_not_i_fu_942_p2           |    xor   |      0|  0|    2|           1|           2|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      0|  0| 1433|         786|         715|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter27  |   9|          2|    1|          2|
    |dst_cols_V_blk_n          |   9|          2|    1|          2|
    |dst_cols_V_out_blk_n      |   9|          2|    1|          2|
    |dst_data_stream_V_blk_n   |   9|          2|    1|          2|
    |dst_rows_V_blk_n          |   9|          2|    1|          2|
    |dst_rows_V_out_blk_n      |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |src1_data_stream_V_blk_n  |   9|          2|    1|          2|
    |src2_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_4_reg_266             |   9|          2|   32|         64|
    |t_V_reg_255               |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 144|         31|   76|        155|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |F2_2_reg_1163                       |  12|   0|   12|          0|
    |F2_2_reg_1163_pp0_iter25_reg        |  12|   0|   12|          0|
    |F2_reg_1149                         |  12|   0|   12|          0|
    |Range1_all_ones_1_reg_1238          |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_1267         |   1|   0|    1|          0|
    |Range2_V_1_reg_1261                 |  54|   0|   54|          0|
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |carry_1_i_i_reg_1219                |   1|   0|    1|          0|
    |cols_V_reg_1034                     |  32|   0|   32|          0|
    |exitcond_i_i_reg_1048               |   1|   0|    1|          0|
    |i_V_reg_1043                        |  32|   0|   32|          0|
    |icmp_reg_1181                       |   1|   0|    1|          0|
    |icmp_reg_1181_pp0_iter25_reg        |   1|   0|    1|          0|
    |man_V_1_reg_1138                    |  54|   0|   54|          0|
    |p_179_demorgan_i_i_reg_1290         |   1|   0|    1|          0|
    |p_Result_7_reg_1124                 |   1|   0|    1|          0|
    |p_Result_7_reg_1124_pp0_iter25_reg  |   1|   0|    1|          0|
    |p_Result_8_reg_1133                 |  52|   0|   54|          2|
    |p_Result_9_reg_1193                 |   1|   0|    1|          0|
    |p_Val2_16_reg_1107                  |  64|   0|   64|          0|
    |p_Val2_18_reg_1198                  |   8|   0|    8|          0|
    |p_Val2_19_reg_1278                  |   8|   0|    8|          0|
    |rev4_reg_1231                       |   1|   0|    1|          0|
    |rows_V_reg_1029                     |  32|   0|   32|          0|
    |sel_tmp12_demorgan_i_reg_1214       |   1|   0|    1|          0|
    |sel_tmp2_i_reg_1204                 |   1|   0|    1|          0|
    |sel_tmp34_i_reg_1272                |   1|   0|    1|          0|
    |sel_tmp3_i_reg_1209                 |   1|   0|    1|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |sum_reg_1102                        |  64|   0|   64|          0|
    |t1_reg_1087                         |  64|   0|   64|          0|
    |t2_reg_1092                         |  64|   0|   64|          0|
    |t_V_4_reg_266                       |  32|   0|   32|          0|
    |t_V_reg_255                         |  32|   0|   32|          0|
    |tmp_101_reg_1245                    |   1|   0|    1|          0|
    |tmp_1_i_reg_1157                    |   1|   0|    1|          0|
    |tmp_21_i_reg_1225                   |   1|   0|    1|          0|
    |tmp_26_i_reg_1250                   |   1|   0|    1|          0|
    |tmp_27_i_reg_1256                   |  32|   0|   54|         22|
    |tmp_43_i_i_reg_1082                 |  64|   0|   64|          0|
    |tmp_44_i_i_reg_1097                 |  64|   0|   64|          0|
    |tmp_6_i_reg_1169                    |   1|   0|    1|          0|
    |tmp_6_i_reg_1169_pp0_iter25_reg     |   1|   0|    1|          0|
    |tmp_87_reg_1062                     |   8|   0|    8|          0|
    |tmp_92_reg_1187                     |   8|   0|    8|          0|
    |tmp_9_i_reg_1176                    |   1|   0|    1|          0|
    |tmp_i_i_110_reg_1077                |  64|   0|   64|          0|
    |tmp_i_i_i_i_111_reg_1118            |   1|   0|    1|          0|
    |tmp_i_i_i_i_reg_1112                |   1|   0|    1|          0|
    |tmp_i_reg_1143                      |   1|   0|    1|          0|
    |tmp_reg_1057                        |   8|   0|    8|          0|
    |underflow_reg_1284                  |   1|   0|    1|          0|
    |exitcond_i_i_reg_1048               |  64|  32|    1|          0|
    |tmp_i_i_i_i_111_reg_1118            |  64|  32|    1|          0|
    |tmp_i_i_i_i_reg_1112                |  64|  32|    1|          0|
    |tmp_i_reg_1143                      |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1192| 128|  964|         24|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_out                   | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_write                 | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|src1_data_stream_V_dout     |  in |    8|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_read     | out |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src2_data_stream_V_dout     |  in |    8|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_read     | out |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|dst_rows_V_dout             |  in |   11|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_rows_V_empty_n          |  in |    1|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_rows_V_read             | out |    1|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_cols_V_dout             |  in |   12|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_cols_V_empty_n          |  in |    1|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_cols_V_read             | out |    1|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_data_stream_V_din       | out |    8|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_write     | out |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_rows_V_out_din          | out |   11|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_rows_V_out_full_n       |  in |    1|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_rows_V_out_write        | out |    1|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_cols_V_out_din          | out |   12|   ap_fifo  |   dst_cols_V_out   |    pointer   |
|dst_cols_V_out_full_n       |  in |    1|   ap_fifo  |   dst_cols_V_out   |    pointer   |
|dst_cols_V_out_write        | out |    1|   ap_fifo  |   dst_cols_V_out   |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i_i)
3 --> 
	31  / (exitcond_i_i)
	4  / (!exitcond_i_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	3  / true
31 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [1 x i8]* @p_str366)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str354, i32 0, i32 0, [1 x i8]* @p_str355, [1 x i8]* @p_str356, [1 x i8]* @p_str357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str358, [1 x i8]* @p_str359)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str347, i32 0, i32 0, [1 x i8]* @p_str348, [1 x i8]* @p_str349, [1 x i8]* @p_str350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str351, [1 x i8]* @p_str352)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %dst_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str493, i32 0, i32 0, [1 x i8]* @p_str494, [1 x i8]* @p_str495, [1 x i8]* @p_str496, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str497, [11 x i8]* @ScalarProp_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %dst_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str488, i32 0, i32 0, [1 x i8]* @p_str489, [1 x i8]* @p_str490, [1 x i8]* @p_str491, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str492, [11 x i8]* @ScalarProp_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.63ns)   --->   "%dst_rows_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %dst_rows_V)"   --->   Operation 37 'read' 'dst_rows_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (3.63ns)   --->   "%dst_cols_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %dst_cols_V)"   --->   Operation 38 'read' 'dst_cols_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %dst_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str498, i32 0, i32 0, [1 x i8]* @p_str499, [1 x i8]* @p_str500, [1 x i8]* @p_str501, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str502, [11 x i8]* @ScalarProp_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i11P(i11* %dst_rows_V_out, i11 %dst_rows_V_read)"   --->   Operation 40 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %dst_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [11 x i8]* @ScalarProp_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i12P(i12* %dst_cols_V_out, i12 %dst_cols_V_read)"   --->   Operation 42 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rows_V = sext i11 %dst_rows_V_read to i32"   --->   Operation 43 'sext' 'rows_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cols_V = sext i12 %dst_cols_V_read to i32"   --->   Operation 44 'sext' 'cols_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %3 ]"   --->   Operation 46 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%exitcond4_i_i = icmp eq i32 %t_V, %rows_V" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 47 'icmp' 'exitcond4_i_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 720, i64 0)"   --->   Operation 48 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.55ns)   --->   "%i_V = add i32 %t_V, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 49 'add' 'i_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i_i, label %.exit, label %1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 51 'specloopname' <Predicate = (!exitcond4_i_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 52 'specregionbegin' 'tmp_i_i' <Predicate = (!exitcond4_i_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 53 'br' <Predicate = (!exitcond4_i_i)> <Delay = 1.76>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 54 'ret' <Predicate = (exitcond4_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%t_V_4 = phi i32 [ 0, %1 ], [ %j_V, %.critedge.i.i ]"   --->   Operation 55 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.47ns)   --->   "%exitcond_i_i = icmp eq i32 %t_V_4, %cols_V" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 56 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1280, i64 0)"   --->   Operation 57 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V_4, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 58 'add' 'j_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %3, label %.critedge.i.i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 60 'specregionbegin' 'tmp_6_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 61 'specprotocol' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.63ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src1_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 62 'read' 'tmp' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_6_i_i)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:358->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 63 'specregionend' 'empty' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_7_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 64 'specregionbegin' 'tmp_7_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 65 'specprotocol' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.63ns)   --->   "%tmp_87 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src2_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 66 'read' 'tmp_87' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_7_i_i)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:359->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 67 'specregionend' 'empty_109' <Predicate = (!exitcond_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i_i1 = zext i8 %tmp to i32" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 68 'zext' 'tmp_i_i1' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 69 [6/6] (6.28ns)   --->   "%tmp_i_i_110 = uitofp i32 %tmp_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 69 'uitodp' 'tmp_i_i_110' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_43_i_i1 = zext i8 %tmp_87 to i32" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 70 'zext' 'tmp_43_i_i1' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 71 [6/6] (6.28ns)   --->   "%tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 71 'uitodp' 'tmp_43_i_i' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 72 [5/6] (6.28ns)   --->   "%tmp_i_i_110 = uitofp i32 %tmp_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 72 'uitodp' 'tmp_i_i_110' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 73 [5/6] (6.28ns)   --->   "%tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 73 'uitodp' 'tmp_43_i_i' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 74 [4/6] (6.28ns)   --->   "%tmp_i_i_110 = uitofp i32 %tmp_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 74 'uitodp' 'tmp_i_i_110' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 75 [4/6] (6.28ns)   --->   "%tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 75 'uitodp' 'tmp_43_i_i' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 76 [3/6] (6.28ns)   --->   "%tmp_i_i_110 = uitofp i32 %tmp_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 76 'uitodp' 'tmp_i_i_110' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 77 [3/6] (6.28ns)   --->   "%tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 77 'uitodp' 'tmp_43_i_i' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 78 [2/6] (6.28ns)   --->   "%tmp_i_i_110 = uitofp i32 %tmp_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 78 'uitodp' 'tmp_i_i_110' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 79 [2/6] (6.28ns)   --->   "%tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 79 'uitodp' 'tmp_43_i_i' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 80 [1/6] (6.28ns)   --->   "%tmp_i_i_110 = uitofp i32 %tmp_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 80 'uitodp' 'tmp_i_i_110' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 81 [1/6] (6.28ns)   --->   "%tmp_43_i_i = uitofp i32 %tmp_43_i_i1 to double" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 81 'uitodp' 'tmp_43_i_i' <Predicate = (!exitcond_i_i)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 82 [6/6] (7.78ns)   --->   "%t1 = fmul double %tmp_i_i_110, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 82 'dmul' 't1' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [6/6] (7.78ns)   --->   "%t2 = fmul double %tmp_43_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 83 'dmul' 't2' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.78>
ST_12 : Operation 84 [5/6] (7.78ns)   --->   "%t1 = fmul double %tmp_i_i_110, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 84 'dmul' 't1' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [5/6] (7.78ns)   --->   "%t2 = fmul double %tmp_43_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 85 'dmul' 't2' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.78>
ST_13 : Operation 86 [4/6] (7.78ns)   --->   "%t1 = fmul double %tmp_i_i_110, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 86 'dmul' 't1' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [4/6] (7.78ns)   --->   "%t2 = fmul double %tmp_43_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 87 'dmul' 't2' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.78>
ST_14 : Operation 88 [3/6] (7.78ns)   --->   "%t1 = fmul double %tmp_i_i_110, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 88 'dmul' 't1' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [3/6] (7.78ns)   --->   "%t2 = fmul double %tmp_43_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 89 'dmul' 't2' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.78>
ST_15 : Operation 90 [2/6] (7.78ns)   --->   "%t1 = fmul double %tmp_i_i_110, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 90 'dmul' 't1' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [2/6] (7.78ns)   --->   "%t2 = fmul double %tmp_43_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 91 'dmul' 't2' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.78>
ST_16 : Operation 92 [1/6] (7.78ns)   --->   "%t1 = fmul double %tmp_i_i_110, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 92 'dmul' 't1' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 93 [1/6] (7.78ns)   --->   "%t2 = fmul double %tmp_43_i_i, 5.000000e-01" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 93 'dmul' 't2' <Predicate = (!exitcond_i_i)> <Delay = 7.78> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.23>
ST_17 : Operation 94 [5/5] (8.23ns)   --->   "%tmp_44_i_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 94 'dadd' 'tmp_44_i_i' <Predicate = (!exitcond_i_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.23>
ST_18 : Operation 95 [4/5] (8.23ns)   --->   "%tmp_44_i_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 95 'dadd' 'tmp_44_i_i' <Predicate = (!exitcond_i_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.23>
ST_19 : Operation 96 [3/5] (8.23ns)   --->   "%tmp_44_i_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 96 'dadd' 'tmp_44_i_i' <Predicate = (!exitcond_i_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.23>
ST_20 : Operation 97 [2/5] (8.23ns)   --->   "%tmp_44_i_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 97 'dadd' 'tmp_44_i_i' <Predicate = (!exitcond_i_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.23>
ST_21 : Operation 98 [1/5] (8.23ns)   --->   "%tmp_44_i_i = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 98 'dadd' 'tmp_44_i_i' <Predicate = (!exitcond_i_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.23>
ST_22 : Operation 99 [5/5] (8.23ns)   --->   "%sum = fadd double %tmp_44_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 99 'dadd' 'sum' <Predicate = (!exitcond_i_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.23>
ST_23 : Operation 100 [4/5] (8.23ns)   --->   "%sum = fadd double %tmp_44_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 100 'dadd' 'sum' <Predicate = (!exitcond_i_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.23>
ST_24 : Operation 101 [3/5] (8.23ns)   --->   "%sum = fadd double %tmp_44_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 101 'dadd' 'sum' <Predicate = (!exitcond_i_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.23>
ST_25 : Operation 102 [2/5] (8.23ns)   --->   "%sum = fadd double %tmp_44_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 102 'dadd' 'sum' <Predicate = (!exitcond_i_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.23>
ST_26 : Operation 103 [1/5] (8.23ns)   --->   "%sum = fadd double %tmp_44_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 103 'dadd' 'sum' <Predicate = (!exitcond_i_i)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.22>
ST_27 : Operation 104 [1/1] (0.00ns)   --->   "%p_Val2_16 = bitcast double %sum to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 104 'bitcast' 'p_Val2_16' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_27 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_16, i32 52, i32 62) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 105 'partselect' 'tmp_V' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_27 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i64 %p_Val2_16 to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 106 'trunc' 'tmp_V_3' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_27 : Operation 107 [1/1] (1.88ns)   --->   "%tmp_i_i_i_i = icmp eq i11 %tmp_V, -1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 107 'icmp' 'tmp_i_i_i_i' <Predicate = (!exitcond_i_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 108 [1/1] (2.89ns)   --->   "%tmp_i_i_i_i_111 = icmp ne i52 %tmp_V_3, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 108 'icmp' 'tmp_i_i_i_i_111' <Predicate = (!exitcond_i_i)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i64 %p_Val2_16 to i63" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 109 'trunc' 'tmp_89' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_27 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_16, i32 63)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 110 'bitselect' 'p_Result_7' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_27 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i11 %tmp_V to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 111 'zext' 'tmp_8_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_27 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_2_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_V_3) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 112 'bitconcatenate' 'tmp_2_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_27 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_8 = zext i53 %tmp_2_i to i54" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 113 'zext' 'p_Result_8' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_27 : Operation 114 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 114 'sub' 'man_V_1' <Predicate = (!exitcond_i_i)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 115 [1/1] (2.78ns)   --->   "%tmp_i = icmp eq i63 %tmp_89, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 115 'icmp' 'tmp_i' <Predicate = (!exitcond_i_i)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 116 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_8_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 116 'sub' 'F2' <Predicate = (!exitcond_i_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 117 [1/1] (1.99ns)   --->   "%tmp_1_i = icmp sgt i12 %F2, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 117 'icmp' 'tmp_1_i' <Predicate = (!exitcond_i_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 118 [1/1] (1.54ns)   --->   "%tmp_5_i = sub i12 0, %F2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 118 'sub' 'tmp_5_i' <Predicate = (!exitcond_i_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 119 [1/1] (0.69ns)   --->   "%F2_2 = select i1 %tmp_1_i, i12 %F2, i12 %tmp_5_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 119 'select' 'F2_2' <Predicate = (!exitcond_i_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 120 [1/1] (1.88ns)   --->   "%tmp_6_i = icmp eq i11 %tmp_V, -973" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 120 'icmp' 'tmp_6_i' <Predicate = (!exitcond_i_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 121 [1/1] (1.99ns)   --->   "%tmp_9_i = icmp ult i12 %F2_2, 54" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 121 'icmp' 'tmp_9_i' <Predicate = (!exitcond_i_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_93 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2_2, i32 3, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 122 'partselect' 'tmp_93' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_27 : Operation 123 [1/1] (1.66ns)   --->   "%icmp = icmp eq i9 %tmp_93, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 123 'icmp' 'icmp' <Predicate = (!exitcond_i_i)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.45>
ST_28 : Operation 124 [1/1] (0.94ns)   --->   "%p_Val2_s = select i1 %p_Result_7, i54 %man_V_1, i54 %p_Result_8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 124 'select' 'p_Val2_s' <Predicate = (!exitcond_i_i)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%F2_2_cast_i = sext i12 %F2_2 to i32" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 125 'sext' 'F2_2_cast_i' <Predicate = (!exitcond_i_i & tmp_9_i)> <Delay = 0.00>
ST_28 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i54 %p_Val2_s to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 126 'trunc' 'tmp_92' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_12_i = zext i32 %F2_2_cast_i to i54" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 127 'zext' 'tmp_12_i' <Predicate = (!exitcond_i_i & tmp_9_i)> <Delay = 0.00>
ST_28 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_13_i = ashr i54 %p_Val2_s, %tmp_12_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 128 'ashr' 'tmp_13_i' <Predicate = (!exitcond_i_i & tmp_9_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_94 = trunc i54 %tmp_13_i to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 129 'trunc' 'tmp_94' <Predicate = (!exitcond_i_i & tmp_9_i)> <Delay = 0.00>
ST_28 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_16, i32 63)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 130 'bitselect' 'tmp_95' <Predicate = (!exitcond_i_i & !tmp_9_i)> <Delay = 0.00>
ST_28 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_15_i = select i1 %tmp_95, i8 -1, i8 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 131 'select' 'tmp_15_i' <Predicate = (!exitcond_i_i & !tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 132 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_17 = select i1 %tmp_9_i, i8 %tmp_94, i8 %tmp_15_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 132 'select' 'p_Val2_17' <Predicate = (!exitcond_i_i)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 133 [1/1] (1.99ns)   --->   "%tmp_17_i = icmp sgt i12 %F2, 54" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 133 'icmp' 'tmp_17_i' <Predicate = (!exitcond_i_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 134 [1/1] (1.54ns)   --->   "%tmp_18_i = add i12 -1, %F2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 134 'add' 'tmp_18_i' <Predicate = (!exitcond_i_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_27_cast_i = zext i12 %tmp_18_i to i32" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 135 'zext' 'tmp_27_cast_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_27_cast_i) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 136 'bitselect' 'p_Result_s' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%qb = select i1 %tmp_17_i, i1 %p_Result_7, i1 %p_Result_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 137 'select' 'qb' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_17, i32 7)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 138 'bitselect' 'p_Result_9' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_19_i = zext i1 %qb to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 139 'zext' 'tmp_19_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 140 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Val2_18 = add i8 %p_Val2_17, %tmp_19_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 140 'add' 'p_Val2_18' <Predicate = (!exitcond_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_18, i32 7)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 141 'bitselect' 'tmp_97' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%rev = xor i1 %tmp_97, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 142 'xor' 'rev' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%sel_tmp1_i = xor i1 %tmp_6_i, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 143 'xor' 'sel_tmp1_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2_i = and i1 %tmp_1_i, %sel_tmp1_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 144 'and' 'sel_tmp2_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 145 [1/1] (0.97ns)   --->   "%sel_tmp3_i = and i1 %sel_tmp2_i, %p_Result_9" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 145 'and' 'sel_tmp3_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 146 [1/1] (0.97ns)   --->   "%sel_tmp12_demorgan_i = or i1 %tmp_6_i, %tmp_1_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 146 'or' 'sel_tmp12_demorgan_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp_11_not_i = xor i1 %icmp, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 147 'xor' 'tmp_11_not_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%not_sel_tmp28_i = or i1 %sel_tmp12_demorgan_i, %tmp_11_not_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 148 'or' 'not_sel_tmp28_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i_i)   --->   "%tmp1 = and i1 %not_sel_tmp28_i, %rev" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 149 'and' 'tmp1' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1_i_i = and i1 %tmp1, %sel_tmp3_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 150 'and' 'carry_1_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 151 [1/1] (1.54ns)   --->   "%pos1 = add i12 8, %F2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 151 'add' 'pos1' <Predicate = (!exitcond_i_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%pos1_cast_i = sext i12 %pos1 to i32" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 152 'sext' 'pos1_cast_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 153 [1/1] (1.54ns)   --->   "%pos2 = add i12 9, %F2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 153 'add' 'pos2' <Predicate = (!exitcond_i_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 154 [1/1] (0.00ns)   --->   "%pos2_cast_i = sext i12 %pos2 to i32" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 154 'sext' 'pos2_cast_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 155 [1/1] (1.99ns)   --->   "%tmp_21_i = icmp slt i12 %pos1, 54" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 155 'icmp' 'tmp_21_i' <Predicate = (!exitcond_i_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 156 'bitselect' 'tmp_99' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.97ns)   --->   "%rev4 = xor i1 %tmp_99, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 157 'xor' 'rev4' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_23_i = zext i32 %pos1_cast_i to i54" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 158 'zext' 'tmp_23_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_24_i = ashr i54 %p_Val2_s, %tmp_23_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 159 'ashr' 'tmp_24_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%lD = trunc i54 %tmp_24_i to i1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 160 'trunc' 'lD' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp2 = and i1 %lD, %rev4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 161 'and' 'tmp2' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 162 [1/1] (4.61ns) (out node of the LUT)   --->   "%Range1_all_ones_1 = and i1 %tmp2, %tmp_21_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 162 'and' 'Range1_all_ones_1' <Predicate = (!exitcond_i_i)> <Delay = 4.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 163 'bitselect' 'tmp_101' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 164 [1/1] (1.99ns)   --->   "%tmp_26_i = icmp slt i12 %pos2, 54" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 164 'icmp' 'tmp_26_i' <Predicate = (!exitcond_i_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_27_i = zext i32 %pos2_cast_i to i54" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 165 'zext' 'tmp_27_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (4.61ns)   --->   "%Range2_V_1 = lshr i54 %p_Val2_s, %tmp_27_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 166 'lshr' 'Range2_V_1' <Predicate = (!exitcond_i_i)> <Delay = 4.61> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (1.99ns)   --->   "%tmp_30_i = icmp eq i12 %pos2, 54" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 167 'icmp' 'tmp_30_i' <Predicate = (!exitcond_i_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 168 [1/1] (2.87ns)   --->   "%Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 168 'icmp' 'Range1_all_zeros_1' <Predicate = (!exitcond_i_i)> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34_i)   --->   "%tmp_26_i_not = xor i1 %tmp_26_i, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 169 'xor' 'tmp_26_i_not' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp34_i)   --->   "%sel_tmp33_i = or i1 %tmp_99, %tmp_26_i_not" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 170 'or' 'sel_tmp33_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp34_i = and i1 %tmp_30_i, %sel_tmp33_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 171 'and' 'sel_tmp34_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.37>
ST_29 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%tmp_91 = trunc i12 %F2_2 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 172 'trunc' 'tmp_91' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_29 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%tmp_16_i = shl i8 %tmp_92, %tmp_91" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 173 'shl' 'tmp_16_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4_i)   --->   "%sel_tmp_i = select i1 %tmp_6_i, i8 %tmp_92, i8 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 174 'select' 'sel_tmp_i' <Predicate = (!exitcond_i_i & !sel_tmp3_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 175 [1/1] (1.24ns) (out node of the LUT)   --->   "%sel_tmp4_i = select i1 %sel_tmp3_i, i8 %p_Val2_18, i8 %sel_tmp_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 175 'select' 'sel_tmp4_i' <Predicate = (!exitcond_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9_i)   --->   "%sel_tmp7_i = xor i1 %p_Result_9, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 176 'xor' 'sel_tmp7_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9_i)   --->   "%sel_tmp8_i = and i1 %sel_tmp2_i, %sel_tmp7_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 177 'and' 'sel_tmp8_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 178 [1/1] (1.24ns) (out node of the LUT)   --->   "%sel_tmp9_i = select i1 %sel_tmp8_i, i8 %p_Val2_18, i8 %sel_tmp4_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 178 'select' 'sel_tmp9_i' <Predicate = (!exitcond_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%sel_tmp12_i = xor i1 %sel_tmp12_demorgan_i, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 179 'xor' 'sel_tmp12_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%sel_tmp13_i = and i1 %icmp, %sel_tmp12_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 180 'and' 'sel_tmp13_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 181 [1/1] (3.14ns) (out node of the LUT)   --->   "%p_Val2_19 = select i1 %sel_tmp13_i, i8 %tmp_16_i, i8 %sel_tmp9_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 181 'select' 'p_Val2_19' <Predicate = (!exitcond_i_i)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46_i)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_19, i32 7)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 182 'bitselect' 'p_Result_10' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_29 : Operation 183 [1/1] (0.97ns)   --->   "%rev5 = xor i1 %tmp_101, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 183 'xor' 'rev5' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%or_cond173_i_i = and i1 %tmp_26_i, %rev5" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 184 'and' 'or_cond173_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 -1, %tmp_27_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 185 'lshr' 'r_V' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 186 [1/1] (4.42ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 186 'icmp' 'Range2_all_ones' <Predicate = (!exitcond_i_i)> <Delay = 4.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_1_i_s = select i1 %or_cond173_i_i, i1 %Range2_all_ones, i1 %rev5" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 187 'select' 'Range2_all_ones_1_i_s' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 188 [1/1] (0.97ns)   --->   "%or_cond175_i_i = and i1 %tmp_26_i, %rev4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 188 'and' 'or_cond175_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [1/1] (0.99ns) (out node of the LUT)   --->   "%Range1_all_ones = and i1 %Range2_all_ones_1_i_s, %Range1_all_ones_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 189 'and' 'Range1_all_ones' <Predicate = (!exitcond_i_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (2.87ns)   --->   "%tmp_28_i = icmp eq i54 %Range2_V_1, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 190 'icmp' 'tmp_28_i' <Predicate = (!exitcond_i_i & !carry_1_i_i)> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.97ns)   --->   "%Range1_all_zeros = xor i1 %Range1_all_ones_1, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 191 'xor' 'Range1_all_zeros' <Predicate = (!exitcond_i_i & !carry_1_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%p_180_i_i = and i1 %tmp_28_i, %Range1_all_zeros" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 192 'and' 'p_180_i_i' <Predicate = (!exitcond_i_i & !carry_1_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp39_i)   --->   "%p_177_i_i = or i1 %Range1_all_zeros_1, %rev4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 193 'or' 'p_177_i_i' <Predicate = (!exitcond_i_i & !sel_tmp34_i & !carry_1_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_2_i_s)   --->   "%sel_tmp35_i = select i1 %sel_tmp34_i, i1 %Range1_all_ones_1, i1 %rev4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 194 'select' 'sel_tmp35_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (0.99ns) (out node of the LUT)   --->   "%Range1_all_ones_2_i_s = select i1 %or_cond175_i_i, i1 %Range1_all_ones, i1 %sel_tmp35_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 195 'select' 'Range1_all_ones_2_i_s' <Predicate = (!exitcond_i_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 196 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp39_i = select i1 %sel_tmp34_i, i1 %Range1_all_zeros, i1 %p_177_i_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 196 'select' 'sel_tmp39_i' <Predicate = (!exitcond_i_i & !carry_1_i_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%Range1_all_zeros_2_i = select i1 %or_cond175_i_i, i1 %p_180_i_i, i1 %sel_tmp39_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 197 'select' 'Range1_all_zeros_2_i' <Predicate = (!exitcond_i_i & !carry_1_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 198 [1/1] (0.99ns) (out node of the LUT)   --->   "%deleted_zeros = select i1 %carry_1_i_i, i1 %Range1_all_ones_2_i_s, i1 %Range1_all_zeros_2_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 198 'select' 'deleted_zeros' <Predicate = (!exitcond_i_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%Range1_all_ones_2_i = and i1 %carry_1_i_i, %Range1_all_ones_2_i_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 199 'and' 'Range1_all_ones_2_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_31_i = xor i1 %Range1_all_ones_2_i, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 200 'xor' 'tmp_31_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 201 [1/1] (0.97ns)   --->   "%sel_tmp41_i = xor i1 %tmp_21_i, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 201 'xor' 'sel_tmp41_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46_i)   --->   "%tmp3 = and i1 %p_Result_10, %sel_tmp41_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 202 'and' 'tmp3' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp46_i = and i1 %tmp3, %p_Result_7" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 203 'and' 'sel_tmp46_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%sel_tmp47_i = and i1 %tmp_21_i, %p_Result_7" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 204 'and' 'sel_tmp47_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 205 [1/1] (0.99ns) (out node of the LUT)   --->   "%underflow = select i1 %sel_tmp47_i, i1 %tmp_31_i, i1 %sel_tmp46_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 205 'select' 'underflow' <Predicate = (!exitcond_i_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node p_179_demorgan_i_i)   --->   "%tmp4 = or i1 %p_Result_7, %sel_tmp41_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 206 'or' 'tmp4' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 207 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_179_demorgan_i_i = or i1 %tmp4, %deleted_zeros" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 207 'or' 'p_179_demorgan_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.10>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 208 'specloopname' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 209 'specregionbegin' 'tmp_5_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:357->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 210 'specpipeline' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:360->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 211 'specloopname' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.97ns)   --->   "%tmp_demorgan_i = and i1 %tmp_i_i_i_i, %tmp_i_i_i_i_111" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 212 'and' 'tmp_demorgan_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 213 [1/1] (0.97ns)   --->   "%underflow_not_i = xor i1 %underflow, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 213 'xor' 'underflow_not_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%brmerge_i_not_i = and i1 %p_179_demorgan_i_i, %underflow_not_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 214 'and' 'brmerge_i_not_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%p_179_demorgan_i_not_s = xor i1 %p_179_demorgan_i_i, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 215 'xor' 'p_179_demorgan_i_not_s' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%brmerge_i = or i1 %underflow_not_i, %p_179_demorgan_i_not_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 216 'or' 'brmerge_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%p_Val2_11_0_i_mux_i = select i1 %brmerge_i_not_i, i8 %p_Val2_19, i8 -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 217 'select' 'p_Val2_11_0_i_mux_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp50_i_demorgan = and i1 %tmp_i_i_i_i, %tmp_i_i_i_i_111" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 218 'and' 'sel_tmp50_i_demorgan' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp50_i = xor i1 %sel_tmp50_i_demorgan, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:428->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 219 'xor' 'sel_tmp50_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%sel_tmp51_i = and i1 %tmp_i, %sel_tmp50_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 220 'and' 'sel_tmp51_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%tmp_s = or i1 %sel_tmp51_i, %tmp_demorgan_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 221 'or' 'tmp_s' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp52_i)   --->   "%tmp_40 = or i1 %tmp_s, %underflow" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 222 'or' 'tmp_40' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 223 [1/1] (1.24ns) (out node of the LUT)   --->   "%sel_tmp52_i = select i1 %tmp_40, i8 0, i8 %p_Val2_19" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 223 'select' 'sel_tmp52_i' <Predicate = (!exitcond_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%sel_tmp55_demorgan_i = or i1 %tmp_demorgan_i, %tmp_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 224 'or' 'sel_tmp55_demorgan_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp56_i)   --->   "%sel_tmp55_i = xor i1 %sel_tmp55_demorgan_i, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 225 'xor' 'sel_tmp55_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 226 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp56_i = and i1 %brmerge_i, %sel_tmp55_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 226 'and' 'sel_tmp56_i' <Predicate = (!exitcond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 227 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_39 = select i1 %sel_tmp56_i, i8 %p_Val2_11_0_i_mux_i, i8 %sel_tmp52_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:429->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 227 'select' 'tmp_39' <Predicate = (!exitcond_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_8_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 228 'specregionbegin' 'tmp_8_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 229 'specprotocol' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp_39)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 230 'write' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_30 : Operation 231 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_8_i_i)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:363->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 231 'specregionend' 'empty_112' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 232 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_5_i_i)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:364->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 232 'specregionend' 'empty_113' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:355->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 233 'br' <Predicate = (!exitcond_i_i)> <Delay = 0.00>

State 31 <SV = 3> <Delay = 0.00>
ST_31 : Operation 234 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_i_i)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:365->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 234 'specregionend' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 235 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:354->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:879]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_32            (specinterface    ) [ 00000000000000000000000000000000]
StgValue_33            (specinterface    ) [ 00000000000000000000000000000000]
StgValue_34            (specinterface    ) [ 00000000000000000000000000000000]
StgValue_35            (specinterface    ) [ 00000000000000000000000000000000]
StgValue_36            (specinterface    ) [ 00000000000000000000000000000000]
dst_rows_V_read        (read             ) [ 00000000000000000000000000000000]
dst_cols_V_read        (read             ) [ 00000000000000000000000000000000]
StgValue_39            (specinterface    ) [ 00000000000000000000000000000000]
StgValue_40            (write            ) [ 00000000000000000000000000000000]
StgValue_41            (specinterface    ) [ 00000000000000000000000000000000]
StgValue_42            (write            ) [ 00000000000000000000000000000000]
rows_V                 (sext             ) [ 00111111111111111111111111111111]
cols_V                 (sext             ) [ 00111111111111111111111111111111]
StgValue_45            (br               ) [ 01111111111111111111111111111111]
t_V                    (phi              ) [ 00100000000000000000000000000000]
exitcond4_i_i          (icmp             ) [ 00111111111111111111111111111111]
StgValue_48            (speclooptripcount) [ 00000000000000000000000000000000]
i_V                    (add              ) [ 01111111111111111111111111111111]
StgValue_50            (br               ) [ 00000000000000000000000000000000]
StgValue_51            (specloopname     ) [ 00000000000000000000000000000000]
tmp_i_i                (specregionbegin  ) [ 00011111111111111111111111111111]
StgValue_53            (br               ) [ 00111111111111111111111111111111]
StgValue_54            (ret              ) [ 00000000000000000000000000000000]
t_V_4                  (phi              ) [ 00010000000000000000000000000000]
exitcond_i_i           (icmp             ) [ 00111111111111111111111111111111]
StgValue_57            (speclooptripcount) [ 00000000000000000000000000000000]
j_V                    (add              ) [ 00111111111111111111111111111111]
StgValue_59            (br               ) [ 00000000000000000000000000000000]
tmp_6_i_i              (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_61            (specprotocol     ) [ 00000000000000000000000000000000]
tmp                    (read             ) [ 00010100000000000000000000000000]
empty                  (specregionend    ) [ 00000000000000000000000000000000]
tmp_7_i_i              (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_65            (specprotocol     ) [ 00000000000000000000000000000000]
tmp_87                 (read             ) [ 00010100000000000000000000000000]
empty_109              (specregionend    ) [ 00000000000000000000000000000000]
tmp_i_i1               (zext             ) [ 00010011111000000000000000000000]
tmp_43_i_i1            (zext             ) [ 00010011111000000000000000000000]
tmp_i_i_110            (uitodp           ) [ 00010000000111111000000000000000]
tmp_43_i_i             (uitodp           ) [ 00010000000111111000000000000000]
t1                     (dmul             ) [ 00010000000000000111110000000000]
t2                     (dmul             ) [ 00010000000000000111110000000000]
tmp_44_i_i             (dadd             ) [ 00010000000000000000001111100000]
sum                    (dadd             ) [ 00010000000000000000000000010000]
p_Val2_16              (bitcast          ) [ 00010000000000000000000000001000]
tmp_V                  (partselect       ) [ 00000000000000000000000000000000]
tmp_V_3                (trunc            ) [ 00000000000000000000000000000000]
tmp_i_i_i_i            (icmp             ) [ 00010000000000000000000000001110]
tmp_i_i_i_i_111        (icmp             ) [ 00010000000000000000000000001110]
tmp_89                 (trunc            ) [ 00000000000000000000000000000000]
p_Result_7             (bitselect        ) [ 00010000000000000000000000001100]
tmp_8_i                (zext             ) [ 00000000000000000000000000000000]
tmp_2_i                (bitconcatenate   ) [ 00000000000000000000000000000000]
p_Result_8             (zext             ) [ 00010000000000000000000000001000]
man_V_1                (sub              ) [ 00010000000000000000000000001000]
tmp_i                  (icmp             ) [ 00010000000000000000000000001110]
F2                     (sub              ) [ 00010000000000000000000000001000]
tmp_1_i                (icmp             ) [ 00010000000000000000000000001000]
tmp_5_i                (sub              ) [ 00000000000000000000000000000000]
F2_2                   (select           ) [ 00010000000000000000000000001100]
tmp_6_i                (icmp             ) [ 00010000000000000000000000001100]
tmp_9_i                (icmp             ) [ 00010000000000000000000000001000]
tmp_93                 (partselect       ) [ 00000000000000000000000000000000]
icmp                   (icmp             ) [ 00010000000000000000000000001100]
p_Val2_s               (select           ) [ 00000000000000000000000000000000]
F2_2_cast_i            (sext             ) [ 00000000000000000000000000000000]
tmp_92                 (trunc            ) [ 00010000000000000000000000000100]
tmp_12_i               (zext             ) [ 00000000000000000000000000000000]
tmp_13_i               (ashr             ) [ 00000000000000000000000000000000]
tmp_94                 (trunc            ) [ 00000000000000000000000000000000]
tmp_95                 (bitselect        ) [ 00000000000000000000000000000000]
tmp_15_i               (select           ) [ 00000000000000000000000000000000]
p_Val2_17              (select           ) [ 00000000000000000000000000000000]
tmp_17_i               (icmp             ) [ 00000000000000000000000000000000]
tmp_18_i               (add              ) [ 00000000000000000000000000000000]
tmp_27_cast_i          (zext             ) [ 00000000000000000000000000000000]
p_Result_s             (bitselect        ) [ 00000000000000000000000000000000]
qb                     (select           ) [ 00000000000000000000000000000000]
p_Result_9             (bitselect        ) [ 00010000000000000000000000000100]
tmp_19_i               (zext             ) [ 00000000000000000000000000000000]
p_Val2_18              (add              ) [ 00010000000000000000000000000100]
tmp_97                 (bitselect        ) [ 00000000000000000000000000000000]
rev                    (xor              ) [ 00000000000000000000000000000000]
sel_tmp1_i             (xor              ) [ 00000000000000000000000000000000]
sel_tmp2_i             (and              ) [ 00010000000000000000000000000100]
sel_tmp3_i             (and              ) [ 00010000000000000000000000000100]
sel_tmp12_demorgan_i   (or               ) [ 00010000000000000000000000000100]
tmp_11_not_i           (xor              ) [ 00000000000000000000000000000000]
not_sel_tmp28_i        (or               ) [ 00000000000000000000000000000000]
tmp1                   (and              ) [ 00000000000000000000000000000000]
carry_1_i_i            (and              ) [ 00010000000000000000000000000100]
pos1                   (add              ) [ 00000000000000000000000000000000]
pos1_cast_i            (sext             ) [ 00000000000000000000000000000000]
pos2                   (add              ) [ 00000000000000000000000000000000]
pos2_cast_i            (sext             ) [ 00000000000000000000000000000000]
tmp_21_i               (icmp             ) [ 00010000000000000000000000000100]
tmp_99                 (bitselect        ) [ 00000000000000000000000000000000]
rev4                   (xor              ) [ 00010000000000000000000000000100]
tmp_23_i               (zext             ) [ 00000000000000000000000000000000]
tmp_24_i               (ashr             ) [ 00000000000000000000000000000000]
lD                     (trunc            ) [ 00000000000000000000000000000000]
tmp2                   (and              ) [ 00000000000000000000000000000000]
Range1_all_ones_1      (and              ) [ 00010000000000000000000000000100]
tmp_101                (bitselect        ) [ 00010000000000000000000000000100]
tmp_26_i               (icmp             ) [ 00010000000000000000000000000100]
tmp_27_i               (zext             ) [ 00010000000000000000000000000100]
Range2_V_1             (lshr             ) [ 00010000000000000000000000000100]
tmp_30_i               (icmp             ) [ 00000000000000000000000000000000]
Range1_all_zeros_1     (icmp             ) [ 00010000000000000000000000000100]
tmp_26_i_not           (xor              ) [ 00000000000000000000000000000000]
sel_tmp33_i            (or               ) [ 00000000000000000000000000000000]
sel_tmp34_i            (and              ) [ 00010000000000000000000000000100]
tmp_91                 (trunc            ) [ 00000000000000000000000000000000]
tmp_16_i               (shl              ) [ 00000000000000000000000000000000]
sel_tmp_i              (select           ) [ 00000000000000000000000000000000]
sel_tmp4_i             (select           ) [ 00000000000000000000000000000000]
sel_tmp7_i             (xor              ) [ 00000000000000000000000000000000]
sel_tmp8_i             (and              ) [ 00000000000000000000000000000000]
sel_tmp9_i             (select           ) [ 00000000000000000000000000000000]
sel_tmp12_i            (xor              ) [ 00000000000000000000000000000000]
sel_tmp13_i            (and              ) [ 00000000000000000000000000000000]
p_Val2_19              (select           ) [ 00010000000000000000000000000010]
p_Result_10            (bitselect        ) [ 00000000000000000000000000000000]
rev5                   (xor              ) [ 00000000000000000000000000000000]
or_cond173_i_i         (and              ) [ 00000000000000000000000000000000]
r_V                    (lshr             ) [ 00000000000000000000000000000000]
Range2_all_ones        (icmp             ) [ 00000000000000000000000000000000]
Range2_all_ones_1_i_s  (select           ) [ 00000000000000000000000000000000]
or_cond175_i_i         (and              ) [ 00000000000000000000000000000000]
Range1_all_ones        (and              ) [ 00000000000000000000000000000000]
tmp_28_i               (icmp             ) [ 00000000000000000000000000000000]
Range1_all_zeros       (xor              ) [ 00000000000000000000000000000000]
p_180_i_i              (and              ) [ 00000000000000000000000000000000]
p_177_i_i              (or               ) [ 00000000000000000000000000000000]
sel_tmp35_i            (select           ) [ 00000000000000000000000000000000]
Range1_all_ones_2_i_s  (select           ) [ 00000000000000000000000000000000]
sel_tmp39_i            (select           ) [ 00000000000000000000000000000000]
Range1_all_zeros_2_i   (select           ) [ 00000000000000000000000000000000]
deleted_zeros          (select           ) [ 00000000000000000000000000000000]
Range1_all_ones_2_i    (and              ) [ 00000000000000000000000000000000]
tmp_31_i               (xor              ) [ 00000000000000000000000000000000]
sel_tmp41_i            (xor              ) [ 00000000000000000000000000000000]
tmp3                   (and              ) [ 00000000000000000000000000000000]
sel_tmp46_i            (and              ) [ 00000000000000000000000000000000]
sel_tmp47_i            (and              ) [ 00000000000000000000000000000000]
underflow              (select           ) [ 00010000000000000000000000000010]
tmp4                   (or               ) [ 00000000000000000000000000000000]
p_179_demorgan_i_i     (or               ) [ 00010000000000000000000000000010]
StgValue_208           (specloopname     ) [ 00000000000000000000000000000000]
tmp_5_i_i              (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_210           (specpipeline     ) [ 00000000000000000000000000000000]
StgValue_211           (specloopname     ) [ 00000000000000000000000000000000]
tmp_demorgan_i         (and              ) [ 00000000000000000000000000000000]
underflow_not_i        (xor              ) [ 00000000000000000000000000000000]
brmerge_i_not_i        (and              ) [ 00000000000000000000000000000000]
p_179_demorgan_i_not_s (xor              ) [ 00000000000000000000000000000000]
brmerge_i              (or               ) [ 00000000000000000000000000000000]
p_Val2_11_0_i_mux_i    (select           ) [ 00000000000000000000000000000000]
sel_tmp50_i_demorgan   (and              ) [ 00000000000000000000000000000000]
sel_tmp50_i            (xor              ) [ 00000000000000000000000000000000]
sel_tmp51_i            (and              ) [ 00000000000000000000000000000000]
tmp_s                  (or               ) [ 00000000000000000000000000000000]
tmp_40                 (or               ) [ 00000000000000000000000000000000]
sel_tmp52_i            (select           ) [ 00000000000000000000000000000000]
sel_tmp55_demorgan_i   (or               ) [ 00000000000000000000000000000000]
sel_tmp55_i            (xor              ) [ 00000000000000000000000000000000]
sel_tmp56_i            (and              ) [ 00000000000000000000000000000000]
tmp_39                 (select           ) [ 00000000000000000000000000000000]
tmp_8_i_i              (specregionbegin  ) [ 00000000000000000000000000000000]
StgValue_229           (specprotocol     ) [ 00000000000000000000000000000000]
StgValue_230           (write            ) [ 00000000000000000000000000000000]
empty_112              (specregionend    ) [ 00000000000000000000000000000000]
empty_113              (specregionend    ) [ 00000000000000000000000000000000]
StgValue_233           (br               ) [ 00111111111111111111111111111111]
empty_114              (specregionend    ) [ 00000000000000000000000000000000]
StgValue_235           (br               ) [ 01111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src1_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src2_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_rows_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_rows_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_cols_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_cols_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_data_stream_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_rows_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_cols_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str361"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str493"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str494"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str495"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str496"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str497"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str488"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str489"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str490"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str491"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str492"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str498"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str499"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str500"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str501"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str502"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str503"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str504"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str505"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str506"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str507"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="208" class="1004" name="dst_rows_V_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="0"/>
<pin id="211" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_rows_V_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="dst_cols_V_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="12" slack="0"/>
<pin id="217" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_cols_V_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_40_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="StgValue_42_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="12" slack="0"/>
<pin id="231" dir="0" index="2" bw="12" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_42/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_87_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_87/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="StgValue_230_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_230/30 "/>
</bind>
</comp>

<comp id="255" class="1005" name="t_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="t_V_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="t_V_4_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="t_V_4_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="0" index="1" bw="64" slack="1"/>
<pin id="280" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_44_i_i/17 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum/22 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t1/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t2/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="tmp_i_i_110/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="tmp_43_i_i/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="rows_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rows_V/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="cols_V_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cols_V/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="exitcond4_i_i_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i_i/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_V_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="exitcond_i_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="2"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="j_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_i_i1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i1/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_43_i_i1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_i_i1/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Val2_16_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_16/27 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/27 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_V_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/27 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_i_i_i_i_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="0" index="1" bw="11" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i_i/27 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_i_i_i_i_111_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="52" slack="0"/>
<pin id="365" dir="0" index="1" bw="52" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i_i_111/27 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_89_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/27 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Result_7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="0" index="2" bw="7" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/27 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_8_i_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/27 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_2_i_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="53" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="52" slack="0"/>
<pin id="389" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/27 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_Result_8_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="53" slack="0"/>
<pin id="395" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_8/27 "/>
</bind>
</comp>

<comp id="397" class="1004" name="man_V_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="53" slack="0"/>
<pin id="400" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/27 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="63" slack="0"/>
<pin id="405" dir="0" index="1" bw="63" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/27 "/>
</bind>
</comp>

<comp id="409" class="1004" name="F2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="0"/>
<pin id="411" dir="0" index="1" bw="11" slack="0"/>
<pin id="412" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/27 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_1_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="12" slack="0"/>
<pin id="417" dir="0" index="1" bw="12" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/27 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_5_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="12" slack="0"/>
<pin id="424" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5_i/27 "/>
</bind>
</comp>

<comp id="427" class="1004" name="F2_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="12" slack="0"/>
<pin id="430" dir="0" index="2" bw="12" slack="0"/>
<pin id="431" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="F2_2/27 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_6_i_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="11" slack="0"/>
<pin id="437" dir="0" index="1" bw="11" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/27 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_9_i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="0"/>
<pin id="443" dir="0" index="1" bw="12" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/27 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_93_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="0"/>
<pin id="449" dir="0" index="1" bw="12" slack="0"/>
<pin id="450" dir="0" index="2" bw="3" slack="0"/>
<pin id="451" dir="0" index="3" bw="5" slack="0"/>
<pin id="452" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93/27 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="9" slack="0"/>
<pin id="459" dir="0" index="1" bw="9" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/27 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Val2_s_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="54" slack="1"/>
<pin id="466" dir="0" index="2" bw="54" slack="1"/>
<pin id="467" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/28 "/>
</bind>
</comp>

<comp id="468" class="1004" name="F2_2_cast_i_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="F2_2_cast_i/28 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_92_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="54" slack="0"/>
<pin id="473" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_92/28 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_12_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="0"/>
<pin id="477" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_i/28 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_13_i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="54" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_13_i/28 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_94_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="54" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_94/28 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_95_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="1"/>
<pin id="492" dir="0" index="2" bw="7" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_95/28 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_15_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="0" index="2" bw="8" slack="0"/>
<pin id="500" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15_i/28 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_Val2_17_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="0" index="2" bw="8" slack="0"/>
<pin id="508" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_17/28 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_17_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="12" slack="1"/>
<pin id="513" dir="0" index="1" bw="12" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_i/28 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_18_i_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="12" slack="1"/>
<pin id="519" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18_i/28 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_27_cast_i_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast_i/28 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Result_s_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="54" slack="0"/>
<pin id="528" dir="0" index="2" bw="12" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/28 "/>
</bind>
</comp>

<comp id="533" class="1004" name="qb_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="1"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qb/28 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_Result_9_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="0" index="2" bw="4" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/28 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_19_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_i/28 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_Val2_18_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_18/28 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_97_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="0" index="2" bw="4" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_97/28 "/>
</bind>
</comp>

<comp id="566" class="1004" name="rev_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/28 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sel_tmp1_i_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1_i/28 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sel_tmp2_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2_i/28 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sel_tmp3_i_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3_i/28 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sel_tmp12_demorgan_i_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="1" slack="1"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp12_demorgan_i/28 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_11_not_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_11_not_i/28 "/>
</bind>
</comp>

<comp id="597" class="1004" name="not_sel_tmp28_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp28_i/28 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/28 "/>
</bind>
</comp>

<comp id="609" class="1004" name="carry_1_i_i_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1_i_i/28 "/>
</bind>
</comp>

<comp id="615" class="1004" name="pos1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="0"/>
<pin id="617" dir="0" index="1" bw="12" slack="1"/>
<pin id="618" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos1/28 "/>
</bind>
</comp>

<comp id="620" class="1004" name="pos1_cast_i_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="12" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos1_cast_i/28 "/>
</bind>
</comp>

<comp id="624" class="1004" name="pos2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="12" slack="1"/>
<pin id="627" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos2/28 "/>
</bind>
</comp>

<comp id="629" class="1004" name="pos2_cast_i_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="12" slack="0"/>
<pin id="631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="pos2_cast_i/28 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_21_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="12" slack="0"/>
<pin id="635" dir="0" index="1" bw="12" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_i/28 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_99_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="12" slack="0"/>
<pin id="642" dir="0" index="2" bw="5" slack="0"/>
<pin id="643" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/28 "/>
</bind>
</comp>

<comp id="647" class="1004" name="rev4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/28 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_23_i_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="0"/>
<pin id="655" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_i/28 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_24_i_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="54" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_24_i/28 "/>
</bind>
</comp>

<comp id="663" class="1004" name="lD_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="54" slack="0"/>
<pin id="665" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lD/28 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/28 "/>
</bind>
</comp>

<comp id="673" class="1004" name="Range1_all_ones_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_1/28 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_101_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="12" slack="0"/>
<pin id="682" dir="0" index="2" bw="5" slack="0"/>
<pin id="683" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/28 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_26_i_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="12" slack="0"/>
<pin id="689" dir="0" index="1" bw="12" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_i/28 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_27_i_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="12" slack="0"/>
<pin id="695" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_i/28 "/>
</bind>
</comp>

<comp id="697" class="1004" name="Range2_V_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="54" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="Range2_V_1/28 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_30_i_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="0"/>
<pin id="705" dir="0" index="1" bw="12" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30_i/28 "/>
</bind>
</comp>

<comp id="709" class="1004" name="Range1_all_zeros_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="54" slack="0"/>
<pin id="711" dir="0" index="1" bw="54" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/28 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_26_i_not_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26_i_not/28 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sel_tmp33_i_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp33_i/28 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sel_tmp34_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp34_i/28 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_91_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="12" slack="2"/>
<pin id="735" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_91/29 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_16_i_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="1"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_16_i/29 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sel_tmp_i_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="2"/>
<pin id="743" dir="0" index="1" bw="8" slack="1"/>
<pin id="744" dir="0" index="2" bw="8" slack="0"/>
<pin id="745" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp_i/29 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sel_tmp4_i_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="0" index="1" bw="8" slack="1"/>
<pin id="750" dir="0" index="2" bw="8" slack="0"/>
<pin id="751" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4_i/29 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sel_tmp7_i_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7_i/29 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sel_tmp8_i_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8_i/29 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sel_tmp9_i_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="1"/>
<pin id="766" dir="0" index="2" bw="8" slack="0"/>
<pin id="767" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9_i/29 "/>
</bind>
</comp>

<comp id="770" class="1004" name="sel_tmp12_i_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp12_i/29 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sel_tmp13_i_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="2"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13_i/29 "/>
</bind>
</comp>

<comp id="780" class="1004" name="p_Val2_19_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="8" slack="0"/>
<pin id="783" dir="0" index="2" bw="8" slack="0"/>
<pin id="784" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_19/29 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_Result_10_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="0" index="2" bw="4" slack="0"/>
<pin id="792" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/29 "/>
</bind>
</comp>

<comp id="796" class="1004" name="rev5_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/29 "/>
</bind>
</comp>

<comp id="801" class="1004" name="or_cond173_i_i_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond173_i_i/29 "/>
</bind>
</comp>

<comp id="806" class="1004" name="r_V_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="1"/>
<pin id="809" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/29 "/>
</bind>
</comp>

<comp id="811" class="1004" name="Range2_all_ones_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="54" slack="1"/>
<pin id="813" dir="0" index="1" bw="54" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/29 "/>
</bind>
</comp>

<comp id="816" class="1004" name="Range2_all_ones_1_i_s_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range2_all_ones_1_i_s/29 "/>
</bind>
</comp>

<comp id="824" class="1004" name="or_cond175_i_i_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="0" index="1" bw="1" slack="1"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond175_i_i/29 "/>
</bind>
</comp>

<comp id="828" class="1004" name="Range1_all_ones_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="1"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones/29 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_28_i_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="54" slack="1"/>
<pin id="835" dir="0" index="1" bw="54" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28_i/29 "/>
</bind>
</comp>

<comp id="838" class="1004" name="Range1_all_zeros_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Range1_all_zeros/29 "/>
</bind>
</comp>

<comp id="843" class="1004" name="p_180_i_i_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_180_i_i/29 "/>
</bind>
</comp>

<comp id="849" class="1004" name="p_177_i_i_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="0" index="1" bw="1" slack="1"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_177_i_i/29 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sel_tmp35_i_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="0" index="1" bw="1" slack="1"/>
<pin id="856" dir="0" index="2" bw="1" slack="1"/>
<pin id="857" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp35_i/29 "/>
</bind>
</comp>

<comp id="858" class="1004" name="Range1_all_ones_2_i_s_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_ones_2_i_s/29 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sel_tmp39_i_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="1"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="0" index="2" bw="1" slack="0"/>
<pin id="870" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp39_i/29 "/>
</bind>
</comp>

<comp id="873" class="1004" name="Range1_all_zeros_2_i_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="0" index="2" bw="1" slack="0"/>
<pin id="877" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Range1_all_zeros_2_i/29 "/>
</bind>
</comp>

<comp id="881" class="1004" name="deleted_zeros_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="0" index="2" bw="1" slack="0"/>
<pin id="885" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/29 "/>
</bind>
</comp>

<comp id="888" class="1004" name="Range1_all_ones_2_i_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="Range1_all_ones_2_i/29 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_31_i_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_31_i/29 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sel_tmp41_i_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp41_i/29 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp3_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/29 "/>
</bind>
</comp>

<comp id="910" class="1004" name="sel_tmp46_i_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="2"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp46_i/29 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sel_tmp47_i_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="0" index="1" bw="1" slack="2"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp47_i/29 "/>
</bind>
</comp>

<comp id="919" class="1004" name="underflow_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="0" index="2" bw="1" slack="0"/>
<pin id="923" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="underflow/29 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp4_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="2"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/29 "/>
</bind>
</comp>

<comp id="932" class="1004" name="p_179_demorgan_i_i_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_179_demorgan_i_i/29 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_demorgan_i_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="3"/>
<pin id="940" dir="0" index="1" bw="1" slack="3"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_demorgan_i/30 "/>
</bind>
</comp>

<comp id="942" class="1004" name="underflow_not_i_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_not_i/30 "/>
</bind>
</comp>

<comp id="947" class="1004" name="brmerge_i_not_i_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_not_i/30 "/>
</bind>
</comp>

<comp id="952" class="1004" name="p_179_demorgan_i_not_s_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_179_demorgan_i_not_s/30 "/>
</bind>
</comp>

<comp id="957" class="1004" name="brmerge_i_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/30 "/>
</bind>
</comp>

<comp id="963" class="1004" name="p_Val2_11_0_i_mux_i_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="8" slack="1"/>
<pin id="966" dir="0" index="2" bw="8" slack="0"/>
<pin id="967" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11_0_i_mux_i/30 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sel_tmp50_i_demorgan_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="3"/>
<pin id="972" dir="0" index="1" bw="1" slack="3"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp50_i_demorgan/30 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sel_tmp50_i_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp50_i/30 "/>
</bind>
</comp>

<comp id="980" class="1004" name="sel_tmp51_i_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="3"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp51_i/30 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_s_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/30 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_40_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="1"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_40/30 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sel_tmp52_i_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="8" slack="0"/>
<pin id="999" dir="0" index="2" bw="8" slack="1"/>
<pin id="1000" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp52_i/30 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="sel_tmp55_demorgan_i_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="3"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp55_demorgan_i/30 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="sel_tmp55_i_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp55_i/30 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="sel_tmp56_i_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp56_i/30 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_39_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="8" slack="0"/>
<pin id="1023" dir="0" index="2" bw="8" slack="0"/>
<pin id="1024" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/30 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="rows_V_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_V "/>
</bind>
</comp>

<comp id="1034" class="1005" name="cols_V_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="2"/>
<pin id="1036" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_V "/>
</bind>
</comp>

<comp id="1039" class="1005" name="exitcond4_i_i_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i_i "/>
</bind>
</comp>

<comp id="1043" class="1005" name="i_V_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="0"/>
<pin id="1045" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1048" class="1005" name="exitcond_i_i_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1050" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i "/>
</bind>
</comp>

<comp id="1052" class="1005" name="j_V_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="1"/>
<pin id="1059" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_87_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="1"/>
<pin id="1064" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_i_i1_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_43_i_i1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43_i_i1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_i_i_110_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="64" slack="1"/>
<pin id="1079" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_110 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_43_i_i_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="64" slack="1"/>
<pin id="1084" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43_i_i "/>
</bind>
</comp>

<comp id="1087" class="1005" name="t1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="64" slack="1"/>
<pin id="1089" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="t2_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="64" slack="1"/>
<pin id="1094" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t2 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="tmp_44_i_i_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="64" slack="1"/>
<pin id="1099" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44_i_i "/>
</bind>
</comp>

<comp id="1102" class="1005" name="sum_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="64" slack="1"/>
<pin id="1104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1107" class="1005" name="p_Val2_16_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="1"/>
<pin id="1109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="tmp_i_i_i_i_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="3"/>
<pin id="1114" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i "/>
</bind>
</comp>

<comp id="1118" class="1005" name="tmp_i_i_i_i_111_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="3"/>
<pin id="1120" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i_111 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="p_Result_7_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="p_Result_8_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="54" slack="1"/>
<pin id="1135" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="man_V_1_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="54" slack="1"/>
<pin id="1140" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_1 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="tmp_i_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="3"/>
<pin id="1145" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1149" class="1005" name="F2_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="12" slack="1"/>
<pin id="1151" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="tmp_1_i_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="1"/>
<pin id="1159" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="1163" class="1005" name="F2_2_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="12" slack="1"/>
<pin id="1165" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2_2 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="tmp_6_i_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tmp_9_i_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="1181" class="1005" name="icmp_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="1"/>
<pin id="1183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_92_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="8" slack="1"/>
<pin id="1189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="p_Result_9_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="1"/>
<pin id="1195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="p_Val2_18_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="1"/>
<pin id="1200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_18 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="sel_tmp2_i_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="1"/>
<pin id="1206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2_i "/>
</bind>
</comp>

<comp id="1209" class="1005" name="sel_tmp3_i_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="1"/>
<pin id="1211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp3_i "/>
</bind>
</comp>

<comp id="1214" class="1005" name="sel_tmp12_demorgan_i_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="1"/>
<pin id="1216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp12_demorgan_i "/>
</bind>
</comp>

<comp id="1219" class="1005" name="carry_1_i_i_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="1"/>
<pin id="1221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1_i_i "/>
</bind>
</comp>

<comp id="1225" class="1005" name="tmp_21_i_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="1"/>
<pin id="1227" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_i "/>
</bind>
</comp>

<comp id="1231" class="1005" name="rev4_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="1"/>
<pin id="1233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev4 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="Range1_all_ones_1_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="1"/>
<pin id="1240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="tmp_101_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="1"/>
<pin id="1247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_26_i_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="1"/>
<pin id="1252" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26_i "/>
</bind>
</comp>

<comp id="1256" class="1005" name="tmp_27_i_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="54" slack="1"/>
<pin id="1258" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_i "/>
</bind>
</comp>

<comp id="1261" class="1005" name="Range2_V_1_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="54" slack="1"/>
<pin id="1263" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="Range2_V_1 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="Range1_all_zeros_1_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="1"/>
<pin id="1269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="sel_tmp34_i_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp34_i "/>
</bind>
</comp>

<comp id="1278" class="1005" name="p_Val2_19_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="1"/>
<pin id="1280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="underflow_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="1"/>
<pin id="1286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1290" class="1005" name="p_179_demorgan_i_i_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="1"/>
<pin id="1292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_179_demorgan_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="212"><net_src comp="82" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="84" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="96" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="208" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="108" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="214" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="132" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="132" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="206" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="138" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="136" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="136" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="305"><net_src comp="208" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="214" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="259" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="259" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="116" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="270" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="270" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="116" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="349"><net_src comp="140" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="142" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="144" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="356"><net_src comp="340" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="343" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="146" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="353" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="148" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="340" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="150" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="340" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="152" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="343" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="154" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="156" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="353" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="158" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="369" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="160" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="162" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="381" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="164" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="164" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="409" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="415" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="409" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="421" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="343" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="166" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="427" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="168" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="170" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="427" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="172" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="174" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="461"><net_src comp="447" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="176" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="463" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="150" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="152" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="489" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="178" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="180" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="509"><net_src comp="485" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="496" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="168" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="182" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="184" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="463" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="521" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="538"><net_src comp="511" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="525" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="186" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="504" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="188" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="533" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="504" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="186" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="188" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="156" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="156" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="540" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="596"><net_src comp="156" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="588" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="566" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="582" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="190" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="192" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="615" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="168" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="194" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="615" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="174" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="639" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="156" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="620" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="463" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="647" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="633" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="684"><net_src comp="194" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="624" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="174" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="691"><net_src comp="624" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="168" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="629" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="463" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="693" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="624" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="168" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="463" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="158" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="687" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="156" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="639" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="703" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="721" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="180" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="741" pin="3"/><net_sink comp="747" pin=2"/></net>

<net id="757"><net_src comp="156" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="747" pin="3"/><net_sink comp="763" pin=2"/></net>

<net id="774"><net_src comp="156" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="770" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="775" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="736" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="763" pin="3"/><net_sink comp="780" pin=2"/></net>

<net id="793"><net_src comp="186" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="780" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="188" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="800"><net_src comp="156" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="796" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="196" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="801" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="811" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="796" pin="2"/><net_sink comp="816" pin=2"/></net>

<net id="832"><net_src comp="816" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="837"><net_src comp="158" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="156" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="833" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="863"><net_src comp="824" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="828" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="853" pin="3"/><net_sink comp="858" pin=2"/></net>

<net id="871"><net_src comp="838" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="872"><net_src comp="849" pin="2"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="824" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="843" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="866" pin="3"/><net_sink comp="873" pin=2"/></net>

<net id="886"><net_src comp="858" pin="3"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="873" pin="3"/><net_sink comp="881" pin=2"/></net>

<net id="892"><net_src comp="858" pin="3"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="888" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="156" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="156" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="788" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="899" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="924"><net_src comp="915" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="893" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="910" pin="2"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="899" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="936"><net_src comp="927" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="881" pin="3"/><net_sink comp="932" pin=1"/></net>

<net id="946"><net_src comp="156" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="942" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="156" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="942" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="952" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="947" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="178" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="978"><net_src comp="970" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="156" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="974" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="989"><net_src comp="980" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="938" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="985" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="1001"><net_src comp="991" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="180" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1007"><net_src comp="938" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1012"><net_src comp="1003" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="156" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="957" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1025"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="963" pin="3"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="996" pin="3"/><net_sink comp="1020" pin=2"/></net>

<net id="1028"><net_src comp="1020" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="1032"><net_src comp="302" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1037"><net_src comp="306" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1042"><net_src comp="310" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="315" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1051"><net_src comp="321" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="326" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1060"><net_src comp="236" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1065"><net_src comp="242" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1070"><net_src comp="332" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1075"><net_src comp="336" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1080"><net_src comp="296" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1085"><net_src comp="299" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1090"><net_src comp="286" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1095"><net_src comp="291" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1100"><net_src comp="277" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1105"><net_src comp="281" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1110"><net_src comp="340" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1115"><net_src comp="357" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1121"><net_src comp="363" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1127"><net_src comp="373" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1130"><net_src comp="1124" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1132"><net_src comp="1124" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1136"><net_src comp="393" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1141"><net_src comp="397" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1146"><net_src comp="403" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1152"><net_src comp="409" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1155"><net_src comp="1149" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1156"><net_src comp="1149" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1160"><net_src comp="415" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1166"><net_src comp="427" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1172"><net_src comp="435" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1175"><net_src comp="1169" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1179"><net_src comp="441" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1184"><net_src comp="457" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1190"><net_src comp="471" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1196"><net_src comp="540" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1201"><net_src comp="552" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1207"><net_src comp="577" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1212"><net_src comp="582" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1217"><net_src comp="588" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1222"><net_src comp="609" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1224"><net_src comp="1219" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1228"><net_src comp="633" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1234"><net_src comp="647" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1237"><net_src comp="1231" pin="1"/><net_sink comp="853" pin=2"/></net>

<net id="1241"><net_src comp="673" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1244"><net_src comp="1238" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1248"><net_src comp="679" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1253"><net_src comp="687" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1259"><net_src comp="693" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1264"><net_src comp="697" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1266"><net_src comp="1261" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1270"><net_src comp="709" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1275"><net_src comp="727" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1281"><net_src comp="780" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="996" pin=2"/></net>

<net id="1287"><net_src comp="919" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1293"><net_src comp="932" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="952" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_V | {30 }
	Port: dst_rows_V_out | {1 }
	Port: dst_cols_V_out | {1 }
 - Input state : 
	Port: AddWeighted : src1_data_stream_V | {4 }
	Port: AddWeighted : src2_data_stream_V | {4 }
	Port: AddWeighted : dst_rows_V | {1 }
	Port: AddWeighted : dst_cols_V | {1 }
  - Chain level:
	State 1
	State 2
		exitcond4_i_i : 1
		i_V : 1
		StgValue_50 : 2
	State 3
		exitcond_i_i : 1
		j_V : 1
		StgValue_59 : 2
	State 4
		empty : 1
		empty_109 : 1
	State 5
		tmp_i_i_110 : 1
		tmp_43_i_i : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		tmp_V : 1
		tmp_V_3 : 1
		tmp_i_i_i_i : 2
		tmp_i_i_i_i_111 : 2
		tmp_89 : 1
		p_Result_7 : 1
		tmp_8_i : 2
		tmp_2_i : 2
		p_Result_8 : 3
		man_V_1 : 4
		tmp_i : 2
		F2 : 3
		tmp_1_i : 4
		tmp_5_i : 4
		F2_2 : 5
		tmp_6_i : 2
		tmp_9_i : 6
		tmp_93 : 6
		icmp : 7
	State 28
		tmp_92 : 1
		tmp_12_i : 1
		tmp_13_i : 2
		tmp_94 : 3
		tmp_15_i : 1
		p_Val2_17 : 4
		tmp_27_cast_i : 1
		p_Result_s : 2
		qb : 3
		p_Result_9 : 5
		tmp_19_i : 4
		p_Val2_18 : 5
		tmp_97 : 6
		rev : 7
		sel_tmp3_i : 6
		tmp1 : 7
		carry_1_i_i : 7
		pos1_cast_i : 1
		pos2_cast_i : 1
		tmp_21_i : 1
		tmp_99 : 1
		rev4 : 2
		tmp_23_i : 2
		tmp_24_i : 3
		lD : 4
		tmp2 : 5
		Range1_all_ones_1 : 5
		tmp_101 : 1
		tmp_26_i : 1
		tmp_27_i : 2
		Range2_V_1 : 3
		tmp_30_i : 1
		Range1_all_zeros_1 : 1
		tmp_26_i_not : 2
		sel_tmp33_i : 2
		sel_tmp34_i : 2
	State 29
		tmp_16_i : 1
		sel_tmp4_i : 1
		p_Val2_19 : 1
		p_Result_10 : 2
		Range2_all_ones : 1
		Range2_all_ones_1_i_s : 2
		Range1_all_ones : 3
		Range1_all_ones_2_i_s : 3
		Range1_all_zeros_2_i : 1
		deleted_zeros : 4
		Range1_all_ones_2_i : 4
		tmp_31_i : 4
		tmp3 : 3
		sel_tmp46_i : 3
		underflow : 4
		p_179_demorgan_i_i : 5
	State 30
		tmp_39 : 1
		StgValue_230 : 2
		empty_112 : 1
		empty_113 : 1
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   dadd   |           grp_fu_277          |    3    |   445   |   1149  |
|          |           grp_fu_281          |    3    |   445   |   1149  |
|----------|-------------------------------|---------|---------|---------|
|  uitodp  |           grp_fu_296          |    0    |   412   |   645   |
|          |           grp_fu_299          |    0    |   412   |   645   |
|----------|-------------------------------|---------|---------|---------|
|   dmul   |           grp_fu_286          |    11   |   317   |   578   |
|          |           grp_fu_291          |    11   |   317   |   578   |
|----------|-------------------------------|---------|---------|---------|
|   ashr   |        tmp_13_i_fu_479        |    0    |    0    |   162   |
|          |        tmp_24_i_fu_657        |    0    |    0    |   162   |
|----------|-------------------------------|---------|---------|---------|
|          |      exitcond4_i_i_fu_310     |    0    |    0    |    18   |
|          |      exitcond_i_i_fu_321      |    0    |    0    |    18   |
|          |       tmp_i_i_i_i_fu_357      |    0    |    0    |    13   |
|          |     tmp_i_i_i_i_111_fu_363    |    0    |    0    |    29   |
|          |          tmp_i_fu_403         |    0    |    0    |    29   |
|          |         tmp_1_i_fu_415        |    0    |    0    |    13   |
|          |         tmp_6_i_fu_435        |    0    |    0    |    13   |
|   icmp   |         tmp_9_i_fu_441        |    0    |    0    |    13   |
|          |          icmp_fu_457          |    0    |    0    |    13   |
|          |        tmp_17_i_fu_511        |    0    |    0    |    13   |
|          |        tmp_21_i_fu_633        |    0    |    0    |    13   |
|          |        tmp_26_i_fu_687        |    0    |    0    |    13   |
|          |        tmp_30_i_fu_703        |    0    |    0    |    13   |
|          |   Range1_all_zeros_1_fu_709   |    0    |    0    |    29   |
|          |     Range2_all_ones_fu_811    |    0    |    0    |    29   |
|          |        tmp_28_i_fu_833        |    0    |    0    |    29   |
|----------|-------------------------------|---------|---------|---------|
|   lshr   |       Range2_V_1_fu_697       |    0    |    0    |   162   |
|          |           r_V_fu_806          |    0    |    0    |   101   |
|----------|-------------------------------|---------|---------|---------|
|          |          F2_2_fu_427          |    0    |    0    |    12   |
|          |        p_Val2_s_fu_463        |    0    |    0    |    54   |
|          |        tmp_15_i_fu_496        |    0    |    0    |    8    |
|          |        p_Val2_17_fu_504       |    0    |    0    |    8    |
|          |           qb_fu_533           |    0    |    0    |    2    |
|          |        sel_tmp_i_fu_741       |    0    |    0    |    8    |
|          |       sel_tmp4_i_fu_747       |    0    |    0    |    8    |
|          |       sel_tmp9_i_fu_763       |    0    |    0    |    8    |
|          |        p_Val2_19_fu_780       |    0    |    0    |    8    |
|  select  |  Range2_all_ones_1_i_s_fu_816 |    0    |    0    |    2    |
|          |       sel_tmp35_i_fu_853      |    0    |    0    |    2    |
|          |  Range1_all_ones_2_i_s_fu_858 |    0    |    0    |    2    |
|          |       sel_tmp39_i_fu_866      |    0    |    0    |    2    |
|          |  Range1_all_zeros_2_i_fu_873  |    0    |    0    |    2    |
|          |      deleted_zeros_fu_881     |    0    |    0    |    2    |
|          |        underflow_fu_919       |    0    |    0    |    2    |
|          |   p_Val2_11_0_i_mux_i_fu_963  |    0    |    0    |    8    |
|          |       sel_tmp52_i_fu_996      |    0    |    0    |    8    |
|          |         tmp_39_fu_1020        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |           i_V_fu_315          |    0    |    0    |    39   |
|          |           j_V_fu_326          |    0    |    0    |    39   |
|    add   |        tmp_18_i_fu_516        |    0    |    0    |    12   |
|          |        p_Val2_18_fu_552       |    0    |    0    |    15   |
|          |          pos1_fu_615          |    0    |    0    |    12   |
|          |          pos2_fu_624          |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          |         man_V_1_fu_397        |    0    |    0    |    60   |
|    sub   |           F2_fu_409           |    0    |    0    |    12   |
|          |         tmp_5_i_fu_421        |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          |       sel_tmp2_i_fu_577       |    0    |    0    |    2    |
|          |       sel_tmp3_i_fu_582       |    0    |    0    |    2    |
|          |          tmp1_fu_603          |    0    |    0    |    2    |
|          |       carry_1_i_i_fu_609      |    0    |    0    |    2    |
|          |          tmp2_fu_667          |    0    |    0    |    2    |
|          |    Range1_all_ones_1_fu_673   |    0    |    0    |    2    |
|          |       sel_tmp34_i_fu_727      |    0    |    0    |    2    |
|          |       sel_tmp8_i_fu_758       |    0    |    0    |    2    |
|          |       sel_tmp13_i_fu_775      |    0    |    0    |    2    |
|          |     or_cond173_i_i_fu_801     |    0    |    0    |    2    |
|    and   |     or_cond175_i_i_fu_824     |    0    |    0    |    2    |
|          |     Range1_all_ones_fu_828    |    0    |    0    |    2    |
|          |        p_180_i_i_fu_843       |    0    |    0    |    2    |
|          |   Range1_all_ones_2_i_fu_888  |    0    |    0    |    2    |
|          |          tmp3_fu_904          |    0    |    0    |    2    |
|          |       sel_tmp46_i_fu_910      |    0    |    0    |    2    |
|          |       sel_tmp47_i_fu_915      |    0    |    0    |    2    |
|          |     tmp_demorgan_i_fu_938     |    0    |    0    |    2    |
|          |     brmerge_i_not_i_fu_947    |    0    |    0    |    2    |
|          |  sel_tmp50_i_demorgan_fu_970  |    0    |    0    |    2    |
|          |       sel_tmp51_i_fu_980      |    0    |    0    |    2    |
|          |      sel_tmp56_i_fu_1014      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |           rev_fu_566          |    0    |    0    |    2    |
|          |       sel_tmp1_i_fu_572       |    0    |    0    |    2    |
|          |      tmp_11_not_i_fu_592      |    0    |    0    |    2    |
|          |          rev4_fu_647          |    0    |    0    |    2    |
|          |      tmp_26_i_not_fu_715      |    0    |    0    |    2    |
|          |       sel_tmp7_i_fu_753       |    0    |    0    |    2    |
|          |       sel_tmp12_i_fu_770      |    0    |    0    |    2    |
|    xor   |          rev5_fu_796          |    0    |    0    |    2    |
|          |    Range1_all_zeros_fu_838    |    0    |    0    |    2    |
|          |        tmp_31_i_fu_893        |    0    |    0    |    2    |
|          |       sel_tmp41_i_fu_899      |    0    |    0    |    2    |
|          |     underflow_not_i_fu_942    |    0    |    0    |    2    |
|          | p_179_demorgan_i_not_s_fu_952 |    0    |    0    |    2    |
|          |       sel_tmp50_i_fu_974      |    0    |    0    |    2    |
|          |      sel_tmp55_i_fu_1008      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  sel_tmp12_demorgan_i_fu_588  |    0    |    0    |    2    |
|          |     not_sel_tmp28_i_fu_597    |    0    |    0    |    2    |
|          |       sel_tmp33_i_fu_721      |    0    |    0    |    2    |
|          |        p_177_i_i_fu_849       |    0    |    0    |    2    |
|    or    |          tmp4_fu_927          |    0    |    0    |    2    |
|          |   p_179_demorgan_i_i_fu_932   |    0    |    0    |    2    |
|          |        brmerge_i_fu_957       |    0    |    0    |    2    |
|          |          tmp_s_fu_985         |    0    |    0    |    2    |
|          |         tmp_40_fu_991         |    0    |    0    |    2    |
|          |  sel_tmp55_demorgan_i_fu_1003 |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |        tmp_16_i_fu_736        |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|          |  dst_rows_V_read_read_fu_208  |    0    |    0    |    0    |
|   read   |  dst_cols_V_read_read_fu_214  |    0    |    0    |    0    |
|          |        tmp_read_fu_236        |    0    |    0    |    0    |
|          |       tmp_87_read_fu_242      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    StgValue_40_write_fu_220   |    0    |    0    |    0    |
|   write  |    StgValue_42_write_fu_228   |    0    |    0    |    0    |
|          |   StgValue_230_write_fu_248   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         rows_V_fu_302         |    0    |    0    |    0    |
|          |         cols_V_fu_306         |    0    |    0    |    0    |
|   sext   |       F2_2_cast_i_fu_468      |    0    |    0    |    0    |
|          |       pos1_cast_i_fu_620      |    0    |    0    |    0    |
|          |       pos2_cast_i_fu_629      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_i_i1_fu_332        |    0    |    0    |    0    |
|          |       tmp_43_i_i1_fu_336      |    0    |    0    |    0    |
|          |         tmp_8_i_fu_381        |    0    |    0    |    0    |
|          |       p_Result_8_fu_393       |    0    |    0    |    0    |
|   zext   |        tmp_12_i_fu_475        |    0    |    0    |    0    |
|          |      tmp_27_cast_i_fu_521     |    0    |    0    |    0    |
|          |        tmp_19_i_fu_548        |    0    |    0    |    0    |
|          |        tmp_23_i_fu_653        |    0    |    0    |    0    |
|          |        tmp_27_i_fu_693        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          tmp_V_fu_343         |    0    |    0    |    0    |
|          |         tmp_93_fu_447         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_V_3_fu_353        |    0    |    0    |    0    |
|          |         tmp_89_fu_369         |    0    |    0    |    0    |
|   trunc  |         tmp_92_fu_471         |    0    |    0    |    0    |
|          |         tmp_94_fu_485         |    0    |    0    |    0    |
|          |           lD_fu_663           |    0    |    0    |    0    |
|          |         tmp_91_fu_733         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       p_Result_7_fu_373       |    0    |    0    |    0    |
|          |         tmp_95_fu_489         |    0    |    0    |    0    |
|          |       p_Result_s_fu_525       |    0    |    0    |    0    |
| bitselect|       p_Result_9_fu_540       |    0    |    0    |    0    |
|          |         tmp_97_fu_558         |    0    |    0    |    0    |
|          |         tmp_99_fu_639         |    0    |    0    |    0    |
|          |         tmp_101_fu_679        |    0    |    0    |    0    |
|          |       p_Result_10_fu_788      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_2_i_fu_385        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    28   |   2348  |   6109  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        F2_2_reg_1163        |   12   |
|         F2_reg_1149         |   12   |
|  Range1_all_ones_1_reg_1238 |    1   |
| Range1_all_zeros_1_reg_1267 |    1   |
|     Range2_V_1_reg_1261     |   54   |
|     carry_1_i_i_reg_1219    |    1   |
|       cols_V_reg_1034       |   32   |
|    exitcond4_i_i_reg_1039   |    1   |
|    exitcond_i_i_reg_1048    |    1   |
|         i_V_reg_1043        |   32   |
|        icmp_reg_1181        |    1   |
|         j_V_reg_1052        |   32   |
|       man_V_1_reg_1138      |   54   |
| p_179_demorgan_i_i_reg_1290 |    1   |
|     p_Result_7_reg_1124     |    1   |
|     p_Result_8_reg_1133     |   54   |
|     p_Result_9_reg_1193     |    1   |
|      p_Val2_16_reg_1107     |   64   |
|      p_Val2_18_reg_1198     |    8   |
|      p_Val2_19_reg_1278     |    8   |
|        rev4_reg_1231        |    1   |
|       rows_V_reg_1029       |   32   |
|sel_tmp12_demorgan_i_reg_1214|    1   |
|     sel_tmp2_i_reg_1204     |    1   |
|     sel_tmp34_i_reg_1272    |    1   |
|     sel_tmp3_i_reg_1209     |    1   |
|         sum_reg_1102        |   64   |
|         t1_reg_1087         |   64   |
|         t2_reg_1092         |   64   |
|        t_V_4_reg_266        |   32   |
|         t_V_reg_255         |   32   |
|       tmp_101_reg_1245      |    1   |
|       tmp_1_i_reg_1157      |    1   |
|      tmp_21_i_reg_1225      |    1   |
|      tmp_26_i_reg_1250      |    1   |
|      tmp_27_i_reg_1256      |   54   |
|     tmp_43_i_i1_reg_1072    |   32   |
|     tmp_43_i_i_reg_1082     |   64   |
|     tmp_44_i_i_reg_1097     |   64   |
|       tmp_6_i_reg_1169      |    1   |
|       tmp_87_reg_1062       |    8   |
|       tmp_92_reg_1187       |    8   |
|       tmp_9_i_reg_1176      |    1   |
|      tmp_i_i1_reg_1067      |   32   |
|     tmp_i_i_110_reg_1077    |   64   |
|   tmp_i_i_i_i_111_reg_1118  |    1   |
|     tmp_i_i_i_i_reg_1112    |    1   |
|        tmp_i_reg_1143       |    1   |
|         tmp_reg_1057        |    8   |
|      underflow_reg_1284     |    1   |
+-----------------------------+--------+
|            Total            |  1008  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_296 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_299 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  3.538  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  2348  |  6109  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |  1008  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |    3   |  3356  |  6127  |
+-----------+--------+--------+--------+--------+
