// Seed: 1809285537
module module_0 (
    output id_0
    , id_17, id_18,
    output id_1,
    inout id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input logic id_11,
    input logic id_12,
    input logic id_13,
    output id_14
    , id_19,
    output id_15,
    output logic id_16
);
  assign id_16 = id_10[1];
  type_32(
      1, 1
  );
  logic id_20;
  logic id_21;
  logic id_22;
  logic id_23;
  logic id_24;
  assign id_14 = id_20 == 1;
endmodule
