Info: Generated by version: 21.4 build 67
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\SFP_test\tse_testbench\testbench_verilog\tse_testbench_sim\tse_testbench.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\SFP_test\tse_testbench\testbench_verilog\tse_testbench_sim\tse_testbench --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: tse_testbench.tse_testbench: MAC options apply to all MAC instances 
Info: tse_testbench.tse_testbench: Parameter "Align packet headers to 32-bit boundary" cannot be changed during runtime in selected configuration
Info: tse_testbench.tse_testbench: MII/GMII is automatically selected in 10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII PCS core variations
Info: tse_testbench.tse_testbench: All PCS instances use the same PHY ID
Info: tse_testbench: "Transforming system: tse_testbench"
Info: tse_testbench: "Naming system components in system: tse_testbench"
Info: tse_testbench: "Processing generation queue"
Info: tse_testbench: "Generating: tse_testbench"
Info: tse_testbench: "Generating: tse_testbench_altera_eth_tse_1950_vweooxa"
Info: tse_testbench: "Generating: altera_eth_tse_avalon_arbiter"
Info: tse_testbench: "Generating: altera_eth_tse_channel_adapter"
Info: tse_testbench: "Generating: altera_eth_tse_fifoless_mac"
Info: tse_testbench: "Generating: altera_eth_tse_pcs_pma_nf_phyip"
Info: tse_testbench: "Generating: tse_testbench_altera_xcvr_native_a10_191_ybh6yry"
Info: i_nf_native_phyip_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: i_nf_native_phyip_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: i_nf_native_phyip_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: i_nf_native_phyip_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: i_nf_native_phyip_0: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: i_nf_native_phyip_0: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: i_nf_native_phyip_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: i_nf_native_phyip_0: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: i_nf_native_phyip_0: add_fileset_file ./mentor/twentynm_pcs.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_pcs.sv MENTOR_SPECIFIC
Info: i_nf_native_phyip_0: add_fileset_file ./mentor/twentynm_pma.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_pma.sv MENTOR_SPECIFIC
Info: i_nf_native_phyip_0: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info: i_nf_native_phyip_0: add_fileset_file ./mentor/twentynm_xcvr_native.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_native.sv MENTOR_SPECIFIC
Info: i_nf_native_phyip_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: i_nf_native_phyip_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: i_nf_native_phyip_0: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: i_nf_native_phyip_0: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: i_nf_native_phyip_0: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: i_nf_native_phyip_0: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: i_nf_native_phyip_0: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: i_nf_native_phyip_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: i_nf_native_phyip_0: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: i_nf_native_phyip_0: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: i_nf_native_phyip_0: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: i_nf_native_phyip_0: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: i_nf_native_phyip_0: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: i_nf_native_phyip_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: tse_testbench: "Generating: altera_eth_tse_nf_phyip_terminator"
Info: tse_testbench: "Generating: altera_reset_controller"
Info: tse_testbench: Done "tse_testbench" with 9 modules, 816 files
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/SFP_test/tse_testbench/testbench_verilog/tse_testbench_sim/tse_testbench/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/SFP_test/tse_testbench/testbench_verilog/tse_testbench_sim/tse_testbench/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/Documents/Work_ASD/Projects/Learning/SFP_test/tse_testbench/testbench_verilog/tse_testbench_sim/tse_testbench/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\SFP_test\tse_testbench\testbench_verilog\tse_testbench_sim\tse_testbench.ip --output-directory=C:/Users/alvas/Documents/Work_ASD/Projects/Learning/SFP_test/tse_testbench/testbench_verilog/tse_testbench_sim/tse_testbench/sim/ --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/SFP_test/tse_testbench/testbench_verilog/tse_testbench_sim/tse_testbench/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/alvas/Documents/Work_ASD/Projects/Learning/SFP_test/tse_testbench/testbench_verilog/tse_testbench_sim/tse_testbench/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/alvas/Documents/Work_ASD/Projects/Learning/SFP_test/tse_testbench/testbench_verilog/tse_testbench_sim/tse_testbench/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
