<stg><name>svm_speech_30_Pipeline_5</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index272 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index272"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %Mdl_BinaryLearners

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %loop_index272

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %load-store-loop271

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
load-store-loop271:0 %loop_index272_load = load i6 %loop_index272

]]></Node>
<StgValue><ssdm name="loop_index272_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop271:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop271:2 %exitcond2896 = icmp_eq  i6 %loop_index272_load, i6 32

]]></Node>
<StgValue><ssdm name="exitcond2896"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop271:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop271:4 %empty_48 = add i6 %loop_index272_load, i6 1

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop271:5 %br_ln0 = br i1 %exitcond2896, void %load-store-loop271.split, void %memcpy-split270.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
load-store-loop271.split:0 %loop_index272_cast15 = zext i6 %loop_index272_load

]]></Node>
<StgValue><ssdm name="loop_index272_cast15"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop271.split:1 %dv4_addr = getelementptr i64 %dv4, i64 0, i64 %loop_index272_cast15

]]></Node>
<StgValue><ssdm name="dv4_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
load-store-loop271.split:2 %dv4_load = load i5 %dv4_addr

]]></Node>
<StgValue><ssdm name="dv4_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="6">
<![CDATA[
load-store-loop271.split:3 %empty_49 = trunc i6 %loop_index272_load

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop271.split:12 %store_ln0 = store i6 %empty_48, i6 %loop_index272

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2896" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
memcpy-split270.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
load-store-loop271.split:2 %dv4_load = load i5 %dv4_addr

]]></Node>
<StgValue><ssdm name="dv4_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
load-store-loop271.split:4 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_49, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="8">
<![CDATA[
load-store-loop271.split:5 %p_cast3 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop271.split:6 %empty_50 = add i11 %p_cast3, i11 1376

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
load-store-loop271.split:7 %empty_51 = bitcast i64 %dv4_load

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop271.split:8 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %empty_50, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
load-store-loop271.split:9 %p_cast16 = zext i8 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop271.split:10 %Mdl_BinaryLearners_addr = getelementptr i64 %Mdl_BinaryLearners, i64 0, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="Mdl_BinaryLearners_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="8">
<![CDATA[
load-store-loop271.split:11 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i9 %Mdl_BinaryLearners_addr, i64 %empty_51, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop271.split:13 %br_ln0 = br void %load-store-loop271

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="Mdl_BinaryLearners" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Mdl_BinaryLearners"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="dv4" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="dv4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="loop_index272" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="Mdl_BinaryLearners" to="specbramwithbyteenable_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="store_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="loop_index272" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="50" from="loop_index272" to="loop_index272_load" fromId="5" toId="9">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="60" from="p_str" to="specpipeline_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="loop_index272_load" to="exitcond2896" fromId="9" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_62" to="exitcond2896" fromId="62" toId="11">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="64" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_66" to="empty" fromId="66" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_66" to="empty" fromId="66" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_66" to="empty" fromId="66" toId="12">
</dataflow>
<dataflow id="70" from="loop_index272_load" to="empty_48" fromId="9" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_71" to="empty_48" fromId="71" toId="13">
</dataflow>
<dataflow id="73" from="exitcond2896" to="br_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="74" from="loop_index272_load" to="loop_index272_cast15" fromId="9" toId="15">
</dataflow>
<dataflow id="75" from="dv4" to="dv4_addr" fromId="41" toId="16">
</dataflow>
<dataflow id="77" from="StgValue_76" to="dv4_addr" fromId="76" toId="16">
</dataflow>
<dataflow id="78" from="loop_index272_cast15" to="dv4_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="79" from="dv4_addr" to="dv4_load" fromId="16" toId="17">
</dataflow>
<dataflow id="80" from="loop_index272_load" to="empty_49" fromId="9" toId="18">
</dataflow>
<dataflow id="81" from="empty_48" to="store_ln0" fromId="13" toId="19">
</dataflow>
<dataflow id="82" from="loop_index272" to="store_ln0" fromId="5" toId="19">
</dataflow>
<dataflow id="83" from="dv4_addr" to="dv4_load" fromId="16" toId="20">
</dataflow>
<dataflow id="85" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_s" fromId="84" toId="21">
</dataflow>
<dataflow id="86" from="empty_49" to="tmp_s" fromId="18" toId="21">
</dataflow>
<dataflow id="88" from="StgValue_87" to="tmp_s" fromId="87" toId="21">
</dataflow>
<dataflow id="89" from="tmp_s" to="p_cast3" fromId="21" toId="22">
</dataflow>
<dataflow id="90" from="p_cast3" to="empty_50" fromId="22" toId="23">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty_50" fromId="91" toId="23">
</dataflow>
<dataflow id="93" from="dv4_load" to="empty_51" fromId="20" toId="24">
</dataflow>
<dataflow id="95" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="tmp_5" fromId="94" toId="25">
</dataflow>
<dataflow id="96" from="empty_50" to="tmp_5" fromId="23" toId="25">
</dataflow>
<dataflow id="98" from="StgValue_97" to="tmp_5" fromId="97" toId="25">
</dataflow>
<dataflow id="100" from="StgValue_99" to="tmp_5" fromId="99" toId="25">
</dataflow>
<dataflow id="101" from="tmp_5" to="p_cast16" fromId="25" toId="26">
</dataflow>
<dataflow id="102" from="Mdl_BinaryLearners" to="Mdl_BinaryLearners_addr" fromId="40" toId="27">
</dataflow>
<dataflow id="103" from="StgValue_76" to="Mdl_BinaryLearners_addr" fromId="76" toId="27">
</dataflow>
<dataflow id="104" from="p_cast16" to="Mdl_BinaryLearners_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="106" from="_ssdm_op_Write.bram.i64" to="store_ln0" fromId="105" toId="28">
</dataflow>
<dataflow id="107" from="Mdl_BinaryLearners_addr" to="store_ln0" fromId="27" toId="28">
</dataflow>
<dataflow id="108" from="empty_51" to="store_ln0" fromId="24" toId="28">
</dataflow>
<dataflow id="110" from="StgValue_109" to="store_ln0" fromId="109" toId="28">
</dataflow>
<dataflow id="111" from="exitcond2896" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
