<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Counter_6bit_Scope.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clock_div7_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="counter_scope.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="counter_scope.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="counter_scope.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="counter_scope.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="counter_scope.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="counter_scope.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="counter_scope.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="counter_scope.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="counter_scope.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="counter_scope.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="counter_scope.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="counter_scope.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="counter_scope.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_scope.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="counter_scope.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter_scope.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="counter_scope.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="counter_scope.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="counter_scope.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="counter_scope.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="counter_scope.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="counter_scope.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="counter_scope.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="counter_scope_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="counter_scope_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="counter_scope_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="counter_scope_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="counter_scope_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="counter_scope_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_scope_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_scope_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="counter_scope_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="counter_scope_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_scope_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="counter_scope_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="counter_scope_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="counter_scope_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_scope_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_counter_scope_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_counter_scope_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_counter_scope_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_counter_scope_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1616499178" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1616499178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617085034" xil_pn:in_ck="4601162545370397212" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1617085034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock_div7.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="counter_scope.v"/>
      <outfile xil_pn:name="tb_counter_scope.v"/>
    </transform>
    <transform xil_pn:end_ts="1616501119" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3550718728656840923" xil_pn:start_ts="1616501119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616501119" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4214028922230376103" xil_pn:start_ts="1616501119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616499178" xil_pn:in_ck="-8530177386473936594" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-9214267833094527272" xil_pn:start_ts="1616499178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1617085034" xil_pn:in_ck="4601162545370397212" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1617085034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock_div7.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="counter_scope.v"/>
      <outfile xil_pn:name="tb_counter_scope.v"/>
    </transform>
    <transform xil_pn:end_ts="1617085045" xil_pn:in_ck="5657042013058832942" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7923953373131477" xil_pn:start_ts="1617085034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_counter_scope_beh.prj"/>
      <outfile xil_pn:name="tb_counter_scope_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1617085046" xil_pn:in_ck="-6182100107679487587" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="499734801827508974" xil_pn:start_ts="1617085045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_counter_scope_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1616409444" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4657451609769810734" xil_pn:start_ts="1616409444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616410877" xil_pn:in_ck="-8530177386473936594" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-9214267833094527272" xil_pn:start_ts="1616410876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/CNT_ICON.ngc"/>
      <outfile xil_pn:name="ipcore_dir/CNT_ICON.v"/>
      <outfile xil_pn:name="ipcore_dir/CNT_ILA.ngc"/>
      <outfile xil_pn:name="ipcore_dir/CNT_ILA.v"/>
      <outfile xil_pn:name="ipcore_dir/CNT_VIO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/CNT_VIO.v"/>
    </transform>
    <transform xil_pn:end_ts="1616408933" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1616408933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616409445" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3354416935045280848" xil_pn:start_ts="1616409445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616409445" xil_pn:in_ck="2497966282672044131" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1616409445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616409445" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7054524306368792030" xil_pn:start_ts="1616409445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616501860" xil_pn:in_ck="200463767945064060" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7956772670515820117" xil_pn:start_ts="1616501840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="counter_scope.lso"/>
      <outfile xil_pn:name="counter_scope.ngc"/>
      <outfile xil_pn:name="counter_scope.ngr"/>
      <outfile xil_pn:name="counter_scope.prj"/>
      <outfile xil_pn:name="counter_scope.stx"/>
      <outfile xil_pn:name="counter_scope.syr"/>
      <outfile xil_pn:name="counter_scope.xst"/>
      <outfile xil_pn:name="counter_scope_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1616498926" xil_pn:in_ck="-6834028307354120443" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3468683451948270341" xil_pn:start_ts="1616498926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616501872" xil_pn:in_ck="5431038746576810652" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5070110426917828219" xil_pn:start_ts="1616501860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="counter_scope.bld"/>
      <outfile xil_pn:name="counter_scope.ngd"/>
      <outfile xil_pn:name="counter_scope_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1616501881" xil_pn:in_ck="-3661987762771543867" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1616501872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="counter_scope.pcf"/>
      <outfile xil_pn:name="counter_scope_map.map"/>
      <outfile xil_pn:name="counter_scope_map.mrp"/>
      <outfile xil_pn:name="counter_scope_map.ncd"/>
      <outfile xil_pn:name="counter_scope_map.ngm"/>
      <outfile xil_pn:name="counter_scope_map.xrpt"/>
      <outfile xil_pn:name="counter_scope_summary.xml"/>
      <outfile xil_pn:name="counter_scope_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1616501926" xil_pn:in_ck="2049365951795135742" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1616501881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="counter_scope.ncd"/>
      <outfile xil_pn:name="counter_scope.pad"/>
      <outfile xil_pn:name="counter_scope.par"/>
      <outfile xil_pn:name="counter_scope.ptwx"/>
      <outfile xil_pn:name="counter_scope.unroutes"/>
      <outfile xil_pn:name="counter_scope.xpi"/>
      <outfile xil_pn:name="counter_scope_pad.csv"/>
      <outfile xil_pn:name="counter_scope_pad.txt"/>
      <outfile xil_pn:name="counter_scope_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1616501965" xil_pn:in_ck="-6834028307354128068" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1616501952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="counter_scope.bgn"/>
      <outfile xil_pn:name="counter_scope.bit"/>
      <outfile xil_pn:name="counter_scope.drc"/>
      <outfile xil_pn:name="counter_scope.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1616411226" xil_pn:in_ck="-6834028307354140922" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="5070110426917828219" xil_pn:start_ts="1616411226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1616501926" xil_pn:in_ck="2061652426179682241" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1616501920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="counter_scope.twr"/>
      <outfile xil_pn:name="counter_scope.twx"/>
    </transform>
  </transforms>

</generated_project>
