//
// inputs: rst, q_a, q_b
// outputs: hex3, hex2, hex1, hex0 (7 bitx), error
//
// reset already taken care of for initial clock cycles
//
000_1000000_1000000_1000000_1000000_0
//count up
001_1000000_1000000_1000000_1111001_0
001_1000000_1000000_1000000_1111001_0
011_1000000_1000000_1000000_0100100_0
010_1000000_1000000_1000000_0110000_0
// error
001_1000000_1000000_1000000_0110000_1
// reset
100_1000000_1000000_1000000_1000000_0
// count down
010_0010000_0010000_0010000_0010000_0
011_0010000_0010000_0010000_0000000_0
001_0010000_0010000_0010000_1111000_0
//error
010_0010000_0010000_0010000_1111000_1
// reset
100_1000000_1000000_1000000_1000000_0
