Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Apr  4 23:09:53 2022
| Host         : uberbertha running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation
| Design       : soc
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    12          
HPDR-2     Warning           Port pin INOUT inconsistency                                      1           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   10          
SYNTH-9    Warning           Small multiplier                                                  10          
TIMING-16  Warning           Large setup violation                                             75          
TIMING-38  Warning           Bus skew constraint applied on multiple clocks                    4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (3174)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3174)
---------------------------------
 There are 3174 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.813     -290.817                     92                 7051       -0.808       -1.582                      2                 7035        3.000        0.000                       0                  3667  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk100M                                                                                     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen                                                                          {0.000 25.000}       50.000          20.000          
  core_clk_clk_gen                                                                          {0.000 100.000}      200.000         5.000           
  ila_clk_clk_gen                                                                           {0.000 4.839}        9.677           103.333         
  mem_clk_clk_gen                                                                           {0.000 25.000}       50.000          20.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen_1                                                                        {0.000 25.000}       50.000          20.000          
  core_clk_clk_gen_1                                                                        {0.000 100.000}      200.000         5.000           
  ila_clk_clk_gen_1                                                                         {0.000 4.839}        9.677           103.333         
  mem_clk_clk_gen_1                                                                         {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clkfbout_clk_gen                                                                                                                                                                                                                           47.845        0.000                       0                     3  
  core_clk_clk_gen                                                                               88.652        0.000                      0                 1299        0.380        0.000                      0                 1299       13.360        0.000                       0                   954  
  ila_clk_clk_gen                                                                                 2.884        0.000                      0                 3618        0.215        0.000                      0                 3618        3.589        0.000                       0                  2129  
  mem_clk_clk_gen                                                                                                                                                                                                                            24.500        0.000                       0                    97  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.958        0.000                      0                  928        0.081        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_gen_1                                                                                                                                                                                                                         47.845        0.000                       0                     3  
  core_clk_clk_gen_1                                                                             88.679        0.000                      0                 1299        0.380        0.000                      0                 1299       13.360        0.000                       0                   954  
  ila_clk_clk_gen_1                                                                               2.889        0.000                      0                 3618        0.215        0.000                      0                 3618        3.589        0.000                       0                  2129  
  mem_clk_clk_gen_1                                                                                                                                                                                                                          24.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mem_clk_clk_gen                                                                             core_clk_clk_gen                                                                                 40.731        0.000                      0                   58        0.324        0.000                      0                   58  
core_clk_clk_gen_1                                                                          core_clk_clk_gen                                                                                 88.652        0.000                      0                 1299        0.058        0.000                      0                 1299  
mem_clk_clk_gen_1                                                                           core_clk_clk_gen                                                                                 40.731        0.000                      0                   58        0.324        0.000                      0                   58  
core_clk_clk_gen                                                                            ila_clk_clk_gen                                                                                  -1.549      -21.675                     28                   30       -0.808       -1.582                      2                   30  
mem_clk_clk_gen                                                                             ila_clk_clk_gen                                                                                  -4.813     -269.142                     64                   64        0.121        0.000                      0                   64  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  ila_clk_clk_gen                                                                                  31.717        0.000                      0                    8                                                                        
core_clk_clk_gen_1                                                                          ila_clk_clk_gen                                                                                  -1.522      -20.908                     28                   30       -0.781       -1.527                      2                   30  
ila_clk_clk_gen_1                                                                           ila_clk_clk_gen                                                                                   2.884        0.000                      0                 3618        0.030        0.000                      0                 3618  
mem_clk_clk_gen_1                                                                           ila_clk_clk_gen                                                                                  -4.795     -267.997                     64                   64        0.139        0.000                      0                   64  
core_clk_clk_gen                                                                            mem_clk_clk_gen                                                                                  37.389        0.000                      0                  893        0.092        0.000                      0                  893  
core_clk_clk_gen_1                                                                          mem_clk_clk_gen                                                                                  37.416        0.000                      0                  893        0.119        0.000                      0                  893  
ila_clk_clk_gen                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.373        0.000                      0                    8                                                                        
ila_clk_clk_gen_1                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.373        0.000                      0                    8                                                                        
core_clk_clk_gen                                                                            core_clk_clk_gen_1                                                                               88.652        0.000                      0                 1299        0.058        0.000                      0                 1299  
mem_clk_clk_gen                                                                             core_clk_clk_gen_1                                                                               40.758        0.000                      0                   58        0.351        0.000                      0                   58  
mem_clk_clk_gen_1                                                                           core_clk_clk_gen_1                                                                               40.758        0.000                      0                   58        0.351        0.000                      0                   58  
core_clk_clk_gen                                                                            ila_clk_clk_gen_1                                                                                -1.549      -21.675                     28                   30       -0.808       -1.582                      2                   30  
ila_clk_clk_gen                                                                             ila_clk_clk_gen_1                                                                                 2.884        0.000                      0                 3618        0.030        0.000                      0                 3618  
mem_clk_clk_gen                                                                             ila_clk_clk_gen_1                                                                                -4.813     -269.142                     64                   64        0.121        0.000                      0                   64  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  ila_clk_clk_gen_1                                                                                31.717        0.000                      0                    8                                                                        
core_clk_clk_gen_1                                                                          ila_clk_clk_gen_1                                                                                -1.522      -20.908                     28                   30       -0.781       -1.527                      2                   30  
mem_clk_clk_gen_1                                                                           ila_clk_clk_gen_1                                                                                -4.795     -267.997                     64                   64        0.139        0.000                      0                   64  
core_clk_clk_gen                                                                            mem_clk_clk_gen_1                                                                                37.389        0.000                      0                  893        0.092        0.000                      0                  893  
core_clk_clk_gen_1                                                                          mem_clk_clk_gen_1                                                                                37.416        0.000                      0                  893        0.119        0.000                      0                  893  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.619        0.000                      0                  100        0.354        0.000                      0                  100  
**async_default**                                                                           ila_clk_clk_gen                                                                             ila_clk_clk_gen                                                                                   6.616        0.000                      0                  105        0.327        0.000                      0                  105  
**async_default**                                                                           ila_clk_clk_gen_1                                                                           ila_clk_clk_gen                                                                                   6.616        0.000                      0                  105        0.142        0.000                      0                  105  
**async_default**                                                                           ila_clk_clk_gen                                                                             ila_clk_clk_gen_1                                                                                 6.616        0.000                      0                  105        0.142        0.000                      0                  105  
**async_default**                                                                           ila_clk_clk_gen_1                                                                           ila_clk_clk_gen_1                                                                                 6.621        0.000                      0                  105        0.327        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       88.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.652ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.992ns  (logic 1.386ns (12.609%)  route 9.606ns (87.391%))
  Logic Levels:           7  (LUT2=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.566    -1.550    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -1.032 r  pipeline/if_id_register/instruction_out_reg[13]/Q
                         net (fo=69, routed)          3.938     2.907    pipeline/decode_stage/forward_alu/instruction[13]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.031 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.655     3.686    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.810 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7/O
                         net (fo=8, routed)           1.222     5.032    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6/O
                         net (fo=1, routed)           0.291     5.447    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.571 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.658     6.229    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     6.353 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.709     8.062    hazard_unit/dec_stl_req
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.124     8.186 f  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.658     8.845    hazard_unit/state[2]_i_2_n_0
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.969 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.474     9.443    hazard_unit/state[2]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.322    98.106    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)       -0.011    98.095    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.095    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 88.652    

Slack (MET) :             89.135ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.554ns  (logic 1.386ns (13.132%)  route 9.168ns (86.868%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.566    -1.550    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -1.032 r  pipeline/if_id_register/instruction_out_reg[13]/Q
                         net (fo=69, routed)          3.938     2.907    pipeline/decode_stage/forward_alu/instruction[13]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.655     3.686    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.810 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7/O
                         net (fo=8, routed)           1.222     5.032    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.156 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6/O
                         net (fo=1, routed)           0.291     5.447    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.571 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.658     6.229    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     6.353 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.749     8.102    hazard_unit/dec_stl_req
    SLICE_X50Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.226 f  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.655     8.881    hazard_unit/state[1]_i_2_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.005 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.005    hazard_unit/state[1]_i_1_n_0
    SLICE_X51Y11         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X51Y11         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.322    98.106    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.034    98.140    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.140    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 89.135    

Slack (MET) :             92.918ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.049ns  (logic 0.929ns (15.359%)  route 5.120ns (84.641%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 197.934 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.873   104.501    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.503   197.934    pipeline/id_ex_register/clock
    SLICE_X60Y26         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/C
                         clock pessimism              0.533   198.467    
                         clock uncertainty           -0.322   198.146    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.726   197.420    pipeline/id_ex_register/alu_top_select_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.420    
                         arrival time                        -104.501    
  -------------------------------------------------------------------
                         slack                                 92.918    

Slack (MET) :             93.031ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 1.088ns (16.207%)  route 5.625ns (83.793%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.559    -1.557    pipeline/if_id_register/clock
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.419    -1.138 f  pipeline/if_id_register/instruction_out_reg[5]/Q
                         net (fo=26, routed)          2.344     1.207    pipeline/decode_stage/inst_decoder/instruction[5]
    SLICE_X50Y14         LUT5 (Prop_lut5_I4_O)        0.297     1.504 r  pipeline/decode_stage/inst_decoder/call_stack_enable_INST_0_i_1/O
                         net (fo=3, routed)           0.972     2.476    pipeline/decode_stage/inst_decoder/call_stack_enable_INST_0_i_1_n_0
    SLICE_X49Y11         LUT4 (Prop_lut4_I1_O)        0.124     2.600 r  pipeline/decode_stage/inst_decoder/return_in_pipeline_INST_0/O
                         net (fo=4, routed)           1.108     3.708    hazard_unit/ret
    SLICE_X50Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.832 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           1.201     5.033    hazard_unit/state[0]_i_2_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.157 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.157    hazard_unit/state[0]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.322    98.106    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)        0.082    98.188    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         98.188    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                 93.031    

Slack (MET) :             93.055ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        5.910ns  (logic 0.929ns (15.719%)  route 4.981ns (84.281%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 197.932 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.734   104.363    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.501   197.932    pipeline/id_ex_register/clock
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[2]/C
                         clock pessimism              0.533   198.465    
                         clock uncertainty           -0.322   198.144    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.726   197.418    pipeline/id_ex_register/alu_bot_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.418    
                         arrival time                        -104.363    
  -------------------------------------------------------------------
                         slack                                 93.055    

Slack (MET) :             93.055ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        5.910ns  (logic 0.929ns (15.719%)  route 4.981ns (84.281%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 197.932 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.734   104.363    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.501   197.932    pipeline/id_ex_register/clock
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[4]/C
                         clock pessimism              0.533   198.465    
                         clock uncertainty           -0.322   198.144    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.726   197.418    pipeline/id_ex_register/alu_bot_select_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.418    
                         arrival time                        -104.363    
  -------------------------------------------------------------------
                         slack                                 93.055    

Slack (MET) :             93.095ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.495ns  (logic 1.846ns (28.420%)  route 4.649ns (71.579%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 197.874 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.901   104.616    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.332   104.948 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0/O
                         net (fo=1, routed)           0.000   104.948    pipeline/fetch_stage/prog_cntr/load_value[13]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.443   197.874    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                         clock pessimism              0.461   198.335    
                         clock uncertainty           -0.322   198.014    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)        0.029   198.043    pipeline/fetch_stage/prog_cntr/value_reg[13]
  -------------------------------------------------------------------
                         required time                        198.043    
                         arrival time                        -104.948    
  -------------------------------------------------------------------
                         slack                                 93.095    

Slack (MET) :             93.216ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        5.847ns  (logic 0.929ns (15.889%)  route 4.918ns (84.111%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 197.935 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.671   104.299    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.504   197.935    pipeline/id_ex_register/clock
    SLICE_X58Y27         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/C
                         clock pessimism              0.533   198.468    
                         clock uncertainty           -0.322   198.147    
    SLICE_X58Y27         FDRE (Setup_fdre_C_R)       -0.631   197.516    pipeline/id_ex_register/alu_top_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.516    
                         arrival time                        -104.299    
  -------------------------------------------------------------------
                         slack                                 93.216    

Slack (MET) :             93.283ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.306ns  (logic 1.846ns (29.272%)  route 4.460ns (70.728%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 197.873 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.712   104.427    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I5_O)        0.332   104.759 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[12]_INST_0/O
                         net (fo=1, routed)           0.000   104.759    pipeline/fetch_stage/prog_cntr/load_value[12]
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.442   197.873    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                         clock pessimism              0.461   198.334    
                         clock uncertainty           -0.322   198.013    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.029   198.042    pipeline/fetch_stage/prog_cntr/value_reg[12]
  -------------------------------------------------------------------
                         required time                        198.042    
                         arrival time                        -104.759    
  -------------------------------------------------------------------
                         slack                                 93.283    

Slack (MET) :             93.332ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.260ns  (logic 1.846ns (29.487%)  route 4.414ns (70.513%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 197.874 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.666   104.381    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.332   104.713 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[9]_INST_0/O
                         net (fo=1, routed)           0.000   104.713    pipeline/fetch_stage/prog_cntr/load_value[9]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.443   197.874    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/C
                         clock pessimism              0.461   198.335    
                         clock uncertainty           -0.322   198.014    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)        0.031   198.045    pipeline/fetch_stage/prog_cntr/value_reg[9]
  -------------------------------------------------------------------
                         required time                        198.045    
                         arrival time                        -104.713    
  -------------------------------------------------------------------
                         slack                                 93.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.414%)  route 0.576ns (75.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X51Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[3]/Q
                         net (fo=1, routed)           0.576     0.193    pipeline/fetch_stage/input_mux/ret_addr[3]
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.238 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.238    pipeline/fetch_stage/prog_cntr/load_value[3]
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                         clock pessimism              0.661    -0.262    
    SLICE_X30Y9          FDRE (Hold_fdre_C_D)         0.120    -0.142    pipeline/fetch_stage/prog_cntr/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.252ns (44.638%)  route 0.313ns (55.362%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=21, routed)          0.313    -0.071    pipeline/memory_stage/sf_reg_file/mem_ptr_ctl_signals[2]
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  pipeline/memory_stage/sf_reg_file/sfr_array[9][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.026    pipeline/memory_stage/sf_reg_file/sfr_array[9][7]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.040 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.040    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]_i_1_n_6
    SLICE_X56Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.835    -0.919    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/C
                         clock pessimism              0.432    -0.487    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.134    -0.353    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/mem_wb_register/ret_addr_out_reg[10]/Q
                         net (fo=1, routed)           0.573     0.189    pipeline/fetch_stage/input_mux/ret_addr[10]
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.234 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.234    pipeline/fetch_stage/prog_cntr/load_value[10]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/C
                         clock pessimism              0.661    -0.262    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.092    -0.170    pipeline/fetch_stage/prog_cntr/value_reg[10]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.522%)  route 0.572ns (75.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/mem_wb_register/ret_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.572     0.187    pipeline/fetch_stage/input_mux/ret_addr[12]
    SLICE_X31Y11         LUT6 (Prop_lut6_I3_O)        0.045     0.232 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[12]_INST_0/O
                         net (fo=1, routed)           0.000     0.232    pipeline/fetch_stage/prog_cntr/load_value[12]
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.830    -0.924    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                         clock pessimism              0.661    -0.263    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.091    -0.172    pipeline/fetch_stage/prog_cntr/value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.511%)  route 0.573ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X51Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.573     0.190    pipeline/fetch_stage/input_mux/ret_addr[4]
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.235 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.235    pipeline/fetch_stage/prog_cntr/load_value[4]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                         clock pessimism              0.661    -0.262    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.092    -0.170    pipeline/fetch_stage/prog_cntr/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.208ns (37.281%)  route 0.350ns (62.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.584    -0.504    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X60Y21         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/Q
                         net (fo=4, routed)           0.350     0.010    pipeline/memory_stage/sf_reg_file/x_intermediate[3]
    SLICE_X60Y19         LUT3 (Prop_lut3_I2_O)        0.044     0.054 r  pipeline/memory_stage/sf_reg_file/x_ptr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.054    pipeline/memory_stage/sf_reg_file/x_ptr[3]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.854    -0.900    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X60Y19         FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/C
                         clock pessimism              0.412    -0.488    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.133    -0.355    pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[7][4]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[7][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        0.510ns  (logic 0.191ns (37.427%)  route 0.319ns (62.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 99.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 99.466 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.554    99.466    pipeline/reg_file/clock
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.146    99.612 r  pipeline/reg_file/reg_file_reg[7][4]/Q
                         net (fo=3, routed)           0.319    99.931    pipeline/reg_file/reg_file_reg_n_0_[7][4]
    SLICE_X40Y20         LUT5 (Prop_lut5_I2_O)        0.045    99.976 r  pipeline/reg_file/reg_file[7][4]_i_1/O
                         net (fo=1, routed)           0.000    99.976    pipeline/reg_file/reg_file[7][4]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.822    99.068    pipeline/reg_file/clock
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.466    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.099    99.565    pipeline/reg_file/reg_file_reg[7][4]
  -------------------------------------------------------------------
                         required time                        -99.565    
                         arrival time                          99.976    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.226ns (45.117%)  route 0.275ns (54.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/if_id_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  pipeline/if_id_register/instruction_out_reg[6]/Q
                         net (fo=27, routed)          0.120    -0.276    pipeline/decode_stage/inst_decoder/instruction[6]
    SLICE_X49Y11         LUT4 (Prop_lut4_I3_O)        0.098    -0.178 r  pipeline/decode_stage/inst_decoder/return_in_pipeline_INST_0/O
                         net (fo=4, routed)           0.155    -0.023    pipeline/id_ex_register/mem_ptr_ctl_in[2]
    SLICE_X49Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.834    -0.920    pipeline/id_ex_register/clock
    SLICE_X49Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.070    -0.438    pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[25][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[25][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        0.539ns  (logic 0.212ns (39.305%)  route 0.327ns (60.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 99.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 99.471 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.559    99.471    pipeline/reg_file/clock
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.167    99.638 r  pipeline/reg_file/reg_file_reg[25][1]/Q
                         net (fo=3, routed)           0.327    99.965    pipeline/reg_file/reg_file_reg_n_0_[25][1]
    SLICE_X46Y16         LUT5 (Prop_lut5_I2_O)        0.045   100.010 r  pipeline/reg_file/reg_file[25][1]_i_1/O
                         net (fo=1, routed)           0.000   100.010    pipeline/reg_file/reg_file[25][1]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.827    99.073    pipeline/reg_file/clock
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.471    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.124    99.595    pipeline/reg_file/reg_file_reg[25][1]
  -------------------------------------------------------------------
                         required time                        -99.595    
                         arrival time                         100.010    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/instruction_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.428%)  route 0.365ns (63.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X54Y25         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pipeline/id_ex_register/instruction_out_reg[6]/Q
                         net (fo=19, routed)          0.365    -0.007    pipeline/execute_stage/mem_frwd/instruction[6]
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.038 r  pipeline/execute_stage/mem_frwd/mem_wb_data_sel_top[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.038    pipeline/ex_mem_register/mem_wb_data_sel_top_in[1]
    SLICE_X56Y25         FDRE                                         r  pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.821    -0.933    pipeline/ex_mem_register/clock
    SLICE_X56Y25         FDRE                                         r  pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/C
                         clock pessimism              0.432    -0.501    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.121    -0.380    pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.419    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_clk_gen
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    sys_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y11     hazard_unit/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y11     hazard_unit/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y11     hazard_unit/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y11     int_controller/int_vec_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y11     int_controller/interrupt_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y12     int_controller/ioeint_t_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y11     int_controller/state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y10     pipeline/ex_mem_register/call_addr_out_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y11     hazard_unit/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y11     hazard_unit/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/int_vec_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/int_vec_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/interrupt_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/interrupt_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y11     hazard_unit/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y11     hazard_unit/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/interrupt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/interrupt_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        2.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X40Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.182ns (19.019%)  route 5.033ns (80.981%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 7.548 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.575     4.665    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440     7.548    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.082    
                         clock uncertainty           -0.185     7.897    
    SLICE_X44Y32         FDRE (Setup_fdre_C_CE)      -0.205     7.692    <hidden>
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.182ns (19.019%)  route 5.033ns (80.981%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 7.548 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.575     4.665    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440     7.548    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.082    
                         clock uncertainty           -0.185     7.897    
    SLICE_X44Y32         FDRE (Setup_fdre_C_CE)      -0.205     7.692    <hidden>
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.557    -0.531    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.199 r  <hidden>
                         net (fo=1, routed)           0.000    -0.199    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.531    
    SLICE_X42Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.414    <hidden>
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=1, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
    SLICE_X38Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
    SLICE_X34Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X34Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X34Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.399    -0.532    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
    SLICE_X46Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.410    <hidden>
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.397    -0.527    
    SLICE_X46Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.410    <hidden>
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.193 r  <hidden>
                         net (fo=2, routed)           0.000    -0.193    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.396    -0.525    
    SLICE_X52Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.408    <hidden>
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.193 r  <hidden>
                         net (fo=2, routed)           0.000    -0.193    <hidden>
    SLICE_X52Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    <hidden>
    SLICE_X52Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.396    -0.525    
    SLICE_X52Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.408    <hidden>
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.555    -0.533    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.201 r  <hidden>
                         net (fo=1, routed)           0.000    -0.201    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.533    
    SLICE_X42Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.416    <hidden>
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.554    -0.534    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.202 r  <hidden>
                         net (fo=1, routed)           0.000    -0.202    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.822    -0.932    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.534    
    SLICE_X42Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.417    <hidden>
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ila_clk_clk_gen
Waveform(ns):       { 0.000 4.839 }
Period(ns):         9.677
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X2Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X2Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y9      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       9.677       203.683    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  mem_clk_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_clk_clk_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y13     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y14     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y17     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y18     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y17     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y18     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y15     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y16     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y55     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y55     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y16     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y16     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y18     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y18     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y55     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y55     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y16     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y16     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y18     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y18     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 2.255ns (32.158%)  route 4.757ns (67.842%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.122 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.874     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.323     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.898     7.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.326     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.287     9.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.150     9.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.698    10.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.348    10.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X41Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.360    36.483    
                         clock uncertainty           -0.035    36.447    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.031    36.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.478    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                 25.958    

Slack (MET) :             26.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 2.255ns (32.771%)  route 4.626ns (67.229%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.122 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.874     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.323     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.898     7.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.326     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.287     9.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.150     9.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.567    10.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X43Y55         LUT3 (Prop_lut3_I1_O)        0.348    10.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X43Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.360    36.483    
                         clock uncertainty           -0.035    36.447    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.031    36.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.478    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                 26.089    

Slack (MET) :             26.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.255ns (33.149%)  route 4.548ns (66.851%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.122 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.874     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.323     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.898     7.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.326     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.287     9.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.150     9.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.488     9.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.348    10.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X41Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.360    36.483    
                         clock uncertainty           -0.035    36.447    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.031    36.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.478    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 26.168    

Slack (MET) :             26.233ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.255ns (33.476%)  route 4.481ns (66.524%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.122 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.874     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.323     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.898     7.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.326     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.287     9.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.150     9.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.422     9.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X43Y55         LUT3 (Prop_lut3_I1_O)        0.348    10.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X43Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.360    36.483    
                         clock uncertainty           -0.035    36.447    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.029    36.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.476    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                 26.233    

Slack (MET) :             26.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 2.255ns (33.491%)  route 4.478ns (66.509%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.122 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.874     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.323     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.898     7.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.326     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.287     9.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.150     9.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.419     9.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X43Y55         LUT3 (Prop_lut3_I1_O)        0.348    10.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X43Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.360    36.483    
                         clock uncertainty           -0.035    36.447    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.031    36.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.478    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 26.238    

Slack (MET) :             26.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 2.255ns (33.689%)  route 4.439ns (66.311%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.122 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.874     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.323     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.898     7.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.326     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.287     9.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.150     9.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.379     9.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.348    10.201 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X41Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.360    36.483    
                         clock uncertainty           -0.035    36.447    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.029    36.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.476    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                 26.275    

Slack (MET) :             26.362ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.255ns (33.741%)  route 4.428ns (66.259%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.122 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.874     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.323     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.898     7.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.326     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.287     9.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.150     9.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.369     9.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.348    10.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.385    36.508    
                         clock uncertainty           -0.035    36.472    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.081    36.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.553    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                 26.362    

Slack (MET) :             26.636ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 2.005ns (31.425%)  route 4.375ns (68.575%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.122 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.874     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.323     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.898     7.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.326     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.438     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124     9.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.165     9.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124     9.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.360    36.483    
                         clock uncertainty           -0.035    36.447    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.077    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                 26.636    

Slack (MET) :             26.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 2.005ns (32.223%)  route 4.217ns (67.777%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.122 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.874     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.323     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.898     7.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X38Y56         LUT6 (Prop_lut6_I3_O)        0.326     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.280     9.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.441 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.165     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.437    36.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.385    36.508    
                         clock uncertainty           -0.035    36.472    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.077    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.549    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                 26.819    

Slack (MET) :             27.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 0.828ns (14.758%)  route 4.782ns (85.242%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 36.131 - 33.000 ) 
    Source Clock Delay      (SCD):    3.521ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.567     3.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X41Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     3.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.470     6.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.584     7.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           1.015     8.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I3_O)        0.124     8.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.713     9.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X28Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.276    36.407    
                         clock uncertainty           -0.035    36.372    
    SLICE_X28Y40         FDPE (Setup_fdpe_C_D)       -0.058    36.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.314    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 27.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.271%)  route 0.254ns (60.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/Q
                         net (fo=10, routed)          0.254     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/D[0]
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X32Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
                         clock pessimism             -0.117     1.588    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.066     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.113     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X46Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.371     1.336    
    SLICE_X46Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.114     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X46Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.371     1.336    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.447%)  route 0.184ns (56.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X41Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.184     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X41Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X41Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                         clock pessimism             -0.117     1.587    
    SLICE_X41Y50         FDRE (Hold_fdre_C_CE)       -0.039     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.447%)  route 0.184ns (56.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X41Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.184     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X41Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X41Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -0.117     1.587    
    SLICE_X41Y50         FDRE (Hold_fdre_C_CE)       -0.039     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.214%)  route 0.185ns (56.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X32Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.185     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X36Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X36Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.122     1.581    
    SLICE_X36Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.214%)  route 0.185ns (56.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X32Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.185     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X36Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X36Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                         clock pessimism             -0.122     1.581    
    SLICE_X36Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.214%)  route 0.185ns (56.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X32Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.185     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X36Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X36Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
                         clock pessimism             -0.122     1.581    
    SLICE_X36Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.214%)  route 0.185ns (56.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X32Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.185     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X36Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X36Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                         clock pessimism             -0.122     1.581    
    SLICE_X36Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.214%)  route 0.185ns (56.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X32Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.185     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X36Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X36Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                         clock pessimism             -0.122     1.581    
    SLICE_X36Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X44Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X45Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y56   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X46Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen_1
  To Clock:  clkfbout_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       88.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.679ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.992ns  (logic 1.386ns (12.609%)  route 9.606ns (87.391%))
  Logic Levels:           7  (LUT2=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.566    -1.550    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -1.032 r  pipeline/if_id_register/instruction_out_reg[13]/Q
                         net (fo=69, routed)          3.938     2.907    pipeline/decode_stage/forward_alu/instruction[13]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.031 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.655     3.686    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.810 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7/O
                         net (fo=8, routed)           1.222     5.032    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6/O
                         net (fo=1, routed)           0.291     5.447    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.571 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.658     6.229    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     6.353 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.709     8.062    hazard_unit/dec_stl_req
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.124     8.186 f  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.658     8.845    hazard_unit/state[2]_i_2_n_0
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.969 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.474     9.443    hazard_unit/state[2]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.295    98.133    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)       -0.011    98.122    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.122    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 88.679    

Slack (MET) :             89.162ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.554ns  (logic 1.386ns (13.132%)  route 9.168ns (86.868%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.566    -1.550    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -1.032 r  pipeline/if_id_register/instruction_out_reg[13]/Q
                         net (fo=69, routed)          3.938     2.907    pipeline/decode_stage/forward_alu/instruction[13]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.655     3.686    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.810 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7/O
                         net (fo=8, routed)           1.222     5.032    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.156 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6/O
                         net (fo=1, routed)           0.291     5.447    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.571 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.658     6.229    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     6.353 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.749     8.102    hazard_unit/dec_stl_req
    SLICE_X50Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.226 f  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.655     8.881    hazard_unit/state[1]_i_2_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.005 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.005    hazard_unit/state[1]_i_1_n_0
    SLICE_X51Y11         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X51Y11         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.295    98.133    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.034    98.167    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.167    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 89.162    

Slack (MET) :             92.946ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.049ns  (logic 0.929ns (15.359%)  route 5.120ns (84.641%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 197.934 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.873   104.501    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.503   197.934    pipeline/id_ex_register/clock
    SLICE_X60Y26         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/C
                         clock pessimism              0.533   198.467    
                         clock uncertainty           -0.295   198.173    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.726   197.447    pipeline/id_ex_register/alu_top_select_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.447    
                         arrival time                        -104.501    
  -------------------------------------------------------------------
                         slack                                 92.946    

Slack (MET) :             93.058ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 1.088ns (16.207%)  route 5.625ns (83.793%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.559    -1.557    pipeline/if_id_register/clock
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.419    -1.138 f  pipeline/if_id_register/instruction_out_reg[5]/Q
                         net (fo=26, routed)          2.344     1.207    pipeline/decode_stage/inst_decoder/instruction[5]
    SLICE_X50Y14         LUT5 (Prop_lut5_I4_O)        0.297     1.504 r  pipeline/decode_stage/inst_decoder/call_stack_enable_INST_0_i_1/O
                         net (fo=3, routed)           0.972     2.476    pipeline/decode_stage/inst_decoder/call_stack_enable_INST_0_i_1_n_0
    SLICE_X49Y11         LUT4 (Prop_lut4_I1_O)        0.124     2.600 r  pipeline/decode_stage/inst_decoder/return_in_pipeline_INST_0/O
                         net (fo=4, routed)           1.108     3.708    hazard_unit/ret
    SLICE_X50Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.832 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           1.201     5.033    hazard_unit/state[0]_i_2_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.157 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.157    hazard_unit/state[0]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.295    98.133    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)        0.082    98.215    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         98.215    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                 93.058    

Slack (MET) :             93.082ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        5.910ns  (logic 0.929ns (15.719%)  route 4.981ns (84.281%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 197.932 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.734   104.363    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.501   197.932    pipeline/id_ex_register/clock
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[2]/C
                         clock pessimism              0.533   198.465    
                         clock uncertainty           -0.295   198.171    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.726   197.445    pipeline/id_ex_register/alu_bot_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.445    
                         arrival time                        -104.363    
  -------------------------------------------------------------------
                         slack                                 93.082    

Slack (MET) :             93.082ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        5.910ns  (logic 0.929ns (15.719%)  route 4.981ns (84.281%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 197.932 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.734   104.363    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.501   197.932    pipeline/id_ex_register/clock
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[4]/C
                         clock pessimism              0.533   198.465    
                         clock uncertainty           -0.295   198.171    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.726   197.445    pipeline/id_ex_register/alu_bot_select_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.445    
                         arrival time                        -104.363    
  -------------------------------------------------------------------
                         slack                                 93.082    

Slack (MET) :             93.122ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.495ns  (logic 1.846ns (28.420%)  route 4.649ns (71.579%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 197.874 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.901   104.616    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.332   104.948 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0/O
                         net (fo=1, routed)           0.000   104.948    pipeline/fetch_stage/prog_cntr/load_value[13]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.443   197.874    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                         clock pessimism              0.461   198.335    
                         clock uncertainty           -0.295   198.041    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)        0.029   198.070    pipeline/fetch_stage/prog_cntr/value_reg[13]
  -------------------------------------------------------------------
                         required time                        198.070    
                         arrival time                        -104.948    
  -------------------------------------------------------------------
                         slack                                 93.122    

Slack (MET) :             93.244ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        5.847ns  (logic 0.929ns (15.889%)  route 4.918ns (84.111%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 197.935 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.671   104.299    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.504   197.935    pipeline/id_ex_register/clock
    SLICE_X58Y27         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/C
                         clock pessimism              0.533   198.468    
                         clock uncertainty           -0.295   198.174    
    SLICE_X58Y27         FDRE (Setup_fdre_C_R)       -0.631   197.543    pipeline/id_ex_register/alu_top_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.543    
                         arrival time                        -104.299    
  -------------------------------------------------------------------
                         slack                                 93.244    

Slack (MET) :             93.310ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.306ns  (logic 1.846ns (29.272%)  route 4.460ns (70.728%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 197.873 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.712   104.427    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I5_O)        0.332   104.759 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[12]_INST_0/O
                         net (fo=1, routed)           0.000   104.759    pipeline/fetch_stage/prog_cntr/load_value[12]
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.442   197.873    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                         clock pessimism              0.461   198.334    
                         clock uncertainty           -0.295   198.040    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.029   198.069    pipeline/fetch_stage/prog_cntr/value_reg[12]
  -------------------------------------------------------------------
                         required time                        198.069    
                         arrival time                        -104.759    
  -------------------------------------------------------------------
                         slack                                 93.310    

Slack (MET) :             93.359ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.260ns  (logic 1.846ns (29.487%)  route 4.414ns (70.513%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 197.874 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.666   104.381    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.332   104.713 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[9]_INST_0/O
                         net (fo=1, routed)           0.000   104.713    pipeline/fetch_stage/prog_cntr/load_value[9]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.443   197.874    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/C
                         clock pessimism              0.461   198.335    
                         clock uncertainty           -0.295   198.041    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)        0.031   198.072    pipeline/fetch_stage/prog_cntr/value_reg[9]
  -------------------------------------------------------------------
                         required time                        198.072    
                         arrival time                        -104.713    
  -------------------------------------------------------------------
                         slack                                 93.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.414%)  route 0.576ns (75.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X51Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[3]/Q
                         net (fo=1, routed)           0.576     0.193    pipeline/fetch_stage/input_mux/ret_addr[3]
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.238 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.238    pipeline/fetch_stage/prog_cntr/load_value[3]
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                         clock pessimism              0.661    -0.262    
    SLICE_X30Y9          FDRE (Hold_fdre_C_D)         0.120    -0.142    pipeline/fetch_stage/prog_cntr/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.252ns (44.638%)  route 0.313ns (55.362%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=21, routed)          0.313    -0.071    pipeline/memory_stage/sf_reg_file/mem_ptr_ctl_signals[2]
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  pipeline/memory_stage/sf_reg_file/sfr_array[9][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.026    pipeline/memory_stage/sf_reg_file/sfr_array[9][7]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.040 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.040    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]_i_1_n_6
    SLICE_X56Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.835    -0.919    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/C
                         clock pessimism              0.432    -0.487    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.134    -0.353    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/mem_wb_register/ret_addr_out_reg[10]/Q
                         net (fo=1, routed)           0.573     0.189    pipeline/fetch_stage/input_mux/ret_addr[10]
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.234 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.234    pipeline/fetch_stage/prog_cntr/load_value[10]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/C
                         clock pessimism              0.661    -0.262    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.092    -0.170    pipeline/fetch_stage/prog_cntr/value_reg[10]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.522%)  route 0.572ns (75.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/mem_wb_register/ret_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.572     0.187    pipeline/fetch_stage/input_mux/ret_addr[12]
    SLICE_X31Y11         LUT6 (Prop_lut6_I3_O)        0.045     0.232 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[12]_INST_0/O
                         net (fo=1, routed)           0.000     0.232    pipeline/fetch_stage/prog_cntr/load_value[12]
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.830    -0.924    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                         clock pessimism              0.661    -0.263    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.091    -0.172    pipeline/fetch_stage/prog_cntr/value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.511%)  route 0.573ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X51Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.573     0.190    pipeline/fetch_stage/input_mux/ret_addr[4]
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.235 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.235    pipeline/fetch_stage/prog_cntr/load_value[4]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                         clock pessimism              0.661    -0.262    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.092    -0.170    pipeline/fetch_stage/prog_cntr/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.208ns (37.281%)  route 0.350ns (62.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.584    -0.504    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X60Y21         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/Q
                         net (fo=4, routed)           0.350     0.010    pipeline/memory_stage/sf_reg_file/x_intermediate[3]
    SLICE_X60Y19         LUT3 (Prop_lut3_I2_O)        0.044     0.054 r  pipeline/memory_stage/sf_reg_file/x_ptr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.054    pipeline/memory_stage/sf_reg_file/x_ptr[3]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.854    -0.900    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X60Y19         FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/C
                         clock pessimism              0.412    -0.488    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.133    -0.355    pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[7][4]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[7][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        0.510ns  (logic 0.191ns (37.427%)  route 0.319ns (62.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 99.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 99.466 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.554    99.466    pipeline/reg_file/clock
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.146    99.612 r  pipeline/reg_file/reg_file_reg[7][4]/Q
                         net (fo=3, routed)           0.319    99.931    pipeline/reg_file/reg_file_reg_n_0_[7][4]
    SLICE_X40Y20         LUT5 (Prop_lut5_I2_O)        0.045    99.976 r  pipeline/reg_file/reg_file[7][4]_i_1/O
                         net (fo=1, routed)           0.000    99.976    pipeline/reg_file/reg_file[7][4]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.822    99.068    pipeline/reg_file/clock
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.466    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.099    99.565    pipeline/reg_file/reg_file_reg[7][4]
  -------------------------------------------------------------------
                         required time                        -99.565    
                         arrival time                          99.976    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.226ns (45.117%)  route 0.275ns (54.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/if_id_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  pipeline/if_id_register/instruction_out_reg[6]/Q
                         net (fo=27, routed)          0.120    -0.276    pipeline/decode_stage/inst_decoder/instruction[6]
    SLICE_X49Y11         LUT4 (Prop_lut4_I3_O)        0.098    -0.178 r  pipeline/decode_stage/inst_decoder/return_in_pipeline_INST_0/O
                         net (fo=4, routed)           0.155    -0.023    pipeline/id_ex_register/mem_ptr_ctl_in[2]
    SLICE_X49Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.834    -0.920    pipeline/id_ex_register/clock
    SLICE_X49Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.070    -0.438    pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[25][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[25][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        0.539ns  (logic 0.212ns (39.305%)  route 0.327ns (60.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 99.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 99.471 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.559    99.471    pipeline/reg_file/clock
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.167    99.638 r  pipeline/reg_file/reg_file_reg[25][1]/Q
                         net (fo=3, routed)           0.327    99.965    pipeline/reg_file/reg_file_reg_n_0_[25][1]
    SLICE_X46Y16         LUT5 (Prop_lut5_I2_O)        0.045   100.010 r  pipeline/reg_file/reg_file[25][1]_i_1/O
                         net (fo=1, routed)           0.000   100.010    pipeline/reg_file/reg_file[25][1]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.827    99.073    pipeline/reg_file/clock
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.471    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.124    99.595    pipeline/reg_file/reg_file_reg[25][1]
  -------------------------------------------------------------------
                         required time                        -99.595    
                         arrival time                         100.010    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/instruction_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.428%)  route 0.365ns (63.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X54Y25         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pipeline/id_ex_register/instruction_out_reg[6]/Q
                         net (fo=19, routed)          0.365    -0.007    pipeline/execute_stage/mem_frwd/instruction[6]
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.038 r  pipeline/execute_stage/mem_frwd/mem_wb_data_sel_top[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.038    pipeline/ex_mem_register/mem_wb_data_sel_top_in[1]
    SLICE_X56Y25         FDRE                                         r  pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.821    -0.933    pipeline/ex_mem_register/clock
    SLICE_X56Y25         FDRE                                         r  pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/C
                         clock pessimism              0.432    -0.501    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.121    -0.380    pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.419    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_clk_gen_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    sys_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y11     hazard_unit/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y11     hazard_unit/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y11     hazard_unit/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y11     int_controller/int_vec_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y11     int_controller/interrupt_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y12     int_controller/ioeint_t_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X52Y11     int_controller/state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y10     pipeline/ex_mem_register/call_addr_out_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y11     hazard_unit/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y11     hazard_unit/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/int_vec_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/int_vec_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/interrupt_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/interrupt_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y11     hazard_unit/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y11     hazard_unit/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     hazard_unit/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/int_vec_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/interrupt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X52Y11     int_controller/interrupt_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        2.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.180     7.899    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.694    <hidden>
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.180     7.899    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.694    <hidden>
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.180     7.899    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.694    <hidden>
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.180     7.899    
    SLICE_X40Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.694    <hidden>
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.180     7.899    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.694    <hidden>
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.180     7.899    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.694    <hidden>
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.180     7.899    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.694    <hidden>
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.180     7.899    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.694    <hidden>
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.182ns (19.019%)  route 5.033ns (80.981%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 7.548 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.575     4.665    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440     7.548    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.082    
                         clock uncertainty           -0.180     7.902    
    SLICE_X44Y32         FDRE (Setup_fdre_C_CE)      -0.205     7.697    <hidden>
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.182ns (19.019%)  route 5.033ns (80.981%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 7.548 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.575     4.665    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440     7.548    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.082    
                         clock uncertainty           -0.180     7.902    
    SLICE_X44Y32         FDRE (Setup_fdre_C_CE)      -0.205     7.697    <hidden>
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.557    -0.531    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.199 r  <hidden>
                         net (fo=1, routed)           0.000    -0.199    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.531    
    SLICE_X42Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.414    <hidden>
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=1, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
    SLICE_X38Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
    SLICE_X34Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X34Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X34Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.399    -0.532    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.415    <hidden>
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
    SLICE_X46Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.410    <hidden>
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.397    -0.527    
    SLICE_X46Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.410    <hidden>
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.193 r  <hidden>
                         net (fo=2, routed)           0.000    -0.193    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.396    -0.525    
    SLICE_X52Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.408    <hidden>
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.193 r  <hidden>
                         net (fo=2, routed)           0.000    -0.193    <hidden>
    SLICE_X52Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    <hidden>
    SLICE_X52Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.396    -0.525    
    SLICE_X52Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.408    <hidden>
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.555    -0.533    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.201 r  <hidden>
                         net (fo=1, routed)           0.000    -0.201    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.533    
    SLICE_X42Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.416    <hidden>
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.554    -0.534    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.202 r  <hidden>
                         net (fo=1, routed)           0.000    -0.202    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.822    -0.932    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.534    
    SLICE_X42Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.417    <hidden>
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ila_clk_clk_gen_1
Waveform(ns):       { 0.000 4.839 }
Period(ns):         9.677
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X2Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X2Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.677       6.733      RAMB36_X1Y9      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       9.677       203.683    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.839       3.589      SLICE_X34Y42     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_clk_clk_gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y13     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y14     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y17     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y18     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y17     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y18     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y15     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y16     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y55     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y55     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y16     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y16     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y18     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y18     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y53     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y55     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y55     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y16     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y16     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y18     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X50Y18     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       40.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.731ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.625ns  (logic 3.669ns (42.539%)  route 4.956ns (57.461%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 148.470 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.585   148.470    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.342 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.407    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.832 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.381   155.213    mem_buffer/main_mem_dout[7]
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.337 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.795   156.133    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124   156.257 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.714   156.971    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X48Y28         LUT5 (Prop_lut5_I4_O)        0.124   157.095 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000   157.095    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X48Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.439   197.870    pipeline/mem_wb_register/clock
    SLICE_X48Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368   198.238    
                         clock uncertainty           -0.442   197.796    
    SLICE_X48Y28         FDRE (Setup_fdre_C_D)        0.029   197.825    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                        197.825    
                         arrival time                        -157.095    
  -------------------------------------------------------------------
                         slack                                 40.731    

Slack (MET) :             40.741ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.598ns  (logic 3.448ns (40.102%)  route 5.150ns (59.898%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.514ns = ( 148.486 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.602   148.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454   150.940 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.129   153.069    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[92]
    SLICE_X48Y14         LUT6 (Prop_lut6_I0_O)        0.124   153.193 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   153.193    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212   153.405 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.405    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I1_O)      0.094   153.499 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.655   155.154    mem_buffer/prog_mem_doutb[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.316   155.470 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.572   156.043    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.124   156.167 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.793   156.960    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.124   157.084 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000   157.084    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X49Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.439   197.870    pipeline/mem_wb_register/clock
    SLICE_X49Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368   198.238    
                         clock uncertainty           -0.442   197.796    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.029   197.825    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.825    
                         arrival time                        -157.084    
  -------------------------------------------------------------------
                         slack                                 40.741    

Slack (MET) :             40.825ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.520ns  (logic 3.669ns (43.061%)  route 4.851ns (56.939%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 148.482 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.597   148.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.354 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.419    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.844 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.247   155.091    mem_buffer/main_mem_dout[1]
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.215 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.874   156.089    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124   156.213 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.665   156.878    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124   157.002 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000   157.002    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.442   197.798    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.029   197.827    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.827    
                         arrival time                        -157.002    
  -------------------------------------------------------------------
                         slack                                 40.825    

Slack (MET) :             40.947ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.393ns  (logic 3.448ns (41.081%)  route 4.945ns (58.919%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.514ns = ( 148.486 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.602   148.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454   150.940 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.129   153.069    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[94]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124   153.193 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   153.193    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X49Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   153.405 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.405    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X49Y17         MUXF8 (Prop_muxf8_I1_O)      0.094   153.499 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.373   154.872    mem_buffer/prog_mem_doutb[6]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.316   155.188 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.645   155.833    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.957 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.798   156.755    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.124   156.879 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000   156.879    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X48Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X48Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.442   197.797    
    SLICE_X48Y29         FDRE (Setup_fdre_C_D)        0.029   197.826    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                        197.826    
                         arrival time                        -156.879    
  -------------------------------------------------------------------
                         slack                                 40.947    

Slack (MET) :             41.198ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.195ns  (logic 3.669ns (44.771%)  route 4.526ns (55.229%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.517ns = ( 148.483 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.598   148.483    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.355 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.420    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.845 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.918   154.763    mem_buffer/main_mem_dout[3]
    SLICE_X51Y30         LUT6 (Prop_lut6_I0_O)        0.124   154.887 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.863   155.750    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X56Y28         LUT6 (Prop_lut6_I3_O)        0.124   155.874 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.680   156.554    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   156.678 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000   156.678    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X56Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X56Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.442   197.798    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)        0.077   197.875    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.875    
                         arrival time                        -156.678    
  -------------------------------------------------------------------
                         slack                                 41.198    

Slack (MET) :             41.331ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.006ns  (logic 3.491ns (43.604%)  route 4.515ns (56.396%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.508ns = ( 148.492 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.608   148.492    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454   150.946 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.939   152.885    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[34]
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124   153.009 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   153.009    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I1_O)      0.245   153.254 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.254    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I0_O)      0.104   153.358 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.215   154.573    mem_buffer/prog_mem_doutb[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.316   154.889 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.488   155.377    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.501 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.873   156.374    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124   156.498 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000   156.498    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.442   197.798    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031   197.829    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.829    
                         arrival time                        -156.498    
  -------------------------------------------------------------------
                         slack                                 41.331    

Slack (MET) :             41.612ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        7.741ns  (logic 3.669ns (47.395%)  route 4.072ns (52.605%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.527ns = ( 148.473 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.588   148.473    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.345 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.410    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.835 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.062   154.896    mem_buffer/main_mem_dout[0]
    SLICE_X51Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.020 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.298   155.319    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124   155.443 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.647   156.090    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.124   156.214 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000   156.214    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X51Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X51Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.442   197.797    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.029   197.826    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.826    
                         arrival time                        -156.214    
  -------------------------------------------------------------------
                         slack                                 41.612    

Slack (MET) :             42.143ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        7.212ns  (logic 3.669ns (50.876%)  route 3.543ns (49.124%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.344 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.409    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.834 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.033   154.867    mem_buffer/main_mem_dout[5]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.124   154.991 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.290   155.281    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.405 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.154   155.559    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.124   155.683 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000   155.683    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X49Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X49Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.442   197.797    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.029   197.826    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                        197.826    
                         arrival time                        -155.683    
  -------------------------------------------------------------------
                         slack                                 42.143    

Slack (MET) :             42.216ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        7.126ns  (logic 3.054ns (42.858%)  route 4.072ns (57.142%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 197.868 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 148.484 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.599   148.484    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y23         RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454   150.938 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.240   152.177    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][3]
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.124   152.301 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           1.716   154.017    mem_buffer/frame_buf_douta[11]
    SLICE_X49Y30         LUT2 (Prop_lut2_I1_O)        0.150   154.167 r  mem_buffer/data_out[11]_INST_0/O
                         net (fo=1, routed)           1.116   155.283    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[3]
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.326   155.609 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[3]_INST_0/O
                         net (fo=1, routed)           0.000   155.609    pipeline/mem_wb_register/data_top_in[3]
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.437   197.868    pipeline/mem_wb_register/clock
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/C
                         clock pessimism              0.368   198.236    
                         clock uncertainty           -0.442   197.794    
    SLICE_X49Y27         FDRE (Setup_fdre_C_D)        0.031   197.825    pipeline/mem_wb_register/data_top_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.825    
                         arrival time                        -155.609    
  -------------------------------------------------------------------
                         slack                                 42.216    

Slack (MET) :             42.474ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        6.855ns  (logic 3.205ns (46.753%)  route 3.650ns (53.247%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           1.617   152.568    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_7[12]
    SLICE_X48Y20         LUT6 (Prop_lut6_I5_O)        0.124   152.692 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   152.692    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I1_O)      0.217   152.909 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   152.909    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   153.003 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           2.034   155.036    pipeline/fetch_inst_word_sel_mux/mem_inst_word[12]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.316   155.352 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[12]_INST_0/O
                         net (fo=1, routed)           0.000   155.352    pipeline/if_id_register/instruction_in[12]
    SLICE_X49Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/if_id_register/clock
    SLICE_X49Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[12]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.442   197.797    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.029   197.826    pipeline/if_id_register/instruction_out_reg[12]
  -------------------------------------------------------------------
                         required time                        197.826    
                         arrival time                        -155.352    
  -------------------------------------------------------------------
                         slack                                 42.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.332ns (28.028%)  route 0.853ns (71.972%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.415     0.030    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y20         MUXF8 (Prop_muxf8_S_O)       0.080     0.110 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.437     0.547    pipeline/fetch_inst_word_sel_mux/mem_inst_word[5]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.111     0.658 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.658    pipeline/if_id_register/instruction_in[5]
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.827    -0.927    pipeline/if_id_register/clock
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.442     0.227    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.107     0.334    pipeline/if_id_register/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.276ns (23.118%)  route 0.918ns (76.882%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564    -0.524    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y53         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=12, routed)          0.208    -0.175    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.130 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.514     0.384    mem_buffer/frame_buf_douta[10]
    SLICE_X49Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.429 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.195     0.625    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.670 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.670    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.823    -0.931    pipeline/mem_wb_register/clock
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.442     0.223    
    SLICE_X49Y27         FDRE (Hold_fdre_C_D)         0.091     0.314    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.585ns (47.898%)  route 0.636ns (52.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.636     0.738    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.442     0.233    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.070     0.303    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.585ns (47.775%)  route 0.639ns (52.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.639     0.743    pipeline/mem_wb_register/ret_addr_in[13]
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.442     0.233    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.070     0.303    pipeline/mem_wb_register/ret_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.585ns (47.898%)  route 0.636ns (52.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.636     0.740    pipeline/mem_wb_register/ret_addr_in[12]
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.066     0.298    pipeline/mem_wb_register/ret_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.298    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.377ns (28.745%)  route 0.935ns (71.255%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.486     0.099    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.144 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.144    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X50Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     0.206 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.206    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X50Y15         MUXF8 (Prop_muxf8_I1_O)      0.019     0.225 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=3, routed)           0.449     0.674    pipeline/fetch_inst_word_sel_mux/mem_inst_word[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.110     0.784 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.784    pipeline/if_id_register/instruction_in[6]
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.834    -0.920    pipeline/if_id_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.442     0.234    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.107     0.341    pipeline/if_id_register/instruction_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.376ns (28.623%)  route 0.938ns (71.377%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.492     0.106    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.151 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.151    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_5_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     0.213 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.213    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I1_O)      0.019     0.232 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=3, routed)           0.445     0.677    pipeline/fetch_inst_word_sel_mux/mem_inst_word[26]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.109     0.786 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[26]_INST_0/O
                         net (fo=1, routed)           0.000     0.786    pipeline/if_id_register/instruction_in[26]
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.829    -0.925    pipeline/if_id_register/clock
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.442     0.229    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.107     0.336    pipeline/if_id_register/instruction_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.357ns (26.716%)  route 0.979ns (73.284%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.408     0.017    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y23         MUXF7 (Prop_muxf7_S_O)       0.085     0.102 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.102    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I1_O)      0.019     0.121 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.571     0.692    pipeline/fetch_inst_word_sel_mux/mem_inst_word[13]
    SLICE_X50Y14         LUT2 (Prop_lut2_I0_O)        0.112     0.804 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[13]_INST_0/O
                         net (fo=1, routed)           0.000     0.804    pipeline/if_id_register/instruction_in[13]
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.121     0.353    pipeline/if_id_register/instruction_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.353    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.372ns (28.198%)  route 0.947ns (71.802%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.480     0.089    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y21         MUXF7 (Prop_muxf7_S_O)       0.096     0.185 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.185    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X52Y21         MUXF8 (Prop_muxf8_I0_O)      0.022     0.207 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           0.467     0.674    pipeline/fetch_inst_word_sel_mux/mem_inst_word[23]
    SLICE_X53Y17         LUT2 (Prop_lut2_I0_O)        0.113     0.787 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[23]_INST_0/O
                         net (fo=1, routed)           0.000     0.787    pipeline/if_id_register/instruction_in[23]
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.829    -0.925    pipeline/if_id_register/clock
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[23]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.442     0.229    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.092     0.321    pipeline/if_id_register/instruction_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.585ns (46.418%)  route 0.675ns (53.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.675     0.779    pipeline/mem_wb_register/ret_addr_in[11]
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.070     0.302    pipeline/mem_wb_register/ret_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.476    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       88.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.652ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.992ns  (logic 1.386ns (12.609%)  route 9.606ns (87.391%))
  Logic Levels:           7  (LUT2=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.566    -1.550    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -1.032 r  pipeline/if_id_register/instruction_out_reg[13]/Q
                         net (fo=69, routed)          3.938     2.907    pipeline/decode_stage/forward_alu/instruction[13]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.031 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.655     3.686    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.810 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7/O
                         net (fo=8, routed)           1.222     5.032    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6/O
                         net (fo=1, routed)           0.291     5.447    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.571 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.658     6.229    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     6.353 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.709     8.062    hazard_unit/dec_stl_req
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.124     8.186 f  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.658     8.845    hazard_unit/state[2]_i_2_n_0
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.969 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.474     9.443    hazard_unit/state[2]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.322    98.106    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)       -0.011    98.095    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.095    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 88.652    

Slack (MET) :             89.135ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.554ns  (logic 1.386ns (13.132%)  route 9.168ns (86.868%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.566    -1.550    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -1.032 r  pipeline/if_id_register/instruction_out_reg[13]/Q
                         net (fo=69, routed)          3.938     2.907    pipeline/decode_stage/forward_alu/instruction[13]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.655     3.686    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.810 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7/O
                         net (fo=8, routed)           1.222     5.032    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.156 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6/O
                         net (fo=1, routed)           0.291     5.447    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.571 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.658     6.229    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     6.353 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.749     8.102    hazard_unit/dec_stl_req
    SLICE_X50Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.226 f  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.655     8.881    hazard_unit/state[1]_i_2_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.005 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.005    hazard_unit/state[1]_i_1_n_0
    SLICE_X51Y11         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X51Y11         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.322    98.106    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.034    98.140    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.140    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 89.135    

Slack (MET) :             92.918ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.049ns  (logic 0.929ns (15.359%)  route 5.120ns (84.641%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 197.934 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.873   104.501    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.503   197.934    pipeline/id_ex_register/clock
    SLICE_X60Y26         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/C
                         clock pessimism              0.533   198.467    
                         clock uncertainty           -0.322   198.146    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.726   197.420    pipeline/id_ex_register/alu_top_select_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.420    
                         arrival time                        -104.501    
  -------------------------------------------------------------------
                         slack                                 92.918    

Slack (MET) :             93.031ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 1.088ns (16.207%)  route 5.625ns (83.793%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.559    -1.557    pipeline/if_id_register/clock
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.419    -1.138 f  pipeline/if_id_register/instruction_out_reg[5]/Q
                         net (fo=26, routed)          2.344     1.207    pipeline/decode_stage/inst_decoder/instruction[5]
    SLICE_X50Y14         LUT5 (Prop_lut5_I4_O)        0.297     1.504 r  pipeline/decode_stage/inst_decoder/call_stack_enable_INST_0_i_1/O
                         net (fo=3, routed)           0.972     2.476    pipeline/decode_stage/inst_decoder/call_stack_enable_INST_0_i_1_n_0
    SLICE_X49Y11         LUT4 (Prop_lut4_I1_O)        0.124     2.600 r  pipeline/decode_stage/inst_decoder/return_in_pipeline_INST_0/O
                         net (fo=4, routed)           1.108     3.708    hazard_unit/ret
    SLICE_X50Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.832 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           1.201     5.033    hazard_unit/state[0]_i_2_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.157 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.157    hazard_unit/state[0]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.322    98.106    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)        0.082    98.188    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         98.188    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                 93.031    

Slack (MET) :             93.055ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        5.910ns  (logic 0.929ns (15.719%)  route 4.981ns (84.281%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 197.932 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.734   104.363    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.501   197.932    pipeline/id_ex_register/clock
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[2]/C
                         clock pessimism              0.533   198.465    
                         clock uncertainty           -0.322   198.144    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.726   197.418    pipeline/id_ex_register/alu_bot_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.418    
                         arrival time                        -104.363    
  -------------------------------------------------------------------
                         slack                                 93.055    

Slack (MET) :             93.055ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        5.910ns  (logic 0.929ns (15.719%)  route 4.981ns (84.281%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 197.932 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.734   104.363    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.501   197.932    pipeline/id_ex_register/clock
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[4]/C
                         clock pessimism              0.533   198.465    
                         clock uncertainty           -0.322   198.144    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.726   197.418    pipeline/id_ex_register/alu_bot_select_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.418    
                         arrival time                        -104.363    
  -------------------------------------------------------------------
                         slack                                 93.055    

Slack (MET) :             93.095ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.495ns  (logic 1.846ns (28.420%)  route 4.649ns (71.579%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 197.874 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.901   104.616    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.332   104.948 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0/O
                         net (fo=1, routed)           0.000   104.948    pipeline/fetch_stage/prog_cntr/load_value[13]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.443   197.874    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                         clock pessimism              0.461   198.335    
                         clock uncertainty           -0.322   198.014    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)        0.029   198.043    pipeline/fetch_stage/prog_cntr/value_reg[13]
  -------------------------------------------------------------------
                         required time                        198.043    
                         arrival time                        -104.948    
  -------------------------------------------------------------------
                         slack                                 93.095    

Slack (MET) :             93.216ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        5.847ns  (logic 0.929ns (15.889%)  route 4.918ns (84.111%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 197.935 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.671   104.299    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.504   197.935    pipeline/id_ex_register/clock
    SLICE_X58Y27         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/C
                         clock pessimism              0.533   198.468    
                         clock uncertainty           -0.322   198.147    
    SLICE_X58Y27         FDRE (Setup_fdre_C_R)       -0.631   197.516    pipeline/id_ex_register/alu_top_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.516    
                         arrival time                        -104.299    
  -------------------------------------------------------------------
                         slack                                 93.216    

Slack (MET) :             93.283ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.306ns  (logic 1.846ns (29.272%)  route 4.460ns (70.728%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 197.873 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.712   104.427    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I5_O)        0.332   104.759 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[12]_INST_0/O
                         net (fo=1, routed)           0.000   104.759    pipeline/fetch_stage/prog_cntr/load_value[12]
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.442   197.873    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                         clock pessimism              0.461   198.334    
                         clock uncertainty           -0.322   198.013    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.029   198.042    pipeline/fetch_stage/prog_cntr/value_reg[12]
  -------------------------------------------------------------------
                         required time                        198.042    
                         arrival time                        -104.759    
  -------------------------------------------------------------------
                         slack                                 93.283    

Slack (MET) :             93.332ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen rise@200.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        6.260ns  (logic 1.846ns (29.487%)  route 4.414ns (70.513%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 197.874 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.666   104.381    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.332   104.713 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[9]_INST_0/O
                         net (fo=1, routed)           0.000   104.713    pipeline/fetch_stage/prog_cntr/load_value[9]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.443   197.874    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/C
                         clock pessimism              0.461   198.335    
                         clock uncertainty           -0.322   198.014    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)        0.031   198.045    pipeline/fetch_stage/prog_cntr/value_reg[9]
  -------------------------------------------------------------------
                         required time                        198.045    
                         arrival time                        -104.713    
  -------------------------------------------------------------------
                         slack                                 93.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.414%)  route 0.576ns (75.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X51Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[3]/Q
                         net (fo=1, routed)           0.576     0.193    pipeline/fetch_stage/input_mux/ret_addr[3]
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.238 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.238    pipeline/fetch_stage/prog_cntr/load_value[3]
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                         clock pessimism              0.661    -0.262    
                         clock uncertainty            0.322     0.060    
    SLICE_X30Y9          FDRE (Hold_fdre_C_D)         0.120     0.180    pipeline/fetch_stage/prog_cntr/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.252ns (44.638%)  route 0.313ns (55.362%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=21, routed)          0.313    -0.071    pipeline/memory_stage/sf_reg_file/mem_ptr_ctl_signals[2]
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  pipeline/memory_stage/sf_reg_file/sfr_array[9][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.026    pipeline/memory_stage/sf_reg_file/sfr_array[9][7]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.040 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.040    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]_i_1_n_6
    SLICE_X56Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.835    -0.919    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/C
                         clock pessimism              0.432    -0.487    
                         clock uncertainty            0.322    -0.165    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.134    -0.031    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/mem_wb_register/ret_addr_out_reg[10]/Q
                         net (fo=1, routed)           0.573     0.189    pipeline/fetch_stage/input_mux/ret_addr[10]
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.234 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.234    pipeline/fetch_stage/prog_cntr/load_value[10]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/C
                         clock pessimism              0.661    -0.262    
                         clock uncertainty            0.322     0.060    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.092     0.152    pipeline/fetch_stage/prog_cntr/value_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.522%)  route 0.572ns (75.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/mem_wb_register/ret_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.572     0.187    pipeline/fetch_stage/input_mux/ret_addr[12]
    SLICE_X31Y11         LUT6 (Prop_lut6_I3_O)        0.045     0.232 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[12]_INST_0/O
                         net (fo=1, routed)           0.000     0.232    pipeline/fetch_stage/prog_cntr/load_value[12]
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.830    -0.924    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                         clock pessimism              0.661    -0.263    
                         clock uncertainty            0.322     0.059    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.091     0.150    pipeline/fetch_stage/prog_cntr/value_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.511%)  route 0.573ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X51Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.573     0.190    pipeline/fetch_stage/input_mux/ret_addr[4]
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.235 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.235    pipeline/fetch_stage/prog_cntr/load_value[4]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                         clock pessimism              0.661    -0.262    
                         clock uncertainty            0.322     0.060    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.092     0.152    pipeline/fetch_stage/prog_cntr/value_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.208ns (37.281%)  route 0.350ns (62.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.584    -0.504    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X60Y21         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/Q
                         net (fo=4, routed)           0.350     0.010    pipeline/memory_stage/sf_reg_file/x_intermediate[3]
    SLICE_X60Y19         LUT3 (Prop_lut3_I2_O)        0.044     0.054 r  pipeline/memory_stage/sf_reg_file/x_ptr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.054    pipeline/memory_stage/sf_reg_file/x_ptr[3]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.854    -0.900    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X60Y19         FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/C
                         clock pessimism              0.412    -0.488    
                         clock uncertainty            0.322    -0.166    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.133    -0.033    pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[7][4]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[7][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        0.510ns  (logic 0.191ns (37.427%)  route 0.319ns (62.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 99.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 99.466 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.554    99.466    pipeline/reg_file/clock
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.146    99.612 r  pipeline/reg_file/reg_file_reg[7][4]/Q
                         net (fo=3, routed)           0.319    99.931    pipeline/reg_file/reg_file_reg_n_0_[7][4]
    SLICE_X40Y20         LUT5 (Prop_lut5_I2_O)        0.045    99.976 r  pipeline/reg_file/reg_file[7][4]_i_1/O
                         net (fo=1, routed)           0.000    99.976    pipeline/reg_file/reg_file[7][4]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.822    99.068    pipeline/reg_file/clock
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.466    
                         clock uncertainty            0.322    99.788    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.099    99.887    pipeline/reg_file/reg_file_reg[7][4]
  -------------------------------------------------------------------
                         required time                        -99.887    
                         arrival time                          99.976    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.226ns (45.117%)  route 0.275ns (54.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/if_id_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  pipeline/if_id_register/instruction_out_reg[6]/Q
                         net (fo=27, routed)          0.120    -0.276    pipeline/decode_stage/inst_decoder/instruction[6]
    SLICE_X49Y11         LUT4 (Prop_lut4_I3_O)        0.098    -0.178 r  pipeline/decode_stage/inst_decoder/return_in_pipeline_INST_0/O
                         net (fo=4, routed)           0.155    -0.023    pipeline/id_ex_register/mem_ptr_ctl_in[2]
    SLICE_X49Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.834    -0.920    pipeline/id_ex_register/clock
    SLICE_X49Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.322    -0.186    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.070    -0.116    pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[25][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[25][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen fall@100.000ns - core_clk_clk_gen_1 fall@100.000ns)
  Data Path Delay:        0.539ns  (logic 0.212ns (39.305%)  route 0.327ns (60.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 99.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 99.471 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.559    99.471    pipeline/reg_file/clock
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.167    99.638 r  pipeline/reg_file/reg_file_reg[25][1]/Q
                         net (fo=3, routed)           0.327    99.965    pipeline/reg_file/reg_file_reg_n_0_[25][1]
    SLICE_X46Y16         LUT5 (Prop_lut5_I2_O)        0.045   100.010 r  pipeline/reg_file/reg_file[25][1]_i_1/O
                         net (fo=1, routed)           0.000   100.010    pipeline/reg_file/reg_file[25][1]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.827    99.073    pipeline/reg_file/clock
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.471    
                         clock uncertainty            0.322    99.793    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.124    99.917    pipeline/reg_file/reg_file_reg[25][1]
  -------------------------------------------------------------------
                         required time                        -99.917    
                         arrival time                         100.010    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/instruction_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.428%)  route 0.365ns (63.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X54Y25         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pipeline/id_ex_register/instruction_out_reg[6]/Q
                         net (fo=19, routed)          0.365    -0.007    pipeline/execute_stage/mem_frwd/instruction[6]
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.038 r  pipeline/execute_stage/mem_frwd/mem_wb_data_sel_top[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.038    pipeline/ex_mem_register/mem_wb_data_sel_top_in[1]
    SLICE_X56Y25         FDRE                                         r  pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.821    -0.933    pipeline/ex_mem_register/clock
    SLICE_X56Y25         FDRE                                         r  pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/C
                         clock pessimism              0.432    -0.501    
                         clock uncertainty            0.322    -0.179    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.121    -0.058    pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       40.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.731ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.625ns  (logic 3.669ns (42.539%)  route 4.956ns (57.461%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 148.470 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.585   148.470    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.342 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.407    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.832 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.381   155.213    mem_buffer/main_mem_dout[7]
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.337 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.795   156.133    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124   156.257 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.714   156.971    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X48Y28         LUT5 (Prop_lut5_I4_O)        0.124   157.095 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000   157.095    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X48Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.439   197.870    pipeline/mem_wb_register/clock
    SLICE_X48Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368   198.238    
                         clock uncertainty           -0.442   197.796    
    SLICE_X48Y28         FDRE (Setup_fdre_C_D)        0.029   197.825    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                        197.825    
                         arrival time                        -157.095    
  -------------------------------------------------------------------
                         slack                                 40.731    

Slack (MET) :             40.741ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.598ns  (logic 3.448ns (40.102%)  route 5.150ns (59.898%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.514ns = ( 148.486 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.602   148.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454   150.940 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.129   153.069    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[92]
    SLICE_X48Y14         LUT6 (Prop_lut6_I0_O)        0.124   153.193 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   153.193    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212   153.405 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.405    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I1_O)      0.094   153.499 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.655   155.154    mem_buffer/prog_mem_doutb[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.316   155.470 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.572   156.043    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.124   156.167 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.793   156.960    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.124   157.084 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000   157.084    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X49Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.439   197.870    pipeline/mem_wb_register/clock
    SLICE_X49Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368   198.238    
                         clock uncertainty           -0.442   197.796    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.029   197.825    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.825    
                         arrival time                        -157.084    
  -------------------------------------------------------------------
                         slack                                 40.741    

Slack (MET) :             40.825ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.520ns  (logic 3.669ns (43.061%)  route 4.851ns (56.939%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 148.482 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.597   148.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.354 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.419    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.844 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.247   155.091    mem_buffer/main_mem_dout[1]
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.215 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.874   156.089    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124   156.213 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.665   156.878    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124   157.002 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000   157.002    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.442   197.798    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.029   197.827    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.827    
                         arrival time                        -157.002    
  -------------------------------------------------------------------
                         slack                                 40.825    

Slack (MET) :             40.947ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.393ns  (logic 3.448ns (41.081%)  route 4.945ns (58.919%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.514ns = ( 148.486 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.602   148.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454   150.940 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.129   153.069    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[94]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124   153.193 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   153.193    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X49Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   153.405 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.405    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X49Y17         MUXF8 (Prop_muxf8_I1_O)      0.094   153.499 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.373   154.872    mem_buffer/prog_mem_doutb[6]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.316   155.188 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.645   155.833    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.957 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.798   156.755    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.124   156.879 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000   156.879    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X48Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X48Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.442   197.797    
    SLICE_X48Y29         FDRE (Setup_fdre_C_D)        0.029   197.826    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                        197.826    
                         arrival time                        -156.879    
  -------------------------------------------------------------------
                         slack                                 40.947    

Slack (MET) :             41.198ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.195ns  (logic 3.669ns (44.771%)  route 4.526ns (55.229%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.517ns = ( 148.483 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.598   148.483    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.355 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.420    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.845 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.918   154.763    mem_buffer/main_mem_dout[3]
    SLICE_X51Y30         LUT6 (Prop_lut6_I0_O)        0.124   154.887 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.863   155.750    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X56Y28         LUT6 (Prop_lut6_I3_O)        0.124   155.874 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.680   156.554    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   156.678 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000   156.678    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X56Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X56Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.442   197.798    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)        0.077   197.875    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.875    
                         arrival time                        -156.678    
  -------------------------------------------------------------------
                         slack                                 41.198    

Slack (MET) :             41.331ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.006ns  (logic 3.491ns (43.604%)  route 4.515ns (56.396%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.508ns = ( 148.492 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.608   148.492    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454   150.946 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.939   152.885    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[34]
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124   153.009 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   153.009    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I1_O)      0.245   153.254 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.254    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I0_O)      0.104   153.358 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.215   154.573    mem_buffer/prog_mem_doutb[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.316   154.889 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.488   155.377    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.501 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.873   156.374    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124   156.498 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000   156.498    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.442   197.798    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031   197.829    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.829    
                         arrival time                        -156.498    
  -------------------------------------------------------------------
                         slack                                 41.331    

Slack (MET) :             41.612ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        7.741ns  (logic 3.669ns (47.395%)  route 4.072ns (52.605%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.527ns = ( 148.473 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.588   148.473    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.345 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.410    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.835 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.062   154.896    mem_buffer/main_mem_dout[0]
    SLICE_X51Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.020 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.298   155.319    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124   155.443 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.647   156.090    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.124   156.214 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000   156.214    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X51Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X51Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.442   197.797    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.029   197.826    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.826    
                         arrival time                        -156.214    
  -------------------------------------------------------------------
                         slack                                 41.612    

Slack (MET) :             42.143ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        7.212ns  (logic 3.669ns (50.876%)  route 3.543ns (49.124%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.344 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.409    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.834 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.033   154.867    mem_buffer/main_mem_dout[5]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.124   154.991 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.290   155.281    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.405 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.154   155.559    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.124   155.683 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000   155.683    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X49Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X49Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.442   197.797    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.029   197.826    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                        197.826    
                         arrival time                        -155.683    
  -------------------------------------------------------------------
                         slack                                 42.143    

Slack (MET) :             42.216ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        7.126ns  (logic 3.054ns (42.858%)  route 4.072ns (57.142%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 197.868 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 148.484 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.599   148.484    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y23         RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454   150.938 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.240   152.177    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][3]
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.124   152.301 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           1.716   154.017    mem_buffer/frame_buf_douta[11]
    SLICE_X49Y30         LUT2 (Prop_lut2_I1_O)        0.150   154.167 r  mem_buffer/data_out[11]_INST_0/O
                         net (fo=1, routed)           1.116   155.283    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[3]
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.326   155.609 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[3]_INST_0/O
                         net (fo=1, routed)           0.000   155.609    pipeline/mem_wb_register/data_top_in[3]
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.437   197.868    pipeline/mem_wb_register/clock
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/C
                         clock pessimism              0.368   198.236    
                         clock uncertainty           -0.442   197.794    
    SLICE_X49Y27         FDRE (Setup_fdre_C_D)        0.031   197.825    pipeline/mem_wb_register/data_top_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.825    
                         arrival time                        -155.609    
  -------------------------------------------------------------------
                         slack                                 42.216    

Slack (MET) :             42.474ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        6.855ns  (logic 3.205ns (46.753%)  route 3.650ns (53.247%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           1.617   152.568    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_7[12]
    SLICE_X48Y20         LUT6 (Prop_lut6_I5_O)        0.124   152.692 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   152.692    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I1_O)      0.217   152.909 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   152.909    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   153.003 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           2.034   155.036    pipeline/fetch_inst_word_sel_mux/mem_inst_word[12]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.316   155.352 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[12]_INST_0/O
                         net (fo=1, routed)           0.000   155.352    pipeline/if_id_register/instruction_in[12]
    SLICE_X49Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/if_id_register/clock
    SLICE_X49Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[12]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.442   197.797    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.029   197.826    pipeline/if_id_register/instruction_out_reg[12]
  -------------------------------------------------------------------
                         required time                        197.826    
                         arrival time                        -155.352    
  -------------------------------------------------------------------
                         slack                                 42.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.332ns (28.028%)  route 0.853ns (71.972%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.415     0.030    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y20         MUXF8 (Prop_muxf8_S_O)       0.080     0.110 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.437     0.547    pipeline/fetch_inst_word_sel_mux/mem_inst_word[5]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.111     0.658 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.658    pipeline/if_id_register/instruction_in[5]
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.827    -0.927    pipeline/if_id_register/clock
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.442     0.227    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.107     0.334    pipeline/if_id_register/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.276ns (23.118%)  route 0.918ns (76.882%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564    -0.524    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y53         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=12, routed)          0.208    -0.175    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.130 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.514     0.384    mem_buffer/frame_buf_douta[10]
    SLICE_X49Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.429 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.195     0.625    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.670 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.670    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.823    -0.931    pipeline/mem_wb_register/clock
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.442     0.223    
    SLICE_X49Y27         FDRE (Hold_fdre_C_D)         0.091     0.314    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.585ns (47.898%)  route 0.636ns (52.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.636     0.738    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.442     0.233    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.070     0.303    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.585ns (47.775%)  route 0.639ns (52.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.639     0.743    pipeline/mem_wb_register/ret_addr_in[13]
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.442     0.233    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.070     0.303    pipeline/mem_wb_register/ret_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.585ns (47.898%)  route 0.636ns (52.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.636     0.740    pipeline/mem_wb_register/ret_addr_in[12]
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.066     0.298    pipeline/mem_wb_register/ret_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.298    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.377ns (28.745%)  route 0.935ns (71.255%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.486     0.099    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.144 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.144    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X50Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     0.206 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.206    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X50Y15         MUXF8 (Prop_muxf8_I1_O)      0.019     0.225 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=3, routed)           0.449     0.674    pipeline/fetch_inst_word_sel_mux/mem_inst_word[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.110     0.784 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.784    pipeline/if_id_register/instruction_in[6]
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.834    -0.920    pipeline/if_id_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.442     0.234    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.107     0.341    pipeline/if_id_register/instruction_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.376ns (28.623%)  route 0.938ns (71.377%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.492     0.106    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.151 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.151    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_5_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     0.213 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.213    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I1_O)      0.019     0.232 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=3, routed)           0.445     0.677    pipeline/fetch_inst_word_sel_mux/mem_inst_word[26]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.109     0.786 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[26]_INST_0/O
                         net (fo=1, routed)           0.000     0.786    pipeline/if_id_register/instruction_in[26]
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.829    -0.925    pipeline/if_id_register/clock
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.442     0.229    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.107     0.336    pipeline/if_id_register/instruction_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.357ns (26.716%)  route 0.979ns (73.284%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.408     0.017    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y23         MUXF7 (Prop_muxf7_S_O)       0.085     0.102 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.102    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I1_O)      0.019     0.121 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.571     0.692    pipeline/fetch_inst_word_sel_mux/mem_inst_word[13]
    SLICE_X50Y14         LUT2 (Prop_lut2_I0_O)        0.112     0.804 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[13]_INST_0/O
                         net (fo=1, routed)           0.000     0.804    pipeline/if_id_register/instruction_in[13]
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.121     0.353    pipeline/if_id_register/instruction_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.353    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.372ns (28.198%)  route 0.947ns (71.802%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.480     0.089    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y21         MUXF7 (Prop_muxf7_S_O)       0.096     0.185 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.185    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X52Y21         MUXF8 (Prop_muxf8_I0_O)      0.022     0.207 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           0.467     0.674    pipeline/fetch_inst_word_sel_mux/mem_inst_word[23]
    SLICE_X53Y17         LUT2 (Prop_lut2_I0_O)        0.113     0.787 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[23]_INST_0/O
                         net (fo=1, routed)           0.000     0.787    pipeline/if_id_register/instruction_in[23]
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.829    -0.925    pipeline/if_id_register/clock
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[23]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.442     0.229    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.092     0.321    pipeline/if_id_register/instruction_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.585ns (46.418%)  route 0.675ns (53.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.675     0.779    pipeline/mem_wb_register/ret_addr_in[11]
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.070     0.302    pipeline/mem_wb_register/ret_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.476    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  ila_clk_clk_gen

Setup :           28  Failing Endpoints,  Worst Slack       -1.549ns,  Total Violation      -21.675ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -1.582ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.549ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        4.081ns  (logic 0.456ns (11.174%)  route 3.625ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 201.098 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=20, routed)          3.625   202.529    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   201.098    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.466    
                         clock uncertainty           -0.442   201.024    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)       -0.045   200.979    <hidden>
  -------------------------------------------------------------------
                         required time                        200.979    
                         arrival time                        -202.529    
  -------------------------------------------------------------------
                         slack                                 -1.549    

Slack (VIOLATED) :        -1.330ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.843ns  (logic 0.456ns (11.866%)  route 3.387ns (88.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 201.098 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[4]/Q
                         net (fo=19, routed)          3.387   202.290    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   201.098    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.466    
                         clock uncertainty           -0.442   201.024    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)       -0.064   200.960    <hidden>
  -------------------------------------------------------------------
                         required time                        200.960    
                         arrival time                        -202.290    
  -------------------------------------------------------------------
                         slack                                 -1.330    

Slack (VIOLATED) :        -1.318ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        4.049ns  (logic 0.456ns (11.263%)  route 3.593ns (88.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.549ns = ( 198.451 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.567   198.451    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456   198.907 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          3.593   202.500    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.442   201.023    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159   201.182    <hidden>
  -------------------------------------------------------------------
                         required time                        201.182    
                         arrival time                        -202.500    
  -------------------------------------------------------------------
                         slack                                 -1.318    

Slack (VIOLATED) :        -1.270ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.823ns  (logic 0.456ns (11.929%)  route 3.367ns (88.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568   198.452    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.456   198.908 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=19, routed)          3.367   202.275    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.442   201.023    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018   201.005    <hidden>
  -------------------------------------------------------------------
                         required time                        201.005    
                         arrival time                        -202.275    
  -------------------------------------------------------------------
                         slack                                 -1.270    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.735ns  (logic 0.518ns (13.868%)  route 3.217ns (86.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518   198.965 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          3.217   202.183    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.442   201.025    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.058   200.967    <hidden>
  -------------------------------------------------------------------
                         required time                        200.967    
                         arrival time                        -202.183    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.187ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.703ns  (logic 0.518ns (13.988%)  route 3.185ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518   198.965 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=19, routed)          3.185   202.151    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.442   201.025    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.061   200.964    <hidden>
  -------------------------------------------------------------------
                         required time                        200.964    
                         arrival time                        -202.151    
  -------------------------------------------------------------------
                         slack                                 -1.187    

Slack (VIOLATED) :        -1.170ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.689ns  (logic 0.456ns (12.362%)  route 3.233ns (87.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568   198.452    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.456   198.908 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          3.233   202.141    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.442   201.023    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   200.971    <hidden>
  -------------------------------------------------------------------
                         required time                        200.971    
                         arrival time                        -202.141    
  -------------------------------------------------------------------
                         slack                                 -1.170    

Slack (VIOLATED) :        -1.126ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.677ns  (logic 0.456ns (12.403%)  route 3.221ns (87.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 201.102 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=20, routed)          3.221   202.124    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   201.102    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.470    
                         clock uncertainty           -0.442   201.028    
    SLICE_X30Y45         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   200.998    <hidden>
  -------------------------------------------------------------------
                         required time                        200.998    
                         arrival time                        -202.124    
  -------------------------------------------------------------------
                         slack                                 -1.126    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.633ns  (logic 0.456ns (12.552%)  route 3.177ns (87.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 201.102 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[9]/Q
                         net (fo=19, routed)          3.177   202.080    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   201.102    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.470    
                         clock uncertainty           -0.442   201.028    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.058   200.970    <hidden>
  -------------------------------------------------------------------
                         required time                        200.970    
                         arrival time                        -202.080    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.584ns  (logic 0.456ns (12.724%)  route 3.128ns (87.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.549ns = ( 198.451 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.567   198.451    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456   198.907 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          3.128   202.035    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.442   201.025    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.062   200.963    <hidden>
  -------------------------------------------------------------------
                         required time                        200.963    
                         arrival time                        -202.035    
  -------------------------------------------------------------------
                         slack                                 -1.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.808ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.026ns (2.295%)  route 1.107ns (97.705%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.621    -0.467    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.341    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 -0.808    

Slack (VIOLATED) :        -0.774ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.026ns (2.299%)  route 1.105ns (97.701%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.619    -0.469    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.442     0.230    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.075     0.305    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 -0.774    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.555%)  route 0.899ns (86.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[8]/Q
                         net (fo=19, routed)          0.899     0.516    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.334    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.141ns (12.732%)  route 0.966ns (87.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.561    -0.527    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=20, routed)          0.966     0.580    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.349    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.164ns (14.320%)  route 0.981ns (85.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          0.981     0.619    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.442     0.227    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.342    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.141ns (12.352%)  route 1.000ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[6]/Q
                         net (fo=19, routed)          1.000     0.618    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.442     0.227    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.336    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.141ns (12.249%)  route 1.010ns (87.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[10]/Q
                         net (fo=20, routed)          1.010     0.625    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.326    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.141ns (12.503%)  route 0.987ns (87.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[8]/Q
                         net (fo=19, routed)          0.987     0.603    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.442     0.230    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.070     0.300    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.141ns (12.492%)  route 0.988ns (87.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.561    -0.527    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=20, routed)          0.988     0.601    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.442     0.227    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.059     0.286    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.619%)  route 1.072ns (88.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[0]/Q
                         net (fo=21, routed)          1.072     0.690    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.442     0.227    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.329    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  ila_clk_clk_gen

Setup :           64  Failing Endpoints,  Worst Slack       -4.813ns,  Total Violation     -269.142ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.813ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.596ns  (logic 2.889ns (51.624%)  route 2.707ns (48.376%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 249.488 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[26]
                         net (fo=1, routed)           1.723   252.667    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_6[26]
    SLICE_X49Y14         LUT6 (Prop_lut6_I3_O)        0.124   252.791 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.791    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_6_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.217   253.008 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   253.008    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I1_O)      0.094   253.102 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=3, routed)           0.984   254.086    <hidden>
    SLICE_X50Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.444   249.488    <hidden>
    SLICE_X50Y17         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.856    
                         clock uncertainty           -0.373   249.484    
    SLICE_X50Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.210   249.274    <hidden>
  -------------------------------------------------------------------
                         required time                        249.274    
                         arrival time                        -254.086    
  -------------------------------------------------------------------
                         slack                                 -4.813    

Slack (VIOLATED) :        -4.796ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.564ns  (logic 2.920ns (52.483%)  route 2.644ns (47.517%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 249.489 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 248.495 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.611   248.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454   250.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.684   252.633    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[13]
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124   252.757 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.757    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.238   252.995 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.995    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I0_O)      0.104   253.099 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.960   254.059    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   249.489    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.857    
                         clock uncertainty           -0.373   249.485    
    SLICE_X50Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222   249.263    <hidden>
  -------------------------------------------------------------------
                         required time                        249.263    
                         arrival time                        -254.059    
  -------------------------------------------------------------------
                         slack                                 -4.796    

Slack (VIOLATED) :        -4.789ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.855ns  (logic 3.226ns (55.094%)  route 2.629ns (44.906%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.511ns = ( 248.489 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.605   248.489    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   250.943 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.606   252.549    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[7]
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.124   252.673 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.673    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X49Y18         MUXF7 (Prop_muxf7_I0_O)      0.212   252.885 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.885    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X49Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   252.979 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.023   254.002    <hidden>
    SLICE_X48Y18         LUT3 (Prop_lut3_I1_O)        0.342   254.344 r  <hidden>
                         net (fo=1, routed)           0.000   254.344    <hidden>
    SLICE_X48Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X48Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.373   249.481    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)        0.075   249.556    <hidden>
  -------------------------------------------------------------------
                         required time                        249.556    
                         arrival time                        -254.344    
  -------------------------------------------------------------------
                         slack                                 -4.789    

Slack (VIOLATED) :        -4.762ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.523ns  (logic 2.920ns (52.874%)  route 2.603ns (47.126%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 248.484 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.600   248.484    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.938 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.594   252.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_1[4]
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124   252.656 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.656    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   252.894 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.894    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   252.998 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           1.008   254.007    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.373   249.481    
    SLICE_X50Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.236   249.245    <hidden>
  -------------------------------------------------------------------
                         required time                        249.245    
                         arrival time                        -254.007    
  -------------------------------------------------------------------
                         slack                                 -4.762    

Slack (VIOLATED) :        -4.705ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.761ns  (logic 3.262ns (56.625%)  route 2.499ns (43.375%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 249.480 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 248.495 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.611   248.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454   250.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.684   252.633    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[13]
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124   252.757 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.757    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.238   252.995 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.995    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I0_O)      0.104   253.099 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.815   253.914    <hidden>
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.342   254.256 r  <hidden>
                         net (fo=1, routed)           0.000   254.256    <hidden>
    SLICE_X49Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.436   249.480    <hidden>
    SLICE_X49Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.848    
                         clock uncertainty           -0.373   249.476    
    SLICE_X49Y26         FDRE (Setup_fdre_C_D)        0.075   249.551    <hidden>
  -------------------------------------------------------------------
                         required time                        249.551    
                         arrival time                        -254.256    
  -------------------------------------------------------------------
                         slack                                 -4.705    

Slack (VIOLATED) :        -4.689ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.787ns  (logic 3.227ns (55.766%)  route 2.560ns (44.234%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.674   252.625    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_7[1]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.124   252.749 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.749    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217   252.966 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.966    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   253.060 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.886   253.946    <hidden>
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.338   254.284 r  <hidden>
                         net (fo=1, routed)           0.000   254.284    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437   249.481    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.373   249.477    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)        0.118   249.595    <hidden>
  -------------------------------------------------------------------
                         required time                        249.595    
                         arrival time                        -254.284    
  -------------------------------------------------------------------
                         slack                                 -4.689    

Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.752ns  (logic 3.236ns (56.261%)  route 2.516ns (43.739%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 248.484 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.600   248.484    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.938 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.594   252.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_1[4]
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124   252.656 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.656    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   252.894 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.894    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   252.998 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.921   253.920    <hidden>
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.316   254.236 r  <hidden>
                         net (fo=1, routed)           0.000   254.236    <hidden>
    SLICE_X50Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.373   249.481    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)        0.079   249.560    <hidden>
  -------------------------------------------------------------------
                         required time                        249.560    
                         arrival time                        -254.236    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.669ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.413ns  (logic 2.927ns (54.077%)  route 2.486ns (45.923%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 249.489 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.511   252.462    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[9]
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124   252.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X51Y22         MUXF7 (Prop_muxf7_I1_O)      0.245   252.831 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.831    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y22         MUXF8 (Prop_muxf8_I0_O)      0.104   252.935 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.974   253.910    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   249.489    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.857    
                         clock uncertainty           -0.373   249.485    
    SLICE_X50Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.244   249.241    <hidden>
  -------------------------------------------------------------------
                         required time                        249.241    
                         arrival time                        -253.910    
  -------------------------------------------------------------------
                         slack                                 -4.669    

Slack (VIOLATED) :        -4.652ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.427ns  (logic 2.889ns (53.230%)  route 2.538ns (46.770%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.517ns = ( 248.483 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.599   248.483    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   250.937 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.525   252.462    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_4[5]
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124   252.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X53Y20         MUXF7 (Prop_muxf7_I1_O)      0.217   252.803 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.803    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X53Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   252.897 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.013   253.910    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.373   249.481    
    SLICE_X50Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222   249.259    <hidden>
  -------------------------------------------------------------------
                         required time                        249.259    
                         arrival time                        -253.910    
  -------------------------------------------------------------------
                         slack                                 -4.652    

Slack (VIOLATED) :        -4.645ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.700ns  (logic 3.200ns (56.136%)  route 2.500ns (43.864%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           1.531   252.482    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_3[14]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124   252.606 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.606    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5_n_0
    SLICE_X49Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   252.818 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.818    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X49Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   252.912 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=3, routed)           0.970   253.882    <hidden>
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.316   254.198 r  <hidden>
                         net (fo=1, routed)           0.000   254.198    <hidden>
    SLICE_X50Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437   249.481    <hidden>
    SLICE_X50Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.373   249.477    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)        0.077   249.554    <hidden>
  -------------------------------------------------------------------
                         required time                        249.554    
                         arrival time                        -254.198    
  -------------------------------------------------------------------
                         slack                                 -4.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.221ns (24.302%)  route 0.688ns (75.698%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.688     0.303    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X51Y15         MUXF8 (Prop_muxf8_S_O)       0.080     0.383 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=3, routed)           0.000     0.383    <hidden>
    SLICE_X51Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.831    -0.923    <hidden>
    SLICE_X51Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.373     0.162    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.100     0.262    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.280ns (30.347%)  route 0.643ns (69.653%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.643     0.256    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.301    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_3_n_0
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I0_O)      0.071     0.372 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.372    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I0_O)      0.023     0.395 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           0.000     0.395    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.373     0.161    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.100     0.261    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.269ns (28.244%)  route 0.683ns (71.756%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.683     0.297    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.342    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_6_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I1_O)      0.064     0.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.406    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2_n_0
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I1_O)      0.019     0.425 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=3, routed)           0.000     0.425    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.828    -0.926    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.373     0.159    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.130     0.289    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.281ns (29.085%)  route 0.685ns (70.915%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.685     0.299    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.344    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.073     0.417 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.417    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.022     0.439 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=3, routed)           0.000     0.439    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.829    -0.925    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.373     0.160    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.130     0.290    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.290ns (30.996%)  route 0.646ns (69.004%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.559    -0.529    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y18         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.646     0.280    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.325    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_5_n_0
    SLICE_X51Y21         MUXF7 (Prop_muxf7_I0_O)      0.062     0.387 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.387    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I1_O)      0.019     0.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=3, routed)           0.000     0.406    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.373     0.156    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.100     0.256    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.280ns (29.670%)  route 0.664ns (70.330%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.664     0.277    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.322 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.322    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.071     0.393 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.393    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1_n_0
    SLICE_X53Y21         MUXF8 (Prop_muxf8_I0_O)      0.023     0.416 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=3, routed)           0.000     0.416    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.373     0.156    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.100     0.256    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.280ns (29.467%)  route 0.670ns (70.533%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.670     0.284    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.329 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.329    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_3_n_0
    SLICE_X49Y15         MUXF7 (Prop_muxf7_I0_O)      0.071     0.400 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.400    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_1_n_0
    SLICE_X49Y15         MUXF8 (Prop_muxf8_I0_O)      0.023     0.423 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=3, routed)           0.000     0.423    <hidden>
    SLICE_X49Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X49Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.373     0.161    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.100     0.261    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.280ns (29.441%)  route 0.671ns (70.559%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.671     0.285    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.330 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.330    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_3_n_0
    SLICE_X48Y16         MUXF7 (Prop_muxf7_I0_O)      0.071     0.401 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.401    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_1_n_0
    SLICE_X48Y16         MUXF8 (Prop_muxf8_I0_O)      0.023     0.424 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=3, routed)           0.000     0.424    <hidden>
    SLICE_X48Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.829    -0.925    <hidden>
    SLICE_X48Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.373     0.160    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.100     0.260    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.259ns (26.211%)  route 0.729ns (73.789%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.729     0.338    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y22         MUXF7 (Prop_muxf7_S_O)       0.096     0.434 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.434    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_n_0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.022     0.456 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=3, routed)           0.000     0.456    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.824    -0.930    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.373     0.155    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.130     0.285    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.290ns (29.411%)  route 0.696ns (70.589%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.559    -0.529    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y18         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.696     0.331    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.376 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.376    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_5_n_0
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I0_O)      0.062     0.438 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.438    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_2_n_0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I1_O)      0.019     0.457 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=3, routed)           0.000     0.457    <hidden>
    SLICE_X46Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X46Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.373     0.154    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.130     0.284    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       31.717ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.360%)  route 0.646ns (60.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.646     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y50         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.787%)  route 0.445ns (48.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.445     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y42         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 31.812    

Slack (MET) :             31.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.622%)  route 0.614ns (57.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.614     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y50         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 31.835    

Slack (MET) :             31.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.874ns  (logic 0.419ns (47.919%)  route 0.455ns (52.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.455     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X43Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y50         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 31.859    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.050%)  route 0.453ns (51.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X28Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.949%)  route 0.582ns (56.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.582     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X28Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 31.869    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.679%)  route 0.588ns (56.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X46Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y50         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             31.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.417%)  route 0.470ns (47.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.470     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X29Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y42         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 31.917    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen

Setup :           28  Failing Endpoints,  Worst Slack       -1.522ns,  Total Violation      -20.908ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.781ns,  Total Violation       -1.527ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        4.081ns  (logic 0.456ns (11.174%)  route 3.625ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 201.098 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=20, routed)          3.625   202.529    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   201.098    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.466    
                         clock uncertainty           -0.415   201.051    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)       -0.045   201.006    <hidden>
  -------------------------------------------------------------------
                         required time                        201.006    
                         arrival time                        -202.529    
  -------------------------------------------------------------------
                         slack                                 -1.522    

Slack (VIOLATED) :        -1.303ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.843ns  (logic 0.456ns (11.866%)  route 3.387ns (88.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 201.098 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[4]/Q
                         net (fo=19, routed)          3.387   202.290    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   201.098    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.466    
                         clock uncertainty           -0.415   201.051    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)       -0.064   200.987    <hidden>
  -------------------------------------------------------------------
                         required time                        200.987    
                         arrival time                        -202.290    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.291ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        4.049ns  (logic 0.456ns (11.263%)  route 3.593ns (88.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.549ns = ( 198.451 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.567   198.451    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456   198.907 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          3.593   202.500    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.415   201.050    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159   201.209    <hidden>
  -------------------------------------------------------------------
                         required time                        201.209    
                         arrival time                        -202.500    
  -------------------------------------------------------------------
                         slack                                 -1.291    

Slack (VIOLATED) :        -1.243ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.823ns  (logic 0.456ns (11.929%)  route 3.367ns (88.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568   198.452    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.456   198.908 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=19, routed)          3.367   202.275    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.415   201.050    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018   201.032    <hidden>
  -------------------------------------------------------------------
                         required time                        201.032    
                         arrival time                        -202.275    
  -------------------------------------------------------------------
                         slack                                 -1.243    

Slack (VIOLATED) :        -1.188ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.735ns  (logic 0.518ns (13.868%)  route 3.217ns (86.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518   198.965 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          3.217   202.183    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.415   201.052    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.058   200.994    <hidden>
  -------------------------------------------------------------------
                         required time                        200.994    
                         arrival time                        -202.183    
  -------------------------------------------------------------------
                         slack                                 -1.188    

Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.703ns  (logic 0.518ns (13.988%)  route 3.185ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518   198.965 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=19, routed)          3.185   202.151    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.415   201.052    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.061   200.991    <hidden>
  -------------------------------------------------------------------
                         required time                        200.991    
                         arrival time                        -202.151    
  -------------------------------------------------------------------
                         slack                                 -1.159    

Slack (VIOLATED) :        -1.143ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.689ns  (logic 0.456ns (12.362%)  route 3.233ns (87.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568   198.452    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.456   198.908 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          3.233   202.141    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.415   201.050    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   200.998    <hidden>
  -------------------------------------------------------------------
                         required time                        200.998    
                         arrival time                        -202.141    
  -------------------------------------------------------------------
                         slack                                 -1.143    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.677ns  (logic 0.456ns (12.403%)  route 3.221ns (87.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 201.102 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=20, routed)          3.221   202.124    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   201.102    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.470    
                         clock uncertainty           -0.415   201.055    
    SLICE_X30Y45         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   201.025    <hidden>
  -------------------------------------------------------------------
                         required time                        201.025    
                         arrival time                        -202.124    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.083ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.633ns  (logic 0.456ns (12.552%)  route 3.177ns (87.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 201.102 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[9]/Q
                         net (fo=19, routed)          3.177   202.080    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   201.102    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.470    
                         clock uncertainty           -0.415   201.055    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.058   200.997    <hidden>
  -------------------------------------------------------------------
                         required time                        200.997    
                         arrival time                        -202.080    
  -------------------------------------------------------------------
                         slack                                 -1.083    

Slack (VIOLATED) :        -1.045ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.584ns  (logic 0.456ns (12.724%)  route 3.128ns (87.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.549ns = ( 198.451 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.567   198.451    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456   198.907 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          3.128   202.035    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.415   201.052    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.062   200.990    <hidden>
  -------------------------------------------------------------------
                         required time                        200.990    
                         arrival time                        -202.035    
  -------------------------------------------------------------------
                         slack                                 -1.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.781ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.026ns (2.295%)  route 1.107ns (97.705%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.621    -0.467    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.314    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 -0.781    

Slack (VIOLATED) :        -0.747ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.026ns (2.299%)  route 1.105ns (97.701%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.619    -0.469    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.415     0.203    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.075     0.278    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 -0.747    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.555%)  route 0.899ns (86.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[8]/Q
                         net (fo=19, routed)          0.899     0.516    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.307    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.141ns (12.732%)  route 0.966ns (87.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.561    -0.527    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=20, routed)          0.966     0.580    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.322    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.164ns (14.320%)  route 0.981ns (85.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          0.981     0.619    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.415     0.200    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.315    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.141ns (12.352%)  route 1.000ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[6]/Q
                         net (fo=19, routed)          1.000     0.618    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.415     0.200    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.309    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.141ns (12.249%)  route 1.010ns (87.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[10]/Q
                         net (fo=20, routed)          1.010     0.625    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.299    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.141ns (12.503%)  route 0.987ns (87.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[8]/Q
                         net (fo=19, routed)          0.987     0.603    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.415     0.203    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.070     0.273    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.141ns (12.492%)  route 0.988ns (87.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.561    -0.527    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=20, routed)          0.988     0.601    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.415     0.200    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.059     0.259    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.619%)  route 1.072ns (88.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[0]/Q
                         net (fo=21, routed)          1.072     0.690    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.415     0.200    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.302    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        2.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X40Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.182ns (19.019%)  route 5.033ns (80.981%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 7.548 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.575     4.665    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440     7.548    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.082    
                         clock uncertainty           -0.185     7.897    
    SLICE_X44Y32         FDRE (Setup_fdre_C_CE)      -0.205     7.692    <hidden>
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.182ns (19.019%)  route 5.033ns (80.981%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 7.548 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.575     4.665    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440     7.548    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.082    
                         clock uncertainty           -0.185     7.897    
    SLICE_X44Y32         FDRE (Setup_fdre_C_CE)      -0.205     7.692    <hidden>
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.557    -0.531    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.199 r  <hidden>
                         net (fo=1, routed)           0.000    -0.199    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.531    
                         clock uncertainty            0.185    -0.346    
    SLICE_X42Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.229    <hidden>
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=1, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X38Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.230    <hidden>
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X34Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.230    <hidden>
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X34Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X34Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.399    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.230    <hidden>
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
                         clock uncertainty            0.185    -0.342    
    SLICE_X46Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.225    <hidden>
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.397    -0.527    
                         clock uncertainty            0.185    -0.342    
    SLICE_X46Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.225    <hidden>
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.193 r  <hidden>
                         net (fo=2, routed)           0.000    -0.193    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.396    -0.525    
                         clock uncertainty            0.185    -0.340    
    SLICE_X52Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.223    <hidden>
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.193 r  <hidden>
                         net (fo=2, routed)           0.000    -0.193    <hidden>
    SLICE_X52Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    <hidden>
    SLICE_X52Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.396    -0.525    
                         clock uncertainty            0.185    -0.340    
    SLICE_X52Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.223    <hidden>
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.555    -0.533    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.201 r  <hidden>
                         net (fo=1, routed)           0.000    -0.201    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.533    
                         clock uncertainty            0.185    -0.348    
    SLICE_X42Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.231    <hidden>
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.554    -0.534    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.202 r  <hidden>
                         net (fo=1, routed)           0.000    -0.202    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.822    -0.932    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.534    
                         clock uncertainty            0.185    -0.349    
    SLICE_X42Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.232    <hidden>
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen

Setup :           64  Failing Endpoints,  Worst Slack       -4.795ns,  Total Violation     -267.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.795ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.596ns  (logic 2.889ns (51.624%)  route 2.707ns (48.376%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 249.488 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[26]
                         net (fo=1, routed)           1.723   252.667    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_6[26]
    SLICE_X49Y14         LUT6 (Prop_lut6_I3_O)        0.124   252.791 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.791    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_6_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.217   253.008 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   253.008    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I1_O)      0.094   253.102 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=3, routed)           0.984   254.086    <hidden>
    SLICE_X50Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.444   249.488    <hidden>
    SLICE_X50Y17         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.856    
                         clock uncertainty           -0.355   249.501    
    SLICE_X50Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.210   249.291    <hidden>
  -------------------------------------------------------------------
                         required time                        249.291    
                         arrival time                        -254.086    
  -------------------------------------------------------------------
                         slack                                 -4.795    

Slack (VIOLATED) :        -4.778ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.564ns  (logic 2.920ns (52.483%)  route 2.644ns (47.517%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 249.489 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 248.495 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.611   248.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454   250.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.684   252.633    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[13]
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124   252.757 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.757    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.238   252.995 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.995    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I0_O)      0.104   253.099 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.960   254.059    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   249.489    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.857    
                         clock uncertainty           -0.355   249.502    
    SLICE_X50Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222   249.280    <hidden>
  -------------------------------------------------------------------
                         required time                        249.280    
                         arrival time                        -254.059    
  -------------------------------------------------------------------
                         slack                                 -4.778    

Slack (VIOLATED) :        -4.771ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.855ns  (logic 3.226ns (55.094%)  route 2.629ns (44.906%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.511ns = ( 248.489 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.605   248.489    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   250.943 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.606   252.549    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[7]
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.124   252.673 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.673    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X49Y18         MUXF7 (Prop_muxf7_I0_O)      0.212   252.885 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.885    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X49Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   252.979 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.023   254.002    <hidden>
    SLICE_X48Y18         LUT3 (Prop_lut3_I1_O)        0.342   254.344 r  <hidden>
                         net (fo=1, routed)           0.000   254.344    <hidden>
    SLICE_X48Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X48Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.355   249.498    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)        0.075   249.573    <hidden>
  -------------------------------------------------------------------
                         required time                        249.573    
                         arrival time                        -254.344    
  -------------------------------------------------------------------
                         slack                                 -4.771    

Slack (VIOLATED) :        -4.744ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.523ns  (logic 2.920ns (52.874%)  route 2.603ns (47.126%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 248.484 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.600   248.484    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.938 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.594   252.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_1[4]
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124   252.656 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.656    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   252.894 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.894    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   252.998 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           1.008   254.007    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.355   249.498    
    SLICE_X50Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.236   249.262    <hidden>
  -------------------------------------------------------------------
                         required time                        249.262    
                         arrival time                        -254.007    
  -------------------------------------------------------------------
                         slack                                 -4.744    

Slack (VIOLATED) :        -4.687ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.761ns  (logic 3.262ns (56.625%)  route 2.499ns (43.375%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 249.480 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 248.495 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.611   248.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454   250.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.684   252.633    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[13]
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124   252.757 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.757    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.238   252.995 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.995    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I0_O)      0.104   253.099 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.815   253.914    <hidden>
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.342   254.256 r  <hidden>
                         net (fo=1, routed)           0.000   254.256    <hidden>
    SLICE_X49Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.436   249.480    <hidden>
    SLICE_X49Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.848    
                         clock uncertainty           -0.355   249.493    
    SLICE_X49Y26         FDRE (Setup_fdre_C_D)        0.075   249.568    <hidden>
  -------------------------------------------------------------------
                         required time                        249.568    
                         arrival time                        -254.256    
  -------------------------------------------------------------------
                         slack                                 -4.687    

Slack (VIOLATED) :        -4.671ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.787ns  (logic 3.227ns (55.766%)  route 2.560ns (44.234%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.674   252.625    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_7[1]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.124   252.749 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.749    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217   252.966 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.966    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   253.060 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.886   253.946    <hidden>
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.338   254.284 r  <hidden>
                         net (fo=1, routed)           0.000   254.284    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437   249.481    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.355   249.494    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)        0.118   249.612    <hidden>
  -------------------------------------------------------------------
                         required time                        249.612    
                         arrival time                        -254.284    
  -------------------------------------------------------------------
                         slack                                 -4.671    

Slack (VIOLATED) :        -4.658ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.752ns  (logic 3.236ns (56.261%)  route 2.516ns (43.739%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 248.484 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.600   248.484    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.938 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.594   252.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_1[4]
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124   252.656 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.656    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   252.894 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.894    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   252.998 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.921   253.920    <hidden>
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.316   254.236 r  <hidden>
                         net (fo=1, routed)           0.000   254.236    <hidden>
    SLICE_X50Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.355   249.498    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)        0.079   249.577    <hidden>
  -------------------------------------------------------------------
                         required time                        249.577    
                         arrival time                        -254.236    
  -------------------------------------------------------------------
                         slack                                 -4.658    

Slack (VIOLATED) :        -4.651ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.413ns  (logic 2.927ns (54.077%)  route 2.486ns (45.923%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 249.489 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.511   252.462    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[9]
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124   252.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X51Y22         MUXF7 (Prop_muxf7_I1_O)      0.245   252.831 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.831    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y22         MUXF8 (Prop_muxf8_I0_O)      0.104   252.935 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.974   253.910    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   249.489    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.857    
                         clock uncertainty           -0.355   249.502    
    SLICE_X50Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.244   249.258    <hidden>
  -------------------------------------------------------------------
                         required time                        249.258    
                         arrival time                        -253.910    
  -------------------------------------------------------------------
                         slack                                 -4.651    

Slack (VIOLATED) :        -4.634ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.427ns  (logic 2.889ns (53.230%)  route 2.538ns (46.770%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.517ns = ( 248.483 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.599   248.483    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   250.937 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.525   252.462    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_4[5]
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124   252.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X53Y20         MUXF7 (Prop_muxf7_I1_O)      0.217   252.803 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.803    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X53Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   252.897 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.013   253.910    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.355   249.498    
    SLICE_X50Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222   249.276    <hidden>
  -------------------------------------------------------------------
                         required time                        249.276    
                         arrival time                        -253.910    
  -------------------------------------------------------------------
                         slack                                 -4.634    

Slack (VIOLATED) :        -4.627ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.700ns  (logic 3.200ns (56.136%)  route 2.500ns (43.864%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           1.531   252.482    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_3[14]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124   252.606 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.606    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5_n_0
    SLICE_X49Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   252.818 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.818    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X49Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   252.912 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=3, routed)           0.970   253.882    <hidden>
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.316   254.198 r  <hidden>
                         net (fo=1, routed)           0.000   254.198    <hidden>
    SLICE_X50Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437   249.481    <hidden>
    SLICE_X50Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.355   249.494    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)        0.077   249.571    <hidden>
  -------------------------------------------------------------------
                         required time                        249.571    
                         arrival time                        -254.198    
  -------------------------------------------------------------------
                         slack                                 -4.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.221ns (24.302%)  route 0.688ns (75.698%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.688     0.303    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X51Y15         MUXF8 (Prop_muxf8_S_O)       0.080     0.383 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=3, routed)           0.000     0.383    <hidden>
    SLICE_X51Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.831    -0.923    <hidden>
    SLICE_X51Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.355     0.144    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.100     0.244    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.280ns (30.347%)  route 0.643ns (69.653%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.643     0.256    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.301    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_3_n_0
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I0_O)      0.071     0.372 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.372    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I0_O)      0.023     0.395 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           0.000     0.395    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.355     0.143    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.100     0.243    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.269ns (28.244%)  route 0.683ns (71.756%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.683     0.297    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.342    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_6_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I1_O)      0.064     0.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.406    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2_n_0
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I1_O)      0.019     0.425 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=3, routed)           0.000     0.425    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.828    -0.926    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.355     0.141    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.130     0.271    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.281ns (29.085%)  route 0.685ns (70.915%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.685     0.299    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.344    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.073     0.417 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.417    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.022     0.439 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=3, routed)           0.000     0.439    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.829    -0.925    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.355     0.142    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.130     0.272    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.290ns (30.996%)  route 0.646ns (69.004%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.559    -0.529    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y18         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.646     0.280    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.325    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_5_n_0
    SLICE_X51Y21         MUXF7 (Prop_muxf7_I0_O)      0.062     0.387 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.387    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I1_O)      0.019     0.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=3, routed)           0.000     0.406    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.355     0.138    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.100     0.238    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.280ns (29.670%)  route 0.664ns (70.330%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.664     0.277    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.322 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.322    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.071     0.393 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.393    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1_n_0
    SLICE_X53Y21         MUXF8 (Prop_muxf8_I0_O)      0.023     0.416 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=3, routed)           0.000     0.416    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.355     0.138    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.100     0.238    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.280ns (29.467%)  route 0.670ns (70.533%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.670     0.284    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.329 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.329    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_3_n_0
    SLICE_X49Y15         MUXF7 (Prop_muxf7_I0_O)      0.071     0.400 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.400    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_1_n_0
    SLICE_X49Y15         MUXF8 (Prop_muxf8_I0_O)      0.023     0.423 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=3, routed)           0.000     0.423    <hidden>
    SLICE_X49Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X49Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.355     0.143    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.100     0.243    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.280ns (29.441%)  route 0.671ns (70.559%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.671     0.285    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.330 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.330    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_3_n_0
    SLICE_X48Y16         MUXF7 (Prop_muxf7_I0_O)      0.071     0.401 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.401    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_1_n_0
    SLICE_X48Y16         MUXF8 (Prop_muxf8_I0_O)      0.023     0.424 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=3, routed)           0.000     0.424    <hidden>
    SLICE_X48Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.829    -0.925    <hidden>
    SLICE_X48Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.355     0.142    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.100     0.242    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.259ns (26.211%)  route 0.729ns (73.789%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.729     0.338    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y22         MUXF7 (Prop_muxf7_S_O)       0.096     0.434 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.434    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_n_0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.022     0.456 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=3, routed)           0.000     0.456    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.824    -0.930    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.355     0.137    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.130     0.267    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.290ns (29.411%)  route 0.696ns (70.589%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.559    -0.529    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y18         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.696     0.331    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.376 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.376    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_5_n_0
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I0_O)      0.062     0.438 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.438    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_2_n_0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I1_O)      0.019     0.457 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=3, routed)           0.000     0.457    <hidden>
    SLICE_X46Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X46Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.355     0.136    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.130     0.266    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       37.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.389ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 0.718ns (6.278%)  route 10.718ns (93.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 47.906 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          7.188     9.877    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.475    47.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.274    
                         clock uncertainty           -0.442    47.832    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.266    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.266    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                 37.389    

Slack (MET) :             37.510ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.321ns  (logic 0.718ns (6.342%)  route 10.603ns (93.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          7.073     9.762    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.442    47.838    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.272    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.272    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                 37.510    

Slack (MET) :             37.722ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 0.718ns (6.470%)  route 10.380ns (93.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 47.901 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.850     9.539    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.470    47.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.269    
                         clock uncertainty           -0.442    47.827    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.261    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.261    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 37.722    

Slack (MET) :             37.844ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.983ns  (logic 0.718ns (6.538%)  route 10.265ns (93.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.735     9.424    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.442    47.834    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.268    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.268    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                 37.844    

Slack (MET) :             38.063ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.760ns  (logic 0.718ns (6.673%)  route 10.042ns (93.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 47.904 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.512     9.201    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.473    47.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.272    
                         clock uncertainty           -0.442    47.830    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.264    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.264    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 38.063    

Slack (MET) :             38.177ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 0.718ns (6.745%)  route 9.927ns (93.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 47.903 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.397     9.086    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.472    47.903    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.271    
                         clock uncertainty           -0.442    47.829    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.263    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.263    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 38.177    

Slack (MET) :             38.406ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.422ns  (logic 0.718ns (6.889%)  route 9.704ns (93.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.174     8.863    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.442    47.835    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.269    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.269    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                 38.406    

Slack (MET) :             38.480ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 0.718ns (6.937%)  route 9.632ns (93.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          2.942     1.803    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.299     2.102 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[7]_INST_0/O
                         net (fo=41, routed)          6.690     8.792    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.442    47.838    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    47.272    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.272    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 38.480    

Slack (MET) :             38.510ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.307ns  (logic 0.718ns (6.966%)  route 9.589ns (93.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 47.898 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.059     8.748    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.467    47.898    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.266    
                         clock uncertainty           -0.442    47.824    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.258    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.258    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 38.510    

Slack (MET) :             38.521ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.310ns  (logic 0.718ns (6.964%)  route 9.592ns (93.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.251     2.112    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.299     2.411 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[2]_INST_0/O
                         net (fo=41, routed)          6.341     8.752    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.442    47.838    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    47.272    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.272    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 38.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.148ns (14.472%)  route 0.875ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.875     0.498    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.442     0.277    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     0.407    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.141ns (12.561%)  route 0.982ns (87.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          0.982     0.598    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.442     0.278    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.461    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.148ns (13.644%)  route 0.937ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.937     0.560    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     0.404    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.148ns (13.406%)  route 0.956ns (86.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/Q
                         net (fo=2, routed)           0.956     0.580    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     0.404    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.141ns (11.064%)  route 1.133ns (88.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[4]/Q
                         net (fo=1, routed)           1.133     0.749    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     0.570    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.141ns (10.990%)  route 1.142ns (89.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           1.142     0.758    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.570    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.980%)  route 1.143ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[5]/Q
                         net (fo=1, routed)           1.143     0.759    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.570    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.164ns (13.897%)  route 1.016ns (86.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/Q
                         net (fo=2, routed)           1.016     0.656    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.442     0.277    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.460    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.141ns (11.853%)  route 1.049ns (88.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          1.049     0.666    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.457    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.770%)  route 1.168ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/ex_mem_register/clock
    SLICE_X47Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/ex_mem_register/call_addr_out_reg[0]/Q
                         net (fo=1, routed)           1.168     0.783    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.570    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       37.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.416ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 0.718ns (6.278%)  route 10.718ns (93.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 47.906 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          7.188     9.877    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.475    47.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.274    
                         clock uncertainty           -0.415    47.859    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.293    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.293    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                 37.416    

Slack (MET) :             37.537ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.321ns  (logic 0.718ns (6.342%)  route 10.603ns (93.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          7.073     9.762    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.415    47.865    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.299    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.299    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                 37.537    

Slack (MET) :             37.749ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 0.718ns (6.470%)  route 10.380ns (93.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 47.901 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.850     9.539    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.470    47.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.269    
                         clock uncertainty           -0.415    47.854    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.288    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.288    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 37.749    

Slack (MET) :             37.871ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.983ns  (logic 0.718ns (6.538%)  route 10.265ns (93.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.735     9.424    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.415    47.861    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.295    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.295    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                 37.871    

Slack (MET) :             38.090ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.760ns  (logic 0.718ns (6.673%)  route 10.042ns (93.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 47.904 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.512     9.201    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.473    47.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.272    
                         clock uncertainty           -0.415    47.857    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.291    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.291    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 38.090    

Slack (MET) :             38.204ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 0.718ns (6.745%)  route 9.927ns (93.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 47.903 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.397     9.086    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.472    47.903    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.271    
                         clock uncertainty           -0.415    47.856    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.290    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.290    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 38.204    

Slack (MET) :             38.433ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.422ns  (logic 0.718ns (6.889%)  route 9.704ns (93.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.174     8.863    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.415    47.862    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.296    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.296    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                 38.433    

Slack (MET) :             38.508ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 0.718ns (6.937%)  route 9.632ns (93.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          2.942     1.803    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.299     2.102 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[7]_INST_0/O
                         net (fo=41, routed)          6.690     8.792    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.415    47.865    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    47.299    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.299    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 38.508    

Slack (MET) :             38.537ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.307ns  (logic 0.718ns (6.966%)  route 9.589ns (93.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 47.898 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.059     8.748    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.467    47.898    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.266    
                         clock uncertainty           -0.415    47.851    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.285    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.285    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 38.537    

Slack (MET) :             38.548ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.310ns  (logic 0.718ns (6.964%)  route 9.592ns (93.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.251     2.112    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.299     2.411 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[2]_INST_0/O
                         net (fo=41, routed)          6.341     8.752    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.415    47.865    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    47.299    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.299    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 38.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.148ns (14.472%)  route 0.875ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.875     0.498    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.415     0.249    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     0.379    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.141ns (12.561%)  route 0.982ns (87.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          0.982     0.598    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.415     0.250    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.433    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.148ns (13.644%)  route 0.937ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.937     0.560    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     0.376    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.148ns (13.406%)  route 0.956ns (86.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/Q
                         net (fo=2, routed)           0.956     0.580    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     0.376    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.141ns (11.064%)  route 1.133ns (88.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[4]/Q
                         net (fo=1, routed)           1.133     0.749    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.141ns (10.990%)  route 1.142ns (89.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           1.142     0.758    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.980%)  route 1.143ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[5]/Q
                         net (fo=1, routed)           1.143     0.759    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.164ns (13.897%)  route 1.016ns (86.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/Q
                         net (fo=2, routed)           1.016     0.656    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.415     0.249    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.432    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.141ns (11.853%)  route 1.049ns (88.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          1.049     0.666    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.429    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.770%)  route 1.168ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/ex_mem_register/clock
    SLICE_X47Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/ex_mem_register/call_addr_out_reg[0]/Q
                         net (fo=1, routed)           1.168     0.783    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.373ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.454%)  route 0.617ns (59.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X44Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.617     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X44Y51         FDCE (Setup_fdce_C_D)       -0.268     9.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  8.373    

Slack (MET) :             8.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.268%)  route 0.596ns (58.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.596     1.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X28Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X28Y41         FDCE (Setup_fdce_C_D)       -0.278     9.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  8.384    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.762%)  route 0.590ns (55.238%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.590     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X30Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X30Y42         FDCE (Setup_fdce_C_D)       -0.214     9.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.135ns  (logic 0.518ns (45.639%)  route 0.617ns (54.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.617     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X30Y42         FDCE (Setup_fdce_C_D)       -0.047     9.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        0.931ns  (logic 0.419ns (44.998%)  route 0.512ns (55.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X44Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.512     0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X42Y50         FDCE (Setup_fdce_C_D)       -0.219     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.458    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  8.527    

Slack (MET) :             8.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.384%)  route 0.595ns (56.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.595     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X28Y42         FDCE (Setup_fdce_C_D)       -0.095     9.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.531    

Slack (MET) :             8.564ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.629%)  route 0.614ns (57.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X44Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.614     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X42Y50         FDCE (Setup_fdce_C_D)       -0.043     9.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  8.564    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        0.918ns  (logic 0.456ns (49.688%)  route 0.462ns (50.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.462     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X43Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X43Y51         FDCE (Setup_fdce_C_D)       -0.095     9.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  8.664    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.373ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.454%)  route 0.617ns (59.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X44Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.617     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X44Y51         FDCE (Setup_fdce_C_D)       -0.268     9.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  8.373    

Slack (MET) :             8.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.268%)  route 0.596ns (58.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.596     1.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X28Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X28Y41         FDCE (Setup_fdce_C_D)       -0.278     9.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  8.384    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.762%)  route 0.590ns (55.238%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.590     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X30Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X30Y42         FDCE (Setup_fdce_C_D)       -0.214     9.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.135ns  (logic 0.518ns (45.639%)  route 0.617ns (54.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.617     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X30Y42         FDCE (Setup_fdce_C_D)       -0.047     9.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        0.931ns  (logic 0.419ns (44.998%)  route 0.512ns (55.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X44Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.512     0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X42Y50         FDCE (Setup_fdce_C_D)       -0.219     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.458    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  8.527    

Slack (MET) :             8.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.384%)  route 0.595ns (56.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.595     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X28Y42         FDCE (Setup_fdce_C_D)       -0.095     9.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.531    

Slack (MET) :             8.564ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.629%)  route 0.614ns (57.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X44Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.614     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X42Y50         FDCE (Setup_fdce_C_D)       -0.043     9.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  8.564    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (MaxDelay Path 9.677ns)
  Data Path Delay:        0.918ns  (logic 0.456ns (49.688%)  route 0.462ns (50.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.677ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.462     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X43Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.677     9.677    
    SLICE_X43Y51         FDCE (Setup_fdce_C_D)       -0.095     9.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  8.664    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       88.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.652ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.992ns  (logic 1.386ns (12.609%)  route 9.606ns (87.391%))
  Logic Levels:           7  (LUT2=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.566    -1.550    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -1.032 r  pipeline/if_id_register/instruction_out_reg[13]/Q
                         net (fo=69, routed)          3.938     2.907    pipeline/decode_stage/forward_alu/instruction[13]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.031 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.655     3.686    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.810 f  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7/O
                         net (fo=8, routed)           1.222     5.032    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6/O
                         net (fo=1, routed)           0.291     5.447    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.571 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.658     6.229    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     6.353 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.709     8.062    hazard_unit/dec_stl_req
    SLICE_X50Y11         LUT5 (Prop_lut5_I0_O)        0.124     8.186 f  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.658     8.845    hazard_unit/state[2]_i_2_n_0
    SLICE_X49Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.969 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.474     9.443    hazard_unit/state[2]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.322    98.106    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)       -0.011    98.095    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         98.095    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 88.652    

Slack (MET) :             89.135ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.554ns  (logic 1.386ns (13.132%)  route 9.168ns (86.868%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.566    -1.550    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -1.032 r  pipeline/if_id_register/instruction_out_reg[13]/Q
                         net (fo=69, routed)          3.938     2.907    pipeline/decode_stage/forward_alu/instruction[13]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124     3.031 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.655     3.686    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_14_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I2_O)        0.124     3.810 r  pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7/O
                         net (fo=8, routed)           1.222     5.032    pipeline/decode_stage/forward_alu/alu_top_sel[3]_INST_0_i_7_n_0
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.156 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6/O
                         net (fo=1, routed)           0.291     5.447    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_6_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.571 r  pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3/O
                         net (fo=1, routed)           0.658     6.229    pipeline/decode_stage/forward_alu/stall_decode_INST_0_i_3_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     6.353 f  pipeline/decode_stage/forward_alu/stall_decode_INST_0/O
                         net (fo=2, routed)           1.749     8.102    hazard_unit/dec_stl_req
    SLICE_X50Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.226 f  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.655     8.881    hazard_unit/state[1]_i_2_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.005 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.005    hazard_unit/state[1]_i_1_n_0
    SLICE_X51Y11         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X51Y11         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.322    98.106    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.034    98.140    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         98.140    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 89.135    

Slack (MET) :             92.918ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.049ns  (logic 0.929ns (15.359%)  route 5.120ns (84.641%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 197.934 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.873   104.501    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.503   197.934    pipeline/id_ex_register/clock
    SLICE_X60Y26         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[0]/C
                         clock pessimism              0.533   198.467    
                         clock uncertainty           -0.322   198.146    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.726   197.420    pipeline/id_ex_register/alu_top_select_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.420    
                         arrival time                        -104.501    
  -------------------------------------------------------------------
                         slack                                 92.918    

Slack (MET) :             93.031ns  (required time - arrival time)
  Source:                 pipeline/if_id_register/instruction_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 1.088ns (16.207%)  route 5.625ns (83.793%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.120ns = ( 97.880 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.559    -1.557    pipeline/if_id_register/clock
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.419    -1.138 f  pipeline/if_id_register/instruction_out_reg[5]/Q
                         net (fo=26, routed)          2.344     1.207    pipeline/decode_stage/inst_decoder/instruction[5]
    SLICE_X50Y14         LUT5 (Prop_lut5_I4_O)        0.297     1.504 r  pipeline/decode_stage/inst_decoder/call_stack_enable_INST_0_i_1/O
                         net (fo=3, routed)           0.972     2.476    pipeline/decode_stage/inst_decoder/call_stack_enable_INST_0_i_1_n_0
    SLICE_X49Y11         LUT4 (Prop_lut4_I1_O)        0.124     2.600 r  pipeline/decode_stage/inst_decoder/return_in_pipeline_INST_0/O
                         net (fo=4, routed)           1.108     3.708    hazard_unit/ret
    SLICE_X50Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.832 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           1.201     5.033    hazard_unit/state[0]_i_2_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.157 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.157    hazard_unit/state[0]_i_1_n_0
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    96.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449    97.880    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.547    98.427    
                         clock uncertainty           -0.322    98.106    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)        0.082    98.188    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         98.188    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                 93.031    

Slack (MET) :             93.055ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        5.910ns  (logic 0.929ns (15.719%)  route 4.981ns (84.281%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 197.932 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.734   104.363    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.501   197.932    pipeline/id_ex_register/clock
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[2]/C
                         clock pessimism              0.533   198.465    
                         clock uncertainty           -0.322   198.144    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.726   197.418    pipeline/id_ex_register/alu_bot_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.418    
                         arrival time                        -104.363    
  -------------------------------------------------------------------
                         slack                                 93.055    

Slack (MET) :             93.055ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_bot_select_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        5.910ns  (logic 0.929ns (15.719%)  route 4.981ns (84.281%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 197.932 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.734   104.363    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.501   197.932    pipeline/id_ex_register/clock
    SLICE_X60Y25         FDRE                                         r  pipeline/id_ex_register/alu_bot_select_out_reg[4]/C
                         clock pessimism              0.533   198.465    
                         clock uncertainty           -0.322   198.144    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.726   197.418    pipeline/id_ex_register/alu_bot_select_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.418    
                         arrival time                        -104.363    
  -------------------------------------------------------------------
                         slack                                 93.055    

Slack (MET) :             93.095ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.495ns  (logic 1.846ns (28.420%)  route 4.649ns (71.579%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 197.874 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.901   104.616    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.332   104.948 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0/O
                         net (fo=1, routed)           0.000   104.948    pipeline/fetch_stage/prog_cntr/load_value[13]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.443   197.874    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                         clock pessimism              0.461   198.335    
                         clock uncertainty           -0.322   198.014    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)        0.029   198.043    pipeline/fetch_stage/prog_cntr/value_reg[13]
  -------------------------------------------------------------------
                         required time                        198.043    
                         arrival time                        -104.948    
  -------------------------------------------------------------------
                         slack                                 93.095    

Slack (MET) :             93.216ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/alu_top_select_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        5.847ns  (logic 0.929ns (15.889%)  route 4.918ns (84.111%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 197.935 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.295   100.844 r  hazard_unit/stall_decode_INST_0/O
                         net (fo=1, routed)           0.635   101.478    pipeline/id_ex_register/stall
    SLICE_X49Y12         LUT2 (Prop_lut2_I0_O)        0.150   101.628 r  pipeline/id_ex_register/alu_top_select_out[4]_i_1/O
                         net (fo=87, routed)          2.671   104.299    pipeline/id_ex_register/alu_top_select_out[4]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.504   197.935    pipeline/id_ex_register/clock
    SLICE_X58Y27         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[2]/C
                         clock pessimism              0.533   198.468    
                         clock uncertainty           -0.322   198.147    
    SLICE_X58Y27         FDRE (Setup_fdre_C_R)       -0.631   197.516    pipeline/id_ex_register/alu_top_select_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.516    
                         arrival time                        -104.299    
  -------------------------------------------------------------------
                         slack                                 93.216    

Slack (MET) :             93.283ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.306ns  (logic 1.846ns (29.272%)  route 4.460ns (70.728%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 197.873 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.712   104.427    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I5_O)        0.332   104.759 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[12]_INST_0/O
                         net (fo=1, routed)           0.000   104.759    pipeline/fetch_stage/prog_cntr/load_value[12]
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.442   197.873    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                         clock pessimism              0.461   198.334    
                         clock uncertainty           -0.322   198.013    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.029   198.042    pipeline/fetch_stage/prog_cntr/value_reg[12]
  -------------------------------------------------------------------
                         required time                        198.042    
                         arrival time                        -104.759    
  -------------------------------------------------------------------
                         slack                                 93.283    

Slack (MET) :             93.332ns  (required time - arrival time)
  Source:                 hazard_unit/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_clk_gen_1 rise@200.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        6.260ns  (logic 1.846ns (29.487%)  route 4.414ns (70.513%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 197.874 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   100.854 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.127 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    96.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    96.884 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568    98.452    hazard_unit/clock
    SLICE_X50Y11         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.484    98.936 r  hazard_unit/state_reg[2]/Q
                         net (fo=14, routed)          1.612   100.549    hazard_unit/control_state[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.323   100.872 r  hazard_unit/prog_cntr_load_sel[2]_INST_0/O
                         net (fo=2, routed)           0.448   101.320    pipeline/fetch_stage/input_mux/sel_signals[3]
    SLICE_X49Y10         LUT4 (Prop_lut4_I3_O)        0.355   101.675 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4/O
                         net (fo=3, routed)           0.688   102.363    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_4_n_0
    SLICE_X49Y10         LUT2 (Prop_lut2_I0_O)        0.352   102.715 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3/O
                         net (fo=14, routed)          1.666   104.381    pipeline/fetch_stage/input_mux/prog_cntr_load_val[13]_INST_0_i_3_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.332   104.713 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[9]_INST_0/O
                         net (fo=1, routed)           0.000   104.713    pipeline/fetch_stage/prog_cntr/load_value[9]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.443   197.874    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/C
                         clock pessimism              0.461   198.335    
                         clock uncertainty           -0.322   198.014    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)        0.031   198.045    pipeline/fetch_stage/prog_cntr/value_reg[9]
  -------------------------------------------------------------------
                         required time                        198.045    
                         arrival time                        -104.713    
  -------------------------------------------------------------------
                         slack                                 93.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.414%)  route 0.576ns (75.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X51Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[3]/Q
                         net (fo=1, routed)           0.576     0.193    pipeline/fetch_stage/input_mux/ret_addr[3]
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.238 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.238    pipeline/fetch_stage/prog_cntr/load_value[3]
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                         clock pessimism              0.661    -0.262    
                         clock uncertainty            0.322     0.060    
    SLICE_X30Y9          FDRE (Hold_fdre_C_D)         0.120     0.180    pipeline/fetch_stage/prog_cntr/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.252ns (44.638%)  route 0.313ns (55.362%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X55Y10         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=21, routed)          0.313    -0.071    pipeline/memory_stage/sf_reg_file/mem_ptr_ctl_signals[2]
    SLICE_X56Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.026 r  pipeline/memory_stage/sf_reg_file/sfr_array[9][7]_i_5/O
                         net (fo=1, routed)           0.000    -0.026    pipeline/memory_stage/sf_reg_file/sfr_array[9][7]_i_5_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.040 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.040    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][7]_i_1_n_6
    SLICE_X56Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.835    -0.919    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X56Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]/C
                         clock pessimism              0.432    -0.487    
                         clock uncertainty            0.322    -0.165    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.134    -0.031    pipeline/memory_stage/sf_reg_file/sfr_array_reg[9][5]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.497%)  route 0.573ns (75.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/mem_wb_register/ret_addr_out_reg[10]/Q
                         net (fo=1, routed)           0.573     0.189    pipeline/fetch_stage/input_mux/ret_addr[10]
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.234 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.234    pipeline/fetch_stage/prog_cntr/load_value[10]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/C
                         clock pessimism              0.661    -0.262    
                         clock uncertainty            0.322     0.060    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.092     0.152    pipeline/fetch_stage/prog_cntr/value_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.522%)  route 0.572ns (75.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/mem_wb_register/ret_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.572     0.187    pipeline/fetch_stage/input_mux/ret_addr[12]
    SLICE_X31Y11         LUT6 (Prop_lut6_I3_O)        0.045     0.232 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[12]_INST_0/O
                         net (fo=1, routed)           0.000     0.232    pipeline/fetch_stage/prog_cntr/load_value[12]
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.830    -0.924    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                         clock pessimism              0.661    -0.263    
                         clock uncertainty            0.322     0.059    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.091     0.150    pipeline/fetch_stage/prog_cntr/value_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/fetch_stage/prog_cntr/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.511%)  route 0.573ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/mem_wb_register/clock
    SLICE_X51Y10         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/mem_wb_register/ret_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.573     0.190    pipeline/fetch_stage/input_mux/ret_addr[4]
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.235 r  pipeline/fetch_stage/input_mux/prog_cntr_load_val[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.235    pipeline/fetch_stage/prog_cntr/load_value[4]
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.831    -0.923    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                         clock pessimism              0.661    -0.262    
                         clock uncertainty            0.322     0.060    
    SLICE_X31Y9          FDRE (Hold_fdre_C_D)         0.092     0.152    pipeline/fetch_stage/prog_cntr/value_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.208ns (37.281%)  route 0.350ns (62.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.584    -0.504    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X60Y21         FDRE                                         r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  pipeline/memory_stage/sf_reg_file/sfr_array_reg[2][3]/Q
                         net (fo=4, routed)           0.350     0.010    pipeline/memory_stage/sf_reg_file/x_intermediate[3]
    SLICE_X60Y19         LUT3 (Prop_lut3_I2_O)        0.044     0.054 r  pipeline/memory_stage/sf_reg_file/x_ptr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.054    pipeline/memory_stage/sf_reg_file/x_ptr[3]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.854    -0.900    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X60Y19         FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]/C
                         clock pessimism              0.412    -0.488    
                         clock uncertainty            0.322    -0.166    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.133    -0.033    pipeline/memory_stage/sf_reg_file/x_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[7][4]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[7][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        0.510ns  (logic 0.191ns (37.427%)  route 0.319ns (62.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 99.068 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 99.466 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.554    99.466    pipeline/reg_file/clock
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.146    99.612 r  pipeline/reg_file/reg_file_reg[7][4]/Q
                         net (fo=3, routed)           0.319    99.931    pipeline/reg_file/reg_file_reg_n_0_[7][4]
    SLICE_X40Y20         LUT5 (Prop_lut5_I2_O)        0.045    99.976 r  pipeline/reg_file/reg_file[7][4]_i_1/O
                         net (fo=1, routed)           0.000    99.976    pipeline/reg_file/reg_file[7][4]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.822    99.068    pipeline/reg_file/clock
    SLICE_X40Y20         FDRE                                         r  pipeline/reg_file/reg_file_reg[7][4]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.466    
                         clock uncertainty            0.322    99.788    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.099    99.887    pipeline/reg_file/reg_file_reg[7][4]
  -------------------------------------------------------------------
                         required time                        -99.887    
                         arrival time                          99.976    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pipeline/if_id_register/instruction_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.226ns (45.117%)  route 0.275ns (54.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/if_id_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  pipeline/if_id_register/instruction_out_reg[6]/Q
                         net (fo=27, routed)          0.120    -0.276    pipeline/decode_stage/inst_decoder/instruction[6]
    SLICE_X49Y11         LUT4 (Prop_lut4_I3_O)        0.098    -0.178 r  pipeline/decode_stage/inst_decoder/return_in_pipeline_INST_0/O
                         net (fo=4, routed)           0.155    -0.023    pipeline/id_ex_register/mem_ptr_ctl_in[2]
    SLICE_X49Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.834    -0.920    pipeline/id_ex_register/clock
    SLICE_X49Y10         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.322    -0.186    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.070    -0.116    pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pipeline/reg_file/reg_file_reg[25][1]/C
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[25][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 fall@100.000ns - core_clk_clk_gen fall@100.000ns)
  Data Path Delay:        0.539ns  (logic 0.212ns (39.305%)  route 0.327ns (60.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 99.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 99.471 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320   100.320 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.400 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.886    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    98.912 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.559    99.471    pipeline/reg_file/clock
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.167    99.638 r  pipeline/reg_file/reg_file_reg[25][1]/Q
                         net (fo=3, routed)           0.327    99.965    pipeline/reg_file/reg_file_reg_n_0_[25][1]
    SLICE_X46Y16         LUT5 (Prop_lut5_I2_O)        0.045   100.010 r  pipeline/reg_file/reg_file[25][1]_i_1/O
                         net (fo=1, routed)           0.000   100.010    pipeline/reg_file/reg_file[25][1]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                    100.000   100.000 f  
    R2                                                0.000   100.000 f  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350   100.350 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.688 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.218    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    98.247 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.827    99.073    pipeline/reg_file/clock
    SLICE_X46Y16         FDRE                                         r  pipeline/reg_file/reg_file_reg[25][1]/C  (IS_INVERTED)
                         clock pessimism              0.398    99.471    
                         clock uncertainty            0.322    99.793    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.124    99.917    pipeline/reg_file/reg_file_reg[25][1]
  -------------------------------------------------------------------
                         required time                        -99.917    
                         arrival time                         100.010    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/instruction_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.428%)  route 0.365ns (63.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.322ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X54Y25         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  pipeline/id_ex_register/instruction_out_reg[6]/Q
                         net (fo=19, routed)          0.365    -0.007    pipeline/execute_stage/mem_frwd/instruction[6]
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.038 r  pipeline/execute_stage/mem_frwd/mem_wb_data_sel_top[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.038    pipeline/ex_mem_register/mem_wb_data_sel_top_in[1]
    SLICE_X56Y25         FDRE                                         r  pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.821    -0.933    pipeline/ex_mem_register/clock
    SLICE_X56Y25         FDRE                                         r  pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]/C
                         clock pessimism              0.432    -0.501    
                         clock uncertainty            0.322    -0.179    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.121    -0.058    pipeline/ex_mem_register/mem_wb_data_sel_top_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       40.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.758ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.625ns  (logic 3.669ns (42.539%)  route 4.956ns (57.461%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 148.470 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.585   148.470    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.342 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.407    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.832 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.381   155.213    mem_buffer/main_mem_dout[7]
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.337 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.795   156.133    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124   156.257 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.714   156.971    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X48Y28         LUT5 (Prop_lut5_I4_O)        0.124   157.095 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000   157.095    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X48Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.439   197.870    pipeline/mem_wb_register/clock
    SLICE_X48Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368   198.238    
                         clock uncertainty           -0.415   197.824    
    SLICE_X48Y28         FDRE (Setup_fdre_C_D)        0.029   197.853    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                        197.853    
                         arrival time                        -157.095    
  -------------------------------------------------------------------
                         slack                                 40.758    

Slack (MET) :             40.769ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.598ns  (logic 3.448ns (40.102%)  route 5.150ns (59.898%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.514ns = ( 148.486 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.602   148.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454   150.940 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.129   153.069    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[92]
    SLICE_X48Y14         LUT6 (Prop_lut6_I0_O)        0.124   153.193 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   153.193    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212   153.405 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.405    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I1_O)      0.094   153.499 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.655   155.154    mem_buffer/prog_mem_doutb[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.316   155.470 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.572   156.043    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.124   156.167 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.793   156.960    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.124   157.084 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000   157.084    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X49Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.439   197.870    pipeline/mem_wb_register/clock
    SLICE_X49Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368   198.238    
                         clock uncertainty           -0.415   197.824    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.029   197.853    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.853    
                         arrival time                        -157.084    
  -------------------------------------------------------------------
                         slack                                 40.769    

Slack (MET) :             40.853ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.520ns  (logic 3.669ns (43.061%)  route 4.851ns (56.939%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 148.482 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.597   148.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.354 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.419    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.844 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.247   155.091    mem_buffer/main_mem_dout[1]
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.215 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.874   156.089    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124   156.213 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.665   156.878    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124   157.002 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000   157.002    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.415   197.826    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.029   197.855    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.855    
                         arrival time                        -157.002    
  -------------------------------------------------------------------
                         slack                                 40.853    

Slack (MET) :             40.975ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.393ns  (logic 3.448ns (41.081%)  route 4.945ns (58.919%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.514ns = ( 148.486 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.602   148.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454   150.940 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.129   153.069    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[94]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124   153.193 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   153.193    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X49Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   153.405 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.405    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X49Y17         MUXF8 (Prop_muxf8_I1_O)      0.094   153.499 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.373   154.872    mem_buffer/prog_mem_doutb[6]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.316   155.188 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.645   155.833    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.957 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.798   156.755    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.124   156.879 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000   156.879    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X48Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X48Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.415   197.825    
    SLICE_X48Y29         FDRE (Setup_fdre_C_D)        0.029   197.854    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                        197.854    
                         arrival time                        -156.879    
  -------------------------------------------------------------------
                         slack                                 40.975    

Slack (MET) :             41.225ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.195ns  (logic 3.669ns (44.771%)  route 4.526ns (55.229%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.517ns = ( 148.483 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.598   148.483    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.355 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.420    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.845 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.918   154.763    mem_buffer/main_mem_dout[3]
    SLICE_X51Y30         LUT6 (Prop_lut6_I0_O)        0.124   154.887 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.863   155.750    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X56Y28         LUT6 (Prop_lut6_I3_O)        0.124   155.874 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.680   156.554    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   156.678 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000   156.678    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X56Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X56Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.415   197.826    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)        0.077   197.903    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.903    
                         arrival time                        -156.678    
  -------------------------------------------------------------------
                         slack                                 41.225    

Slack (MET) :             41.358ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        8.006ns  (logic 3.491ns (43.604%)  route 4.515ns (56.396%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.508ns = ( 148.492 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.608   148.492    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454   150.946 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.939   152.885    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[34]
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124   153.009 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   153.009    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I1_O)      0.245   153.254 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.254    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I0_O)      0.104   153.358 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.215   154.573    mem_buffer/prog_mem_doutb[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.316   154.889 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.488   155.377    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.501 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.873   156.374    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124   156.498 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000   156.498    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.415   197.826    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031   197.857    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.857    
                         arrival time                        -156.498    
  -------------------------------------------------------------------
                         slack                                 41.358    

Slack (MET) :             41.640ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        7.741ns  (logic 3.669ns (47.395%)  route 4.072ns (52.605%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.527ns = ( 148.473 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.588   148.473    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.345 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.410    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.835 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.062   154.896    mem_buffer/main_mem_dout[0]
    SLICE_X51Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.020 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.298   155.319    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124   155.443 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.647   156.090    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.124   156.214 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000   156.214    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X51Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X51Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.415   197.825    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.029   197.854    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.854    
                         arrival time                        -156.214    
  -------------------------------------------------------------------
                         slack                                 41.640    

Slack (MET) :             42.170ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        7.212ns  (logic 3.669ns (50.876%)  route 3.543ns (49.124%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.344 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.409    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.834 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.033   154.867    mem_buffer/main_mem_dout[5]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.124   154.991 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.290   155.281    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.405 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.154   155.559    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.124   155.683 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000   155.683    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X49Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X49Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.415   197.825    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.029   197.854    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                        197.854    
                         arrival time                        -155.683    
  -------------------------------------------------------------------
                         slack                                 42.170    

Slack (MET) :             42.243ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        7.126ns  (logic 3.054ns (42.858%)  route 4.072ns (57.142%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 197.868 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 148.484 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.599   148.484    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y23         RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454   150.938 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.240   152.177    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][3]
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.124   152.301 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           1.716   154.017    mem_buffer/frame_buf_douta[11]
    SLICE_X49Y30         LUT2 (Prop_lut2_I1_O)        0.150   154.167 r  mem_buffer/data_out[11]_INST_0/O
                         net (fo=1, routed)           1.116   155.283    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[3]
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.326   155.609 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[3]_INST_0/O
                         net (fo=1, routed)           0.000   155.609    pipeline/mem_wb_register/data_top_in[3]
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.437   197.868    pipeline/mem_wb_register/clock
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/C
                         clock pessimism              0.368   198.236    
                         clock uncertainty           -0.415   197.822    
    SLICE_X49Y27         FDRE (Setup_fdre_C_D)        0.031   197.853    pipeline/mem_wb_register/data_top_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.853    
                         arrival time                        -155.609    
  -------------------------------------------------------------------
                         slack                                 42.243    

Slack (MET) :             42.501ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen rise@150.000ns)
  Data Path Delay:        6.855ns  (logic 3.205ns (46.753%)  route 3.650ns (53.247%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           1.617   152.568    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_7[12]
    SLICE_X48Y20         LUT6 (Prop_lut6_I5_O)        0.124   152.692 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   152.692    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I1_O)      0.217   152.909 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   152.909    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   153.003 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           2.034   155.036    pipeline/fetch_inst_word_sel_mux/mem_inst_word[12]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.316   155.352 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[12]_INST_0/O
                         net (fo=1, routed)           0.000   155.352    pipeline/if_id_register/instruction_in[12]
    SLICE_X49Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/if_id_register/clock
    SLICE_X49Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[12]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.415   197.825    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.029   197.854    pipeline/if_id_register/instruction_out_reg[12]
  -------------------------------------------------------------------
                         required time                        197.854    
                         arrival time                        -155.352    
  -------------------------------------------------------------------
                         slack                                 42.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.332ns (28.028%)  route 0.853ns (71.972%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.415     0.030    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y20         MUXF8 (Prop_muxf8_S_O)       0.080     0.110 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.437     0.547    pipeline/fetch_inst_word_sel_mux/mem_inst_word[5]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.111     0.658 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.658    pipeline/if_id_register/instruction_in[5]
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.827    -0.927    pipeline/if_id_register/clock
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.415     0.200    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.107     0.307    pipeline/if_id_register/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.276ns (23.118%)  route 0.918ns (76.882%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564    -0.524    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y53         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=12, routed)          0.208    -0.175    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.130 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.514     0.384    mem_buffer/frame_buf_douta[10]
    SLICE_X49Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.429 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.195     0.625    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.670 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.670    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.823    -0.931    pipeline/mem_wb_register/clock
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.415     0.196    
    SLICE_X49Y27         FDRE (Hold_fdre_C_D)         0.091     0.287    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.585ns (47.898%)  route 0.636ns (52.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.636     0.738    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.415     0.206    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.070     0.276    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.585ns (47.775%)  route 0.639ns (52.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.639     0.743    pipeline/mem_wb_register/ret_addr_in[13]
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.415     0.206    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.070     0.276    pipeline/mem_wb_register/ret_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.585ns (47.898%)  route 0.636ns (52.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.636     0.740    pipeline/mem_wb_register/ret_addr_in[12]
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.066     0.271    pipeline/mem_wb_register/ret_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.377ns (28.745%)  route 0.935ns (71.255%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.486     0.099    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.144 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.144    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X50Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     0.206 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.206    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X50Y15         MUXF8 (Prop_muxf8_I1_O)      0.019     0.225 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=3, routed)           0.449     0.674    pipeline/fetch_inst_word_sel_mux/mem_inst_word[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.110     0.784 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.784    pipeline/if_id_register/instruction_in[6]
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.834    -0.920    pipeline/if_id_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.415     0.207    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.107     0.314    pipeline/if_id_register/instruction_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.376ns (28.623%)  route 0.938ns (71.377%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.492     0.106    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.151 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.151    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_5_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     0.213 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.213    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I1_O)      0.019     0.232 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=3, routed)           0.445     0.677    pipeline/fetch_inst_word_sel_mux/mem_inst_word[26]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.109     0.786 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[26]_INST_0/O
                         net (fo=1, routed)           0.000     0.786    pipeline/if_id_register/instruction_in[26]
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.829    -0.925    pipeline/if_id_register/clock
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.415     0.202    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.107     0.309    pipeline/if_id_register/instruction_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.357ns (26.716%)  route 0.979ns (73.284%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.408     0.017    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y23         MUXF7 (Prop_muxf7_S_O)       0.085     0.102 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.102    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I1_O)      0.019     0.121 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.571     0.692    pipeline/fetch_inst_word_sel_mux/mem_inst_word[13]
    SLICE_X50Y14         LUT2 (Prop_lut2_I0_O)        0.112     0.804 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[13]_INST_0/O
                         net (fo=1, routed)           0.000     0.804    pipeline/if_id_register/instruction_in[13]
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.121     0.326    pipeline/if_id_register/instruction_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.372ns (28.198%)  route 0.947ns (71.802%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.480     0.089    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y21         MUXF7 (Prop_muxf7_S_O)       0.096     0.185 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.185    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X52Y21         MUXF8 (Prop_muxf8_I0_O)      0.022     0.207 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           0.467     0.674    pipeline/fetch_inst_word_sel_mux/mem_inst_word[23]
    SLICE_X53Y17         LUT2 (Prop_lut2_I0_O)        0.113     0.787 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[23]_INST_0/O
                         net (fo=1, routed)           0.000     0.787    pipeline/if_id_register/instruction_in[23]
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.829    -0.925    pipeline/if_id_register/clock
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[23]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.415     0.202    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.092     0.294    pipeline/if_id_register/instruction_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.585ns (46.418%)  route 0.675ns (53.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.675     0.779    pipeline/mem_wb_register/ret_addr_in[11]
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.070     0.275    pipeline/mem_wb_register/ret_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.275    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.504    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       40.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.758ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.625ns  (logic 3.669ns (42.539%)  route 4.956ns (57.461%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 148.470 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.585   148.470    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.342 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.407    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.832 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.381   155.213    mem_buffer/main_mem_dout[7]
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.337 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.795   156.133    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124   156.257 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.714   156.971    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X48Y28         LUT5 (Prop_lut5_I4_O)        0.124   157.095 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000   157.095    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X48Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.439   197.870    pipeline/mem_wb_register/clock
    SLICE_X48Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368   198.238    
                         clock uncertainty           -0.415   197.824    
    SLICE_X48Y28         FDRE (Setup_fdre_C_D)        0.029   197.853    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                        197.853    
                         arrival time                        -157.095    
  -------------------------------------------------------------------
                         slack                                 40.758    

Slack (MET) :             40.769ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.598ns  (logic 3.448ns (40.102%)  route 5.150ns (59.898%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.514ns = ( 148.486 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.602   148.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454   150.940 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.129   153.069    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[92]
    SLICE_X48Y14         LUT6 (Prop_lut6_I0_O)        0.124   153.193 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   153.193    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212   153.405 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.405    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X48Y14         MUXF8 (Prop_muxf8_I1_O)      0.094   153.499 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.655   155.154    mem_buffer/prog_mem_doutb[4]
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.316   155.470 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.572   156.043    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.124   156.167 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.793   156.960    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I4_O)        0.124   157.084 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000   157.084    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X49Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.439   197.870    pipeline/mem_wb_register/clock
    SLICE_X49Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368   198.238    
                         clock uncertainty           -0.415   197.824    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.029   197.853    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                        197.853    
                         arrival time                        -157.084    
  -------------------------------------------------------------------
                         slack                                 40.769    

Slack (MET) :             40.853ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.520ns  (logic 3.669ns (43.061%)  route 4.851ns (56.939%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 148.482 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.597   148.482    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.354 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.419    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.844 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.247   155.091    mem_buffer/main_mem_dout[1]
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.215 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.874   156.089    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124   156.213 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.665   156.878    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124   157.002 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000   157.002    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.415   197.826    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.029   197.855    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                        197.855    
                         arrival time                        -157.002    
  -------------------------------------------------------------------
                         slack                                 40.853    

Slack (MET) :             40.975ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.393ns  (logic 3.448ns (41.081%)  route 4.945ns (58.919%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.514ns = ( 148.486 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.602   148.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454   150.940 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.129   153.069    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[94]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124   153.193 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   153.193    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X49Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   153.405 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   153.405    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X49Y17         MUXF8 (Prop_muxf8_I1_O)      0.094   153.499 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.373   154.872    mem_buffer/prog_mem_doutb[6]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.316   155.188 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.645   155.833    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.957 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.798   156.755    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.124   156.879 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000   156.879    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X48Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X48Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.415   197.825    
    SLICE_X48Y29         FDRE (Setup_fdre_C_D)        0.029   197.854    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                        197.854    
                         arrival time                        -156.879    
  -------------------------------------------------------------------
                         slack                                 40.975    

Slack (MET) :             41.225ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.195ns  (logic 3.669ns (44.771%)  route 4.526ns (55.229%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.517ns = ( 148.483 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.598   148.483    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.355 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.420    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.845 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.918   154.763    mem_buffer/main_mem_dout[3]
    SLICE_X51Y30         LUT6 (Prop_lut6_I0_O)        0.124   154.887 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.863   155.750    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X56Y28         LUT6 (Prop_lut6_I3_O)        0.124   155.874 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.680   156.554    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I4_O)        0.124   156.678 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000   156.678    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X56Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X56Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.415   197.826    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)        0.077   197.903    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.903    
                         arrival time                        -156.678    
  -------------------------------------------------------------------
                         slack                                 41.225    

Slack (MET) :             41.358ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        8.006ns  (logic 3.491ns (43.604%)  route 4.515ns (56.396%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 197.872 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.508ns = ( 148.492 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.608   148.492    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454   150.946 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.939   152.885    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[34]
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.124   153.009 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   153.009    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X48Y13         MUXF7 (Prop_muxf7_I1_O)      0.245   153.254 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   153.254    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X48Y13         MUXF8 (Prop_muxf8_I0_O)      0.104   153.358 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.215   154.573    mem_buffer/prog_mem_doutb[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.316   154.889 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.488   155.377    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.501 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.873   156.374    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124   156.498 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000   156.498    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.441   197.872    pipeline/mem_wb_register/clock
    SLICE_X55Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368   198.240    
                         clock uncertainty           -0.415   197.826    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)        0.031   197.857    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                        197.857    
                         arrival time                        -156.498    
  -------------------------------------------------------------------
                         slack                                 41.358    

Slack (MET) :             41.640ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        7.741ns  (logic 3.669ns (47.395%)  route 4.072ns (52.605%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.527ns = ( 148.473 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.588   148.473    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.345 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.410    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.835 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.062   154.896    mem_buffer/main_mem_dout[0]
    SLICE_X51Y30         LUT6 (Prop_lut6_I0_O)        0.124   155.020 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.298   155.319    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124   155.443 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.647   156.090    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.124   156.214 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000   156.214    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X51Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X51Y28         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.415   197.825    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.029   197.854    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                        197.854    
                         arrival time                        -156.214    
  -------------------------------------------------------------------
                         slack                                 41.640    

Slack (MET) :             42.170ns  (required time - arrival time)
  Source:                 main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        7.212ns  (logic 3.669ns (50.876%)  route 3.543ns (49.124%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.528ns = ( 148.472 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.587   148.472    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872   151.344 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065   151.409    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425   151.834 r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.033   154.867    mem_buffer/main_mem_dout[5]
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.124   154.991 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.290   155.281    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X49Y29         LUT6 (Prop_lut6_I3_O)        0.124   155.405 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.154   155.559    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.124   155.683 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000   155.683    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X49Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/mem_wb_register/clock
    SLICE_X49Y29         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.415   197.825    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.029   197.854    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                        197.854    
                         arrival time                        -155.683    
  -------------------------------------------------------------------
                         slack                                 42.170    

Slack (MET) :             42.243ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        7.126ns  (logic 3.054ns (42.858%)  route 4.072ns (57.142%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 197.868 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 148.484 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.599   148.484    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X1Y23         RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454   150.938 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.240   152.177    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][3]
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.124   152.301 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           1.716   154.017    mem_buffer/frame_buf_douta[11]
    SLICE_X49Y30         LUT2 (Prop_lut2_I1_O)        0.150   154.167 r  mem_buffer/data_out[11]_INST_0/O
                         net (fo=1, routed)           1.116   155.283    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[3]
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.326   155.609 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[3]_INST_0/O
                         net (fo=1, routed)           0.000   155.609    pipeline/mem_wb_register/data_top_in[3]
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.437   197.868    pipeline/mem_wb_register/clock
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[3]/C
                         clock pessimism              0.368   198.236    
                         clock uncertainty           -0.415   197.822    
    SLICE_X49Y27         FDRE (Setup_fdre_C_D)        0.031   197.853    pipeline/mem_wb_register/data_top_out_reg[3]
  -------------------------------------------------------------------
                         required time                        197.853    
                         arrival time                        -155.609    
  -------------------------------------------------------------------
                         slack                                 42.243    

Slack (MET) :             42.501ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@200.000ns - mem_clk_clk_gen_1 rise@150.000ns)
  Data Path Delay:        6.855ns  (logic 3.205ns (46.753%)  route 3.650ns (53.247%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 148.497 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    150.000   150.000 r  
    R2                                                0.000   150.000 r  clk100M (IN)
                         net (fo=0)                   0.000   150.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   150.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   152.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   145.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   146.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   146.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   148.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454   150.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           1.617   152.568    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_7[12]
    SLICE_X48Y20         LUT6 (Prop_lut6_I5_O)        0.124   152.692 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   152.692    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_6_n_0
    SLICE_X48Y20         MUXF7 (Prop_muxf7_I1_O)      0.217   152.909 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   152.909    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X48Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   153.003 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           2.034   155.036    pipeline/fetch_inst_word_sel_mux/mem_inst_word[12]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.316   155.352 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[12]_INST_0/O
                         net (fo=1, routed)           0.000   155.352    pipeline/if_id_register/instruction_in[12]
    SLICE_X49Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.440   197.871    pipeline/if_id_register/clock
    SLICE_X49Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[12]/C
                         clock pessimism              0.368   198.239    
                         clock uncertainty           -0.415   197.825    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.029   197.854    pipeline/if_id_register/instruction_out_reg[12]
  -------------------------------------------------------------------
                         required time                        197.854    
                         arrival time                        -155.352    
  -------------------------------------------------------------------
                         slack                                 42.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.332ns (28.028%)  route 0.853ns (71.972%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.415     0.030    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X53Y20         MUXF8 (Prop_muxf8_S_O)       0.080     0.110 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           0.437     0.547    pipeline/fetch_inst_word_sel_mux/mem_inst_word[5]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.111     0.658 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.658    pipeline/if_id_register/instruction_in[5]
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.827    -0.927    pipeline/if_id_register/clock
    SLICE_X53Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[5]/C
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.415     0.200    
    SLICE_X53Y19         FDRE (Hold_fdre_C_D)         0.107     0.307    pipeline/if_id_register/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.276ns (23.118%)  route 0.918ns (76.882%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564    -0.524    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y53         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=12, routed)          0.208    -0.175    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.130 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.514     0.384    mem_buffer/frame_buf_douta[10]
    SLICE_X49Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.429 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.195     0.625    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X49Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.670 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.670    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.823    -0.931    pipeline/mem_wb_register/clock
    SLICE_X49Y27         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.415     0.196    
    SLICE_X49Y27         FDRE (Hold_fdre_C_D)         0.091     0.287    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.585ns (47.898%)  route 0.636ns (52.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.636     0.738    pipeline/mem_wb_register/ret_addr_in[0]
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[0]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.415     0.206    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.070     0.276    pipeline/mem_wb_register/ret_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.585ns (47.775%)  route 0.639ns (52.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.639     0.743    pipeline/mem_wb_register/ret_addr_in[13]
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.833    -0.921    pipeline/mem_wb_register/clock
    SLICE_X47Y9          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[13]/C
                         clock pessimism              0.712    -0.209    
                         clock uncertainty            0.415     0.206    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.070     0.276    pipeline/mem_wb_register/ret_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.585ns (47.898%)  route 0.636ns (52.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.636     0.740    pipeline/mem_wb_register/ret_addr_in[12]
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[12]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.066     0.271    pipeline/mem_wb_register/ret_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.377ns (28.745%)  route 0.935ns (71.255%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.486     0.099    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.144 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.144    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X50Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     0.206 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.206    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X50Y15         MUXF8 (Prop_muxf8_I1_O)      0.019     0.225 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=3, routed)           0.449     0.674    pipeline/fetch_inst_word_sel_mux/mem_inst_word[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.110     0.784 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.784    pipeline/if_id_register/instruction_in[6]
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.834    -0.920    pipeline/if_id_register/clock
    SLICE_X49Y11         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[6]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.415     0.207    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.107     0.314    pipeline/if_id_register/instruction_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.376ns (28.623%)  route 0.938ns (71.377%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.492     0.106    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.151 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.151    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_5_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     0.213 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.213    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I1_O)      0.019     0.232 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=3, routed)           0.445     0.677    pipeline/fetch_inst_word_sel_mux/mem_inst_word[26]
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.109     0.786 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[26]_INST_0/O
                         net (fo=1, routed)           0.000     0.786    pipeline/if_id_register/instruction_in[26]
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.829    -0.925    pipeline/if_id_register/clock
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[26]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.415     0.202    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.107     0.309    pipeline/if_id_register/instruction_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.357ns (26.716%)  route 0.979ns (73.284%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.408     0.017    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y23         MUXF7 (Prop_muxf7_S_O)       0.085     0.102 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.102    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I1_O)      0.019     0.121 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.571     0.692    pipeline/fetch_inst_word_sel_mux/mem_inst_word[13]
    SLICE_X50Y14         LUT2 (Prop_lut2_I0_O)        0.112     0.804 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[13]_INST_0/O
                         net (fo=1, routed)           0.000     0.804    pipeline/if_id_register/instruction_in[13]
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/if_id_register/clock
    SLICE_X50Y14         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[13]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.121     0.326    pipeline/if_id_register/instruction_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.372ns (28.198%)  route 0.947ns (71.802%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.480     0.089    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X52Y21         MUXF7 (Prop_muxf7_S_O)       0.096     0.185 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.185    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X52Y21         MUXF8 (Prop_muxf8_I0_O)      0.022     0.207 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=3, routed)           0.467     0.674    pipeline/fetch_inst_word_sel_mux/mem_inst_word[23]
    SLICE_X53Y17         LUT2 (Prop_lut2_I0_O)        0.113     0.787 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[23]_INST_0/O
                         net (fo=1, routed)           0.000     0.787    pipeline/if_id_register/instruction_in[23]
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.829    -0.925    pipeline/if_id_register/clock
    SLICE_X53Y17         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[23]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.415     0.202    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.092     0.294    pipeline/if_id_register/instruction_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.585ns (46.418%)  route 0.675ns (53.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.675     0.779    pipeline/mem_wb_register/ret_addr_in[11]
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X47Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.070     0.275    pipeline/mem_wb_register/ret_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.275    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.504    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  ila_clk_clk_gen_1

Setup :           28  Failing Endpoints,  Worst Slack       -1.549ns,  Total Violation      -21.675ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -1.582ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.549ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        4.081ns  (logic 0.456ns (11.174%)  route 3.625ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 201.098 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=20, routed)          3.625   202.529    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   201.098    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.466    
                         clock uncertainty           -0.442   201.024    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)       -0.045   200.979    <hidden>
  -------------------------------------------------------------------
                         required time                        200.979    
                         arrival time                        -202.529    
  -------------------------------------------------------------------
                         slack                                 -1.549    

Slack (VIOLATED) :        -1.330ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.843ns  (logic 0.456ns (11.866%)  route 3.387ns (88.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 201.098 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[4]/Q
                         net (fo=19, routed)          3.387   202.290    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   201.098    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.466    
                         clock uncertainty           -0.442   201.024    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)       -0.064   200.960    <hidden>
  -------------------------------------------------------------------
                         required time                        200.960    
                         arrival time                        -202.290    
  -------------------------------------------------------------------
                         slack                                 -1.330    

Slack (VIOLATED) :        -1.318ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        4.049ns  (logic 0.456ns (11.263%)  route 3.593ns (88.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.549ns = ( 198.451 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.567   198.451    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456   198.907 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          3.593   202.500    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.442   201.023    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159   201.182    <hidden>
  -------------------------------------------------------------------
                         required time                        201.182    
                         arrival time                        -202.500    
  -------------------------------------------------------------------
                         slack                                 -1.318    

Slack (VIOLATED) :        -1.270ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.823ns  (logic 0.456ns (11.929%)  route 3.367ns (88.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568   198.452    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.456   198.908 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=19, routed)          3.367   202.275    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.442   201.023    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018   201.005    <hidden>
  -------------------------------------------------------------------
                         required time                        201.005    
                         arrival time                        -202.275    
  -------------------------------------------------------------------
                         slack                                 -1.270    

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.735ns  (logic 0.518ns (13.868%)  route 3.217ns (86.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518   198.965 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          3.217   202.183    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.442   201.025    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.058   200.967    <hidden>
  -------------------------------------------------------------------
                         required time                        200.967    
                         arrival time                        -202.183    
  -------------------------------------------------------------------
                         slack                                 -1.215    

Slack (VIOLATED) :        -1.187ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.703ns  (logic 0.518ns (13.988%)  route 3.185ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518   198.965 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=19, routed)          3.185   202.151    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.442   201.025    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.061   200.964    <hidden>
  -------------------------------------------------------------------
                         required time                        200.964    
                         arrival time                        -202.151    
  -------------------------------------------------------------------
                         slack                                 -1.187    

Slack (VIOLATED) :        -1.170ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.689ns  (logic 0.456ns (12.362%)  route 3.233ns (87.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568   198.452    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.456   198.908 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          3.233   202.141    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.442   201.023    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   200.971    <hidden>
  -------------------------------------------------------------------
                         required time                        200.971    
                         arrival time                        -202.141    
  -------------------------------------------------------------------
                         slack                                 -1.170    

Slack (VIOLATED) :        -1.126ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.677ns  (logic 0.456ns (12.403%)  route 3.221ns (87.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 201.102 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=20, routed)          3.221   202.124    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   201.102    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.470    
                         clock uncertainty           -0.442   201.028    
    SLICE_X30Y45         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   200.998    <hidden>
  -------------------------------------------------------------------
                         required time                        200.998    
                         arrival time                        -202.124    
  -------------------------------------------------------------------
                         slack                                 -1.126    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.633ns  (logic 0.456ns (12.552%)  route 3.177ns (87.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 201.102 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[9]/Q
                         net (fo=19, routed)          3.177   202.080    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   201.102    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.470    
                         clock uncertainty           -0.442   201.028    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.058   200.970    <hidden>
  -------------------------------------------------------------------
                         required time                        200.970    
                         arrival time                        -202.080    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen rise@200.000ns)
  Data Path Delay:        3.584ns  (logic 0.456ns (12.724%)  route 3.128ns (87.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.549ns = ( 198.451 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.567   198.451    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456   198.907 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          3.128   202.035    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.442   201.025    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.062   200.963    <hidden>
  -------------------------------------------------------------------
                         required time                        200.963    
                         arrival time                        -202.035    
  -------------------------------------------------------------------
                         slack                                 -1.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.808ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.026ns (2.295%)  route 1.107ns (97.705%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.621    -0.467    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.341    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 -0.808    

Slack (VIOLATED) :        -0.774ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.026ns (2.299%)  route 1.105ns (97.701%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.619    -0.469    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.442     0.230    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.075     0.305    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 -0.774    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.555%)  route 0.899ns (86.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[8]/Q
                         net (fo=19, routed)          0.899     0.516    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.334    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.141ns (12.732%)  route 0.966ns (87.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.561    -0.527    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=20, routed)          0.966     0.580    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.349    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.164ns (14.320%)  route 0.981ns (85.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          0.981     0.619    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.442     0.227    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.342    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.141ns (12.352%)  route 1.000ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[6]/Q
                         net (fo=19, routed)          1.000     0.618    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.442     0.227    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.336    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.141ns (12.249%)  route 1.010ns (87.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[10]/Q
                         net (fo=20, routed)          1.010     0.625    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.442     0.232    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.326    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.141ns (12.503%)  route 0.987ns (87.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[8]/Q
                         net (fo=19, routed)          0.987     0.603    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.442     0.230    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.070     0.300    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.141ns (12.492%)  route 0.988ns (87.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.561    -0.527    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=20, routed)          0.988     0.601    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.442     0.227    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.059     0.286    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.619%)  route 1.072ns (88.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[0]/Q
                         net (fo=21, routed)          1.072     0.690    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.442     0.227    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.329    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        2.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.182ns (18.600%)  route 5.173ns (81.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.715     4.805    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X44Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X44Y30         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X40Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.182ns (18.785%)  route 5.110ns (81.215%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.545 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.652     4.743    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437     7.545    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.079    
                         clock uncertainty           -0.185     7.894    
    SLICE_X41Y31         FDRE (Setup_fdre_C_CE)      -0.205     7.689    <hidden>
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.182ns (19.019%)  route 5.033ns (80.981%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 7.548 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.575     4.665    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440     7.548    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.082    
                         clock uncertainty           -0.185     7.897    
    SLICE_X44Y32         FDRE (Setup_fdre_C_CE)      -0.205     7.692    <hidden>
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.182ns (19.019%)  route 5.033ns (80.981%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 7.548 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    <hidden>
    SLICE_X37Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  <hidden>
                         net (fo=30, routed)          1.862     0.768    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.150     0.918 f  <hidden>
                         net (fo=1, routed)           0.659     1.578    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.328     1.906 f  <hidden>
                         net (fo=5, routed)           0.973     2.878    <hidden>
    SLICE_X29Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  <hidden>
                         net (fo=15, routed)          0.964     3.966    <hidden>
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.090 r  <hidden>
                         net (fo=13, routed)          0.575     4.665    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440     7.548    <hidden>
    SLICE_X44Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.533     8.082    
                         clock uncertainty           -0.185     7.897    
    SLICE_X44Y32         FDRE (Setup_fdre_C_CE)      -0.205     7.692    <hidden>
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.557    -0.531    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.199 r  <hidden>
                         net (fo=1, routed)           0.000    -0.199    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X42Y32         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.531    
                         clock uncertainty            0.185    -0.346    
    SLICE_X42Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.229    <hidden>
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=1, routed)           0.000    -0.200    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X38Y31         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X38Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.230    <hidden>
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
                         clock pessimism              0.399    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X34Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.230    <hidden>
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.556    -0.532    <hidden>
    SLICE_X34Y32         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.200 r  <hidden>
                         net (fo=2, routed)           0.000    -0.200    <hidden>
    SLICE_X34Y32         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X34Y32         SRL16E                                       r  <hidden>
                         clock pessimism              0.399    -0.532    
                         clock uncertainty            0.185    -0.347    
    SLICE_X34Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.230    <hidden>
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.397    -0.527    
                         clock uncertainty            0.185    -0.342    
    SLICE_X46Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.225    <hidden>
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.561    -0.527    <hidden>
    SLICE_X46Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.195 r  <hidden>
                         net (fo=2, routed)           0.000    -0.195    <hidden>
    SLICE_X46Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X46Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.397    -0.527    
                         clock uncertainty            0.185    -0.342    
    SLICE_X46Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.225    <hidden>
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.193 r  <hidden>
                         net (fo=2, routed)           0.000    -0.193    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
                         clock pessimism              0.396    -0.525    
                         clock uncertainty            0.185    -0.340    
    SLICE_X52Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.223    <hidden>
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    <hidden>
    SLICE_X52Y37         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.193 r  <hidden>
                         net (fo=2, routed)           0.000    -0.193    <hidden>
    SLICE_X52Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    <hidden>
    SLICE_X52Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.396    -0.525    
                         clock uncertainty            0.185    -0.340    
    SLICE_X52Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.223    <hidden>
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.555    -0.533    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.201 r  <hidden>
                         net (fo=1, routed)           0.000    -0.201    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X42Y30         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.533    
                         clock uncertainty            0.185    -0.348    
    SLICE_X42Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.231    <hidden>
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.554    -0.534    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.202 r  <hidden>
                         net (fo=1, routed)           0.000    -0.202    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.822    -0.932    <hidden>
    SLICE_X42Y29         SRLC32E                                      r  <hidden>
                         clock pessimism              0.398    -0.534    
                         clock uncertainty            0.185    -0.349    
    SLICE_X42Y29         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.232    <hidden>
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  ila_clk_clk_gen_1

Setup :           64  Failing Endpoints,  Worst Slack       -4.813ns,  Total Violation     -269.142ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.813ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.596ns  (logic 2.889ns (51.624%)  route 2.707ns (48.376%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 249.488 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[26]
                         net (fo=1, routed)           1.723   252.667    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_6[26]
    SLICE_X49Y14         LUT6 (Prop_lut6_I3_O)        0.124   252.791 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.791    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_6_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.217   253.008 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   253.008    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I1_O)      0.094   253.102 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=3, routed)           0.984   254.086    <hidden>
    SLICE_X50Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.444   249.488    <hidden>
    SLICE_X50Y17         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.856    
                         clock uncertainty           -0.373   249.484    
    SLICE_X50Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.210   249.274    <hidden>
  -------------------------------------------------------------------
                         required time                        249.274    
                         arrival time                        -254.086    
  -------------------------------------------------------------------
                         slack                                 -4.813    

Slack (VIOLATED) :        -4.796ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.564ns  (logic 2.920ns (52.483%)  route 2.644ns (47.517%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 249.489 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 248.495 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.611   248.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454   250.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.684   252.633    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[13]
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124   252.757 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.757    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.238   252.995 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.995    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I0_O)      0.104   253.099 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.960   254.059    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   249.489    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.857    
                         clock uncertainty           -0.373   249.485    
    SLICE_X50Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222   249.263    <hidden>
  -------------------------------------------------------------------
                         required time                        249.263    
                         arrival time                        -254.059    
  -------------------------------------------------------------------
                         slack                                 -4.796    

Slack (VIOLATED) :        -4.789ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.855ns  (logic 3.226ns (55.094%)  route 2.629ns (44.906%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.511ns = ( 248.489 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.605   248.489    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   250.943 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.606   252.549    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[7]
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.124   252.673 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.673    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X49Y18         MUXF7 (Prop_muxf7_I0_O)      0.212   252.885 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.885    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X49Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   252.979 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.023   254.002    <hidden>
    SLICE_X48Y18         LUT3 (Prop_lut3_I1_O)        0.342   254.344 r  <hidden>
                         net (fo=1, routed)           0.000   254.344    <hidden>
    SLICE_X48Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X48Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.373   249.481    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)        0.075   249.556    <hidden>
  -------------------------------------------------------------------
                         required time                        249.556    
                         arrival time                        -254.344    
  -------------------------------------------------------------------
                         slack                                 -4.789    

Slack (VIOLATED) :        -4.762ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.523ns  (logic 2.920ns (52.874%)  route 2.603ns (47.126%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 248.484 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.600   248.484    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.938 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.594   252.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_1[4]
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124   252.656 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.656    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   252.894 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.894    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   252.998 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           1.008   254.007    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.373   249.481    
    SLICE_X50Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.236   249.245    <hidden>
  -------------------------------------------------------------------
                         required time                        249.245    
                         arrival time                        -254.007    
  -------------------------------------------------------------------
                         slack                                 -4.762    

Slack (VIOLATED) :        -4.705ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.761ns  (logic 3.262ns (56.625%)  route 2.499ns (43.375%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 249.480 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 248.495 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.611   248.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454   250.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.684   252.633    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[13]
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124   252.757 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.757    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.238   252.995 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.995    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I0_O)      0.104   253.099 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.815   253.914    <hidden>
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.342   254.256 r  <hidden>
                         net (fo=1, routed)           0.000   254.256    <hidden>
    SLICE_X49Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.436   249.480    <hidden>
    SLICE_X49Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.848    
                         clock uncertainty           -0.373   249.476    
    SLICE_X49Y26         FDRE (Setup_fdre_C_D)        0.075   249.551    <hidden>
  -------------------------------------------------------------------
                         required time                        249.551    
                         arrival time                        -254.256    
  -------------------------------------------------------------------
                         slack                                 -4.705    

Slack (VIOLATED) :        -4.689ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.787ns  (logic 3.227ns (55.766%)  route 2.560ns (44.234%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.674   252.625    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_7[1]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.124   252.749 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.749    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217   252.966 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.966    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   253.060 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.886   253.946    <hidden>
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.338   254.284 r  <hidden>
                         net (fo=1, routed)           0.000   254.284    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437   249.481    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.373   249.477    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)        0.118   249.595    <hidden>
  -------------------------------------------------------------------
                         required time                        249.595    
                         arrival time                        -254.284    
  -------------------------------------------------------------------
                         slack                                 -4.689    

Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.752ns  (logic 3.236ns (56.261%)  route 2.516ns (43.739%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 248.484 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.600   248.484    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.938 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.594   252.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_1[4]
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124   252.656 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.656    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   252.894 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.894    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   252.998 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.921   253.920    <hidden>
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.316   254.236 r  <hidden>
                         net (fo=1, routed)           0.000   254.236    <hidden>
    SLICE_X50Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.373   249.481    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)        0.079   249.560    <hidden>
  -------------------------------------------------------------------
                         required time                        249.560    
                         arrival time                        -254.236    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.669ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.413ns  (logic 2.927ns (54.077%)  route 2.486ns (45.923%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 249.489 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.511   252.462    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[9]
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124   252.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X51Y22         MUXF7 (Prop_muxf7_I1_O)      0.245   252.831 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.831    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y22         MUXF8 (Prop_muxf8_I0_O)      0.104   252.935 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.974   253.910    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   249.489    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.857    
                         clock uncertainty           -0.373   249.485    
    SLICE_X50Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.244   249.241    <hidden>
  -------------------------------------------------------------------
                         required time                        249.241    
                         arrival time                        -253.910    
  -------------------------------------------------------------------
                         slack                                 -4.669    

Slack (VIOLATED) :        -4.652ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.427ns  (logic 2.889ns (53.230%)  route 2.538ns (46.770%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.517ns = ( 248.483 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.599   248.483    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   250.937 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.525   252.462    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_4[5]
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124   252.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X53Y20         MUXF7 (Prop_muxf7_I1_O)      0.217   252.803 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.803    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X53Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   252.897 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.013   253.910    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.373   249.481    
    SLICE_X50Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222   249.259    <hidden>
  -------------------------------------------------------------------
                         required time                        249.259    
                         arrival time                        -253.910    
  -------------------------------------------------------------------
                         slack                                 -4.652    

Slack (VIOLATED) :        -4.645ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen rise@250.000ns)
  Data Path Delay:        5.700ns  (logic 3.200ns (56.136%)  route 2.500ns (43.864%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           1.531   252.482    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_3[14]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124   252.606 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.606    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5_n_0
    SLICE_X49Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   252.818 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.818    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X49Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   252.912 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=3, routed)           0.970   253.882    <hidden>
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.316   254.198 r  <hidden>
                         net (fo=1, routed)           0.000   254.198    <hidden>
    SLICE_X50Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437   249.481    <hidden>
    SLICE_X50Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.373   249.477    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)        0.077   249.554    <hidden>
  -------------------------------------------------------------------
                         required time                        249.554    
                         arrival time                        -254.198    
  -------------------------------------------------------------------
                         slack                                 -4.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.221ns (24.302%)  route 0.688ns (75.698%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.688     0.303    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X51Y15         MUXF8 (Prop_muxf8_S_O)       0.080     0.383 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=3, routed)           0.000     0.383    <hidden>
    SLICE_X51Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.831    -0.923    <hidden>
    SLICE_X51Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.373     0.162    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.100     0.262    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.280ns (30.347%)  route 0.643ns (69.653%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.643     0.256    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.301    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_3_n_0
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I0_O)      0.071     0.372 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.372    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I0_O)      0.023     0.395 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           0.000     0.395    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.373     0.161    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.100     0.261    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.269ns (28.244%)  route 0.683ns (71.756%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.683     0.297    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.342    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_6_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I1_O)      0.064     0.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.406    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2_n_0
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I1_O)      0.019     0.425 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=3, routed)           0.000     0.425    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.828    -0.926    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.373     0.159    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.130     0.289    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.281ns (29.085%)  route 0.685ns (70.915%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.685     0.299    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.344    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.073     0.417 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.417    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.022     0.439 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=3, routed)           0.000     0.439    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.829    -0.925    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.373     0.160    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.130     0.290    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.290ns (30.996%)  route 0.646ns (69.004%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.559    -0.529    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y18         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.646     0.280    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.325    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_5_n_0
    SLICE_X51Y21         MUXF7 (Prop_muxf7_I0_O)      0.062     0.387 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.387    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I1_O)      0.019     0.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=3, routed)           0.000     0.406    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.373     0.156    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.100     0.256    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.280ns (29.670%)  route 0.664ns (70.330%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.664     0.277    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.322 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.322    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.071     0.393 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.393    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1_n_0
    SLICE_X53Y21         MUXF8 (Prop_muxf8_I0_O)      0.023     0.416 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=3, routed)           0.000     0.416    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.373     0.156    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.100     0.256    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.280ns (29.467%)  route 0.670ns (70.533%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.670     0.284    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.329 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.329    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_3_n_0
    SLICE_X49Y15         MUXF7 (Prop_muxf7_I0_O)      0.071     0.400 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.400    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_1_n_0
    SLICE_X49Y15         MUXF8 (Prop_muxf8_I0_O)      0.023     0.423 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=3, routed)           0.000     0.423    <hidden>
    SLICE_X49Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X49Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.373     0.161    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.100     0.261    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.280ns (29.441%)  route 0.671ns (70.559%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.671     0.285    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.330 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.330    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_3_n_0
    SLICE_X48Y16         MUXF7 (Prop_muxf7_I0_O)      0.071     0.401 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.401    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_1_n_0
    SLICE_X48Y16         MUXF8 (Prop_muxf8_I0_O)      0.023     0.424 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=3, routed)           0.000     0.424    <hidden>
    SLICE_X48Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.829    -0.925    <hidden>
    SLICE_X48Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.373     0.160    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.100     0.260    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.259ns (26.211%)  route 0.729ns (73.789%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.729     0.338    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y22         MUXF7 (Prop_muxf7_S_O)       0.096     0.434 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.434    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_n_0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.022     0.456 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=3, routed)           0.000     0.456    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.824    -0.930    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.373     0.155    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.130     0.285    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.290ns (29.411%)  route 0.696ns (70.589%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.373ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.500ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.559    -0.529    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y18         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.696     0.331    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.376 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.376    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_5_n_0
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I0_O)      0.062     0.438 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.438    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_2_n_0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I1_O)      0.019     0.457 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=3, routed)           0.000     0.457    <hidden>
    SLICE_X46Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X46Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.373     0.154    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.130     0.284    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       31.717ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.360%)  route 0.646ns (60.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.646     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y50         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 31.717    

Slack (MET) :             31.812ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.787%)  route 0.445ns (48.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.445     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y42         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 31.812    

Slack (MET) :             31.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.622%)  route 0.614ns (57.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.614     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y50         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 31.835    

Slack (MET) :             31.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.874ns  (logic 0.419ns (47.919%)  route 0.455ns (52.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.455     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X43Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y50         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 31.859    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.050%)  route 0.453ns (51.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X28Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.949%)  route 0.582ns (56.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.582     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X28Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 31.869    

Slack (MET) :             31.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.679%)  route 0.588ns (56.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X46Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y50         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 31.909    

Slack (MET) :             31.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.417%)  route 0.470ns (47.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.470     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X29Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y42         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 31.917    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen_1

Setup :           28  Failing Endpoints,  Worst Slack       -1.522ns,  Total Violation      -20.908ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.781ns,  Total Violation       -1.527ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        4.081ns  (logic 0.456ns (11.174%)  route 3.625ns (88.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 201.098 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=20, routed)          3.625   202.529    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   201.098    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.466    
                         clock uncertainty           -0.415   201.051    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)       -0.045   201.006    <hidden>
  -------------------------------------------------------------------
                         required time                        201.006    
                         arrival time                        -202.529    
  -------------------------------------------------------------------
                         slack                                 -1.522    

Slack (VIOLATED) :        -1.303ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.843ns  (logic 0.456ns (11.866%)  route 3.387ns (88.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 201.098 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[4]/Q
                         net (fo=19, routed)          3.387   202.290    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   201.098    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.466    
                         clock uncertainty           -0.415   201.051    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)       -0.064   200.987    <hidden>
  -------------------------------------------------------------------
                         required time                        200.987    
                         arrival time                        -202.290    
  -------------------------------------------------------------------
                         slack                                 -1.303    

Slack (VIOLATED) :        -1.291ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        4.049ns  (logic 0.456ns (11.263%)  route 3.593ns (88.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.549ns = ( 198.451 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.567   198.451    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456   198.907 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          3.593   202.500    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.415   201.050    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159   201.209    <hidden>
  -------------------------------------------------------------------
                         required time                        201.209    
                         arrival time                        -202.500    
  -------------------------------------------------------------------
                         slack                                 -1.291    

Slack (VIOLATED) :        -1.243ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.823ns  (logic 0.456ns (11.929%)  route 3.367ns (88.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568   198.452    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X49Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.456   198.908 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=19, routed)          3.367   202.275    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.415   201.050    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018   201.032    <hidden>
  -------------------------------------------------------------------
                         required time                        201.032    
                         arrival time                        -202.275    
  -------------------------------------------------------------------
                         slack                                 -1.243    

Slack (VIOLATED) :        -1.188ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.735ns  (logic 0.518ns (13.868%)  route 3.217ns (86.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518   198.965 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          3.217   202.183    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.415   201.052    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.058   200.994    <hidden>
  -------------------------------------------------------------------
                         required time                        200.994    
                         arrival time                        -202.183    
  -------------------------------------------------------------------
                         slack                                 -1.188    

Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.703ns  (logic 0.518ns (13.988%)  route 3.185ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518   198.965 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=19, routed)          3.185   202.151    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.415   201.052    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.061   200.991    <hidden>
  -------------------------------------------------------------------
                         required time                        200.991    
                         arrival time                        -202.151    
  -------------------------------------------------------------------
                         slack                                 -1.159    

Slack (VIOLATED) :        -1.143ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.689ns  (logic 0.456ns (12.362%)  route 3.233ns (87.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 201.097 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.568   198.452    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.456   198.908 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          3.233   202.141    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.440   201.097    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.465    
                         clock uncertainty           -0.415   201.050    
    SLICE_X30Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052   200.998    <hidden>
  -------------------------------------------------------------------
                         required time                        200.998    
                         arrival time                        -202.141    
  -------------------------------------------------------------------
                         slack                                 -1.143    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.677ns  (logic 0.456ns (12.403%)  route 3.221ns (87.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 201.102 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=20, routed)          3.221   202.124    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   201.102    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   201.470    
                         clock uncertainty           -0.415   201.055    
    SLICE_X30Y45         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   201.025    <hidden>
  -------------------------------------------------------------------
                         required time                        201.025    
                         arrival time                        -202.124    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.083ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.633ns  (logic 0.456ns (12.552%)  route 3.177ns (87.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 201.102 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.553ns = ( 198.447 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.563   198.447    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456   198.903 r  pipeline/fetch_stage/prog_cntr/value_reg[9]/Q
                         net (fo=19, routed)          3.177   202.080    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   201.102    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.470    
                         clock uncertainty           -0.415   201.055    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.058   200.997    <hidden>
  -------------------------------------------------------------------
                         required time                        200.997    
                         arrival time                        -202.080    
  -------------------------------------------------------------------
                         slack                                 -1.083    

Slack (VIOLATED) :        -1.045ns  (required time - arrival time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.226ns  (ila_clk_clk_gen_1 rise@203.226ns - core_clk_clk_gen_1 rise@200.000ns)
  Data Path Delay:        3.584ns  (logic 0.456ns (12.724%)  route 3.128ns (87.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 201.099 - 203.226 ) 
    Source Clock Delay      (SCD):    -1.549ns = ( 198.451 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  clk100M (IN)
                         net (fo=0)                   0.000   200.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   200.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   202.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961   195.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   196.788    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   196.884 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.567   198.451    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456   198.907 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          3.128   202.035    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    203.226   203.226 r  
    R2                                                0.000   203.226 r  clk100M (IN)
                         net (fo=0)                   0.000   203.226    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   204.040 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   205.202    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   197.984 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   199.565    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.656 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.442   201.099    <hidden>
    SLICE_X53Y31         FDRE                                         r  <hidden>
                         clock pessimism              0.368   201.467    
                         clock uncertainty           -0.415   201.052    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.062   200.990    <hidden>
  -------------------------------------------------------------------
                         required time                        200.990    
                         arrival time                        -202.035    
  -------------------------------------------------------------------
                         slack                                 -1.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.781ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.026ns (2.295%)  route 1.107ns (97.705%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.621    -0.467    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.314    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 -0.781    

Slack (VIOLATED) :        -0.747ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'core_clk_clk_gen_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.026ns (2.299%)  route 1.105ns (97.701%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -1.600ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.619    -0.469    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.415     0.203    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.075     0.278    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 -0.747    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.555%)  route 0.899ns (86.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[8]/Q
                         net (fo=19, routed)          0.899     0.516    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.307    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.141ns (12.732%)  route 0.966ns (87.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.561    -0.527    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=20, routed)          0.966     0.580    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.322    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.164ns (14.320%)  route 0.981ns (85.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X30Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  pipeline/fetch_stage/prog_cntr/value_reg[5]/Q
                         net (fo=19, routed)          0.981     0.619    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.415     0.200    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.315    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.141ns (12.352%)  route 1.000ns (87.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[6]/Q
                         net (fo=19, routed)          1.000     0.618    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.415     0.200    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.309    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.141ns (12.249%)  route 1.010ns (87.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[10]/Q
                         net (fo=20, routed)          1.010     0.625    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    <hidden>
    SLICE_X30Y45         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.415     0.205    
    SLICE_X30Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.299    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.141ns (12.503%)  route 0.987ns (87.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[8]/Q
                         net (fo=19, routed)          0.987     0.603    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.415     0.203    
    SLICE_X53Y33         FDRE (Hold_fdre_C_D)         0.070     0.273    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.141ns (12.492%)  route 0.988ns (87.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.561    -0.527    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X31Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  pipeline/fetch_stage/prog_cntr/value_reg[12]/Q
                         net (fo=20, routed)          0.988     0.601    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X52Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.415     0.200    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.059     0.259    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.619%)  route 1.072ns (88.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[0]/Q
                         net (fo=21, routed)          1.072     0.690    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.827    -0.927    <hidden>
    SLICE_X30Y35         SRL16E                                       r  <hidden>
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.415     0.200    
    SLICE_X30Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.302    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen_1

Setup :           64  Failing Endpoints,  Worst Slack       -4.795ns,  Total Violation     -267.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.795ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.596ns  (logic 2.889ns (51.624%)  route 2.707ns (48.376%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.125ns = ( 249.488 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.510ns = ( 248.490 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.606   248.490    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454   250.944 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[26]
                         net (fo=1, routed)           1.723   252.667    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_6[26]
    SLICE_X49Y14         LUT6 (Prop_lut6_I3_O)        0.124   252.791 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.791    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_6_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.217   253.008 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   253.008    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I1_O)      0.094   253.102 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=3, routed)           0.984   254.086    <hidden>
    SLICE_X50Y17         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.444   249.488    <hidden>
    SLICE_X50Y17         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.856    
                         clock uncertainty           -0.355   249.501    
    SLICE_X50Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.210   249.291    <hidden>
  -------------------------------------------------------------------
                         required time                        249.291    
                         arrival time                        -254.086    
  -------------------------------------------------------------------
                         slack                                 -4.795    

Slack (VIOLATED) :        -4.778ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.564ns  (logic 2.920ns (52.483%)  route 2.644ns (47.517%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 249.489 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 248.495 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.611   248.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454   250.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.684   252.633    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[13]
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124   252.757 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.757    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.238   252.995 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.995    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I0_O)      0.104   253.099 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.960   254.059    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   249.489    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.857    
                         clock uncertainty           -0.355   249.502    
    SLICE_X50Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222   249.280    <hidden>
  -------------------------------------------------------------------
                         required time                        249.280    
                         arrival time                        -254.059    
  -------------------------------------------------------------------
                         slack                                 -4.778    

Slack (VIOLATED) :        -4.771ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.855ns  (logic 3.226ns (55.094%)  route 2.629ns (44.906%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.511ns = ( 248.489 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.605   248.489    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454   250.943 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.606   252.549    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_0[7]
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.124   252.673 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.673    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X49Y18         MUXF7 (Prop_muxf7_I0_O)      0.212   252.885 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.885    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X49Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   252.979 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.023   254.002    <hidden>
    SLICE_X48Y18         LUT3 (Prop_lut3_I1_O)        0.342   254.344 r  <hidden>
                         net (fo=1, routed)           0.000   254.344    <hidden>
    SLICE_X48Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X48Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.355   249.498    
    SLICE_X48Y18         FDRE (Setup_fdre_C_D)        0.075   249.573    <hidden>
  -------------------------------------------------------------------
                         required time                        249.573    
                         arrival time                        -254.344    
  -------------------------------------------------------------------
                         slack                                 -4.771    

Slack (VIOLATED) :        -4.744ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.523ns  (logic 2.920ns (52.874%)  route 2.603ns (47.126%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 248.484 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.600   248.484    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.938 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.594   252.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_1[4]
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124   252.656 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.656    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   252.894 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.894    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   252.998 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           1.008   254.007    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.355   249.498    
    SLICE_X50Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.236   249.262    <hidden>
  -------------------------------------------------------------------
                         required time                        249.262    
                         arrival time                        -254.007    
  -------------------------------------------------------------------
                         slack                                 -4.744    

Slack (VIOLATED) :        -4.687ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.761ns  (logic 3.262ns (56.625%)  route 2.499ns (43.375%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 249.480 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 248.495 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.611   248.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454   250.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.684   252.633    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[13]
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124   252.757 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.757    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_3_n_0
    SLICE_X49Y23         MUXF7 (Prop_muxf7_I0_O)      0.238   252.995 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.995    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X49Y23         MUXF8 (Prop_muxf8_I0_O)      0.104   253.099 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=3, routed)           0.815   253.914    <hidden>
    SLICE_X49Y26         LUT3 (Prop_lut3_I1_O)        0.342   254.256 r  <hidden>
                         net (fo=1, routed)           0.000   254.256    <hidden>
    SLICE_X49Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.436   249.480    <hidden>
    SLICE_X49Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.848    
                         clock uncertainty           -0.355   249.493    
    SLICE_X49Y26         FDRE (Setup_fdre_C_D)        0.075   249.568    <hidden>
  -------------------------------------------------------------------
                         required time                        249.568    
                         arrival time                        -254.256    
  -------------------------------------------------------------------
                         slack                                 -4.687    

Slack (VIOLATED) :        -4.671ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.787ns  (logic 3.227ns (55.766%)  route 2.560ns (44.234%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.674   252.625    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_7[1]
    SLICE_X47Y18         LUT6 (Prop_lut6_I5_O)        0.124   252.749 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.749    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217   252.966 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.966    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094   253.060 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=3, routed)           0.886   253.946    <hidden>
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.338   254.284 r  <hidden>
                         net (fo=1, routed)           0.000   254.284    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437   249.481    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.355   249.494    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)        0.118   249.612    <hidden>
  -------------------------------------------------------------------
                         required time                        249.612    
                         arrival time                        -254.284    
  -------------------------------------------------------------------
                         slack                                 -4.671    

Slack (VIOLATED) :        -4.658ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.752ns  (logic 3.236ns (56.261%)  route 2.516ns (43.739%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.516ns = ( 248.484 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.600   248.484    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454   250.938 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.594   252.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_1[4]
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124   252.656 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   252.656    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.238   252.894 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.894    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y17         MUXF8 (Prop_muxf8_I0_O)      0.104   252.998 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.921   253.920    <hidden>
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.316   254.236 r  <hidden>
                         net (fo=1, routed)           0.000   254.236    <hidden>
    SLICE_X50Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.355   249.498    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)        0.079   249.577    <hidden>
  -------------------------------------------------------------------
                         required time                        249.577    
                         arrival time                        -254.236    
  -------------------------------------------------------------------
                         slack                                 -4.658    

Slack (VIOLATED) :        -4.651ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.413ns  (logic 2.927ns (54.077%)  route 2.486ns (45.923%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 249.489 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 248.497 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.613   248.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454   250.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           1.511   252.462    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_5[9]
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124   252.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   252.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X51Y22         MUXF7 (Prop_muxf7_I1_O)      0.245   252.831 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   252.831    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X51Y22         MUXF8 (Prop_muxf8_I0_O)      0.104   252.935 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=3, routed)           0.974   253.910    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445   249.489    <hidden>
    SLICE_X50Y16         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.857    
                         clock uncertainty           -0.355   249.502    
    SLICE_X50Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.244   249.258    <hidden>
  -------------------------------------------------------------------
                         required time                        249.258    
                         arrival time                        -253.910    
  -------------------------------------------------------------------
                         slack                                 -4.651    

Slack (VIOLATED) :        -4.634ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.427ns  (logic 2.889ns (53.230%)  route 2.538ns (46.770%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 249.485 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.517ns = ( 248.483 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.599   248.483    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454   250.937 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.525   252.462    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_4[5]
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124   252.586 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   252.586    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_6_n_0
    SLICE_X53Y20         MUXF7 (Prop_muxf7_I1_O)      0.217   252.803 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.803    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X53Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   252.897 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.013   253.910    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.441   249.485    <hidden>
    SLICE_X50Y19         SRL16E                                       r  <hidden>
                         clock pessimism              0.368   249.853    
                         clock uncertainty           -0.355   249.498    
    SLICE_X50Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222   249.276    <hidden>
  -------------------------------------------------------------------
                         required time                        249.276    
                         arrival time                        -253.910    
  -------------------------------------------------------------------
                         slack                                 -4.634    

Slack (VIOLATED) :        -4.627ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.613ns  (ila_clk_clk_gen_1 rise@251.613ns - mem_clk_clk_gen_1 rise@250.000ns)
  Data Path Delay:        5.700ns  (logic 3.200ns (56.136%)  route 2.500ns (43.864%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 249.481 - 251.613 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 248.498 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                    250.000   250.000 r  
    R2                                                0.000   250.000 r  clk100M (IN)
                         net (fo=0)                   0.000   250.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854   250.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   245.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   246.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   246.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.614   248.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454   250.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           1.531   252.482    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_3[14]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124   252.606 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   252.606    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_5_n_0
    SLICE_X49Y20         MUXF7 (Prop_muxf7_I0_O)      0.212   252.818 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   252.818    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X49Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   252.912 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=3, routed)           0.970   253.882    <hidden>
    SLICE_X50Y23         LUT3 (Prop_lut3_I1_O)        0.316   254.198 r  <hidden>
                         net (fo=1, routed)           0.000   254.198    <hidden>
    SLICE_X50Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                    251.613   251.613 r  
    R2                                                0.000   251.613 r  clk100M (IN)
                         net (fo=0)                   0.000   251.613    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   252.427 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   253.589    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   246.371 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   247.953    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   248.044 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.437   249.481    <hidden>
    SLICE_X50Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.368   249.849    
                         clock uncertainty           -0.355   249.494    
    SLICE_X50Y23         FDRE (Setup_fdre_C_D)        0.077   249.571    <hidden>
  -------------------------------------------------------------------
                         required time                        249.571    
                         arrival time                        -254.198    
  -------------------------------------------------------------------
                         slack                                 -4.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.221ns (24.302%)  route 0.688ns (75.698%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y15         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.688     0.303    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X51Y15         MUXF8 (Prop_muxf8_S_O)       0.080     0.383 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=3, routed)           0.000     0.383    <hidden>
    SLICE_X51Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.831    -0.923    <hidden>
    SLICE_X51Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.355     0.144    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.100     0.244    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.280ns (30.347%)  route 0.643ns (69.653%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.643     0.256    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.301    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_3_n_0
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I0_O)      0.071     0.372 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.372    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X53Y16         MUXF8 (Prop_muxf8_I0_O)      0.023     0.395 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           0.000     0.395    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X53Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.355     0.143    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.100     0.243    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.269ns (28.244%)  route 0.683ns (71.756%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.683     0.297    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.342    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_6_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I1_O)      0.064     0.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.406    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2_n_0
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I1_O)      0.019     0.425 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=3, routed)           0.000     0.425    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.828    -0.926    <hidden>
    SLICE_X52Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.214    
                         clock uncertainty            0.355     0.141    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.130     0.271    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.281ns (29.085%)  route 0.685ns (70.915%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.685     0.299    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.344    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I0_O)      0.073     0.417 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.417    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1_n_0
    SLICE_X52Y17         MUXF8 (Prop_muxf8_I0_O)      0.022     0.439 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=3, routed)           0.000     0.439    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.829    -0.925    <hidden>
    SLICE_X52Y17         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.355     0.142    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.130     0.272    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.290ns (30.996%)  route 0.646ns (69.004%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.559    -0.529    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y18         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.646     0.280    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X51Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.325    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_5_n_0
    SLICE_X51Y21         MUXF7 (Prop_muxf7_I0_O)      0.062     0.387 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.387    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2_n_0
    SLICE_X51Y21         MUXF8 (Prop_muxf8_I1_O)      0.019     0.406 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=3, routed)           0.000     0.406    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X51Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.355     0.138    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.100     0.238    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.280ns (29.670%)  route 0.664ns (70.330%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.664     0.277    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.322 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.322    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I0_O)      0.071     0.393 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.393    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1_n_0
    SLICE_X53Y21         MUXF8 (Prop_muxf8_I0_O)      0.023     0.416 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=3, routed)           0.000     0.416    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.825    -0.929    <hidden>
    SLICE_X53Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.355     0.138    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.100     0.238    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.280ns (29.467%)  route 0.670ns (70.533%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.670     0.284    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.329 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.329    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_3_n_0
    SLICE_X49Y15         MUXF7 (Prop_muxf7_I0_O)      0.071     0.400 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.400    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_1_n_0
    SLICE_X49Y15         MUXF8 (Prop_muxf8_I0_O)      0.023     0.423 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=3, routed)           0.000     0.423    <hidden>
    SLICE_X49Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.924    <hidden>
    SLICE_X49Y15         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.212    
                         clock uncertainty            0.355     0.143    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.100     0.243    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.280ns (29.441%)  route 0.671ns (70.559%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y16         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.671     0.285    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.330 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.330    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_3_n_0
    SLICE_X48Y16         MUXF7 (Prop_muxf7_I0_O)      0.071     0.401 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.401    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_1_n_0
    SLICE_X48Y16         MUXF8 (Prop_muxf8_I0_O)      0.023     0.424 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=3, routed)           0.000     0.424    <hidden>
    SLICE_X48Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.829    -0.925    <hidden>
    SLICE_X48Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.355     0.142    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.100     0.242    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.259ns (26.211%)  route 0.729ns (73.789%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.556    -0.532    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X51Y22         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.729     0.338    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y22         MUXF7 (Prop_muxf7_S_O)       0.096     0.434 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.434    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_n_0
    SLICE_X50Y22         MUXF8 (Prop_muxf8_I0_O)      0.022     0.456 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=3, routed)           0.000     0.456    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.824    -0.930    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.218    
                         clock uncertainty            0.355     0.137    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.130     0.267    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.290ns (29.411%)  route 0.696ns (70.589%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.559    -0.529    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y18         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         0.696     0.331    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.376 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.376    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_5_n_0
    SLICE_X46Y20         MUXF7 (Prop_muxf7_I0_O)      0.062     0.438 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.438    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_2_n_0
    SLICE_X46Y20         MUXF8 (Prop_muxf8_I1_O)      0.019     0.457 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=3, routed)           0.000     0.457    <hidden>
    SLICE_X46Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.823    -0.931    <hidden>
    SLICE_X46Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.355     0.136    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.130     0.266    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       37.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.389ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 0.718ns (6.278%)  route 10.718ns (93.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 47.906 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          7.188     9.877    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.475    47.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.274    
                         clock uncertainty           -0.442    47.832    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.266    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.266    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                 37.389    

Slack (MET) :             37.510ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.321ns  (logic 0.718ns (6.342%)  route 10.603ns (93.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          7.073     9.762    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.442    47.838    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.272    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.272    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                 37.510    

Slack (MET) :             37.722ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 0.718ns (6.470%)  route 10.380ns (93.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 47.901 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.850     9.539    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.470    47.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.269    
                         clock uncertainty           -0.442    47.827    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.261    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.261    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 37.722    

Slack (MET) :             37.844ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.983ns  (logic 0.718ns (6.538%)  route 10.265ns (93.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.735     9.424    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.442    47.834    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.268    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.268    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                 37.844    

Slack (MET) :             38.063ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.760ns  (logic 0.718ns (6.673%)  route 10.042ns (93.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 47.904 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.512     9.201    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.473    47.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.272    
                         clock uncertainty           -0.442    47.830    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.264    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.264    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 38.063    

Slack (MET) :             38.177ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 0.718ns (6.745%)  route 9.927ns (93.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 47.903 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.397     9.086    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.472    47.903    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.271    
                         clock uncertainty           -0.442    47.829    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.263    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.263    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 38.177    

Slack (MET) :             38.406ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.422ns  (logic 0.718ns (6.889%)  route 9.704ns (93.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.174     8.863    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.442    47.835    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.269    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.269    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                 38.406    

Slack (MET) :             38.480ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 0.718ns (6.937%)  route 9.632ns (93.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          2.942     1.803    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.299     2.102 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[7]_INST_0/O
                         net (fo=41, routed)          6.690     8.792    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.442    47.838    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    47.272    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.272    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 38.480    

Slack (MET) :             38.510ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.307ns  (logic 0.718ns (6.966%)  route 9.589ns (93.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 47.898 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.059     8.748    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.467    47.898    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.266    
                         clock uncertainty           -0.442    47.824    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.258    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.258    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 38.510    

Slack (MET) :             38.521ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        10.310ns  (logic 0.718ns (6.964%)  route 9.592ns (93.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.251     2.112    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.299     2.411 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[2]_INST_0/O
                         net (fo=41, routed)          6.341     8.752    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.442    47.838    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    47.272    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.272    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 38.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.148ns (14.472%)  route 0.875ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.875     0.498    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.442     0.277    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     0.407    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.141ns (12.561%)  route 0.982ns (87.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          0.982     0.598    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.442     0.278    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.461    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.148ns (13.644%)  route 0.937ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.937     0.560    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     0.404    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.148ns (13.406%)  route 0.956ns (86.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/Q
                         net (fo=2, routed)           0.956     0.580    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     0.404    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.141ns (11.064%)  route 1.133ns (88.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[4]/Q
                         net (fo=1, routed)           1.133     0.749    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     0.570    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.141ns (10.990%)  route 1.142ns (89.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           1.142     0.758    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.570    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.980%)  route 1.143ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[5]/Q
                         net (fo=1, routed)           1.143     0.759    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.570    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.164ns (13.897%)  route 1.016ns (86.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/Q
                         net (fo=2, routed)           1.016     0.656    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.442     0.277    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.460    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.141ns (11.853%)  route 1.049ns (88.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          1.049     0.666    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.457    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.770%)  route 1.168ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.640ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/ex_mem_register/clock
    SLICE_X47Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/ex_mem_register/call_addr_out_reg[0]/Q
                         net (fo=1, routed)           1.168     0.783    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.442     0.274    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.570    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       37.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.416ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 0.718ns (6.278%)  route 10.718ns (93.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 47.906 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          7.188     9.877    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.475    47.906    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.274    
                         clock uncertainty           -0.415    47.859    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.293    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.293    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                 37.416    

Slack (MET) :             37.537ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.321ns  (logic 0.718ns (6.342%)  route 10.603ns (93.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          7.073     9.762    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.415    47.865    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.299    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.299    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                 37.537    

Slack (MET) :             37.749ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 0.718ns (6.470%)  route 10.380ns (93.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 47.901 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.850     9.539    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.470    47.901    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.269    
                         clock uncertainty           -0.415    47.854    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.288    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.288    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 37.749    

Slack (MET) :             37.871ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.983ns  (logic 0.718ns (6.538%)  route 10.265ns (93.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.735     9.424    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.415    47.861    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.295    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.295    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                 37.871    

Slack (MET) :             38.090ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.760ns  (logic 0.718ns (6.673%)  route 10.042ns (93.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 47.904 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.512     9.201    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.473    47.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.272    
                         clock uncertainty           -0.415    47.857    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.291    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.291    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 38.090    

Slack (MET) :             38.204ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 0.718ns (6.745%)  route 9.927ns (93.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 47.903 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.397     9.086    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.472    47.903    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.271    
                         clock uncertainty           -0.415    47.856    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.290    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.290    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 38.204    

Slack (MET) :             38.433ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.422ns  (logic 0.718ns (6.889%)  route 9.704ns (93.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.174     8.863    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.415    47.862    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.296    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.296    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                 38.433    

Slack (MET) :             38.508ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 0.718ns (6.937%)  route 9.632ns (93.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          2.942     1.803    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.299     2.102 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[7]_INST_0/O
                         net (fo=41, routed)          6.690     8.792    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.415    47.865    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    47.299    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.299    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 38.508    

Slack (MET) :             38.537ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.307ns  (logic 0.718ns (6.966%)  route 9.589ns (93.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 47.898 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.529     2.390    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.299     2.689 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.059     8.748    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.467    47.898    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.266    
                         clock uncertainty           -0.415    47.851    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.285    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.285    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 38.537    

Slack (MET) :             38.548ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        10.310ns  (logic 0.718ns (6.964%)  route 9.592ns (93.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 47.912 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         1.557    -1.559    pipeline/ex_mem_register/clock
    SLICE_X57Y28         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.140 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=26, routed)          3.251     2.112    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.299     2.411 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[2]_INST_0/O
                         net (fo=41, routed)          6.341     8.752    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          1.481    47.912    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.280    
                         clock uncertainty           -0.415    47.865    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    47.299    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.299    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 38.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.148ns (14.472%)  route 0.875ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.875     0.498    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.415     0.249    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     0.379    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.141ns (12.561%)  route 0.982ns (87.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y11         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/fetch_stage/prog_cntr/value_reg[7]/Q
                         net (fo=19, routed)          0.982     0.598    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.877    -0.876    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.164    
                         clock uncertainty            0.415     0.250    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.433    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.148ns (13.644%)  route 0.937ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[4]/Q
                         net (fo=2, routed)           0.937     0.560    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     0.376    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.148ns (13.406%)  route 0.956ns (86.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[6]/Q
                         net (fo=2, routed)           0.956     0.580    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     0.376    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.141ns (11.064%)  route 1.133ns (88.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[4]/Q
                         net (fo=1, routed)           1.133     0.749    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.141ns (10.990%)  route 1.142ns (89.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           1.142     0.758    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.141ns (10.980%)  route 1.143ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X45Y9          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[5]/Q
                         net (fo=1, routed)           1.143     0.759    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.164ns (13.897%)  route 1.016ns (86.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.564    -0.524    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X54Y10         FDRE                                         r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/memory_stage/sf_reg_file/call_stk_ptr_reg[0]/Q
                         net (fo=2, routed)           1.016     0.656    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.415     0.249    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.432    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.141ns (11.853%)  route 1.049ns (88.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.565    -0.523    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X48Y9          FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pipeline/fetch_stage/prog_cntr/value_reg[1]/Q
                         net (fo=19, routed)          1.049     0.666    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.429    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.141ns (10.770%)  route 1.168ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.585ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=954, routed)         0.562    -0.526    pipeline/ex_mem_register/clock
    SLICE_X47Y10         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/ex_mem_register/call_addr_out_reg[0]/Q
                         net (fo=1, routed)           1.168     0.783    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=95, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.415     0.246    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.133ns (23.458%)  route 3.697ns (76.542%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.329     6.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.922     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.326     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.436    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.275    36.396    
                         clock uncertainty           -0.035    36.361    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.956    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 27.619    

Slack (MET) :             27.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.133ns (23.458%)  route 3.697ns (76.542%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.329     6.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.922     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.326     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.436    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.275    36.396    
                         clock uncertainty           -0.035    36.361    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.956    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 27.619    

Slack (MET) :             27.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.133ns (23.458%)  route 3.697ns (76.542%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.329     6.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.922     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.326     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.436    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.275    36.396    
                         clock uncertainty           -0.035    36.361    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.956    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 27.619    

Slack (MET) :             27.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.133ns (23.458%)  route 3.697ns (76.542%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.329     6.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.922     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.326     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.436    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.275    36.396    
                         clock uncertainty           -0.035    36.361    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.956    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 27.619    

Slack (MET) :             27.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.133ns (23.458%)  route 3.697ns (76.542%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.329     6.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.922     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.326     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.436    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.275    36.396    
                         clock uncertainty           -0.035    36.361    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.956    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 27.619    

Slack (MET) :             27.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.133ns (23.458%)  route 3.697ns (76.542%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.121 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.329     6.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.922     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.326     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.436    36.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.275    36.396    
                         clock uncertainty           -0.035    36.361    
    SLICE_X31Y52         FDCE (Recov_fdce_C_CLR)     -0.405    35.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.956    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 27.619    

Slack (MET) :             27.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.133ns (24.163%)  route 3.556ns (75.837%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.120 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.329     6.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.922     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.326     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.641     8.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.275    36.395    
                         clock uncertainty           -0.035    36.360    
    SLICE_X31Y53         FDCE (Recov_fdce_C_CLR)     -0.405    35.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.955    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 27.758    

Slack (MET) :             27.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.133ns (24.163%)  route 3.556ns (75.837%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.120 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.329     6.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.922     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.326     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.641     8.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.275    36.395    
                         clock uncertainty           -0.035    36.360    
    SLICE_X31Y53         FDCE (Recov_fdce_C_CLR)     -0.405    35.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.955    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 27.758    

Slack (MET) :             27.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.133ns (24.163%)  route 3.556ns (75.837%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.120 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.329     6.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.922     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.326     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.641     8.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.275    36.395    
                         clock uncertainty           -0.035    36.360    
    SLICE_X31Y53         FDCE (Recov_fdce_C_CLR)     -0.405    35.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.955    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 27.758    

Slack (MET) :             27.758ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.133ns (24.163%)  route 3.556ns (75.837%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.120 - 33.000 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.858     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.554     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X42Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.478     3.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.993     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.329     6.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.922     7.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.326     7.556 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.641     8.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.275    36.395    
                         clock uncertainty           -0.035    36.360    
    SLICE_X31Y53         FDCE (Recov_fdce_C_CLR)     -0.405    35.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.955    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 27.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.442%)  route 0.133ns (48.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.133     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X28Y39         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X28Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.371     1.332    
    SLICE_X28Y39         FDPE (Remov_fdpe_C_PRE)     -0.095     1.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.442%)  route 0.133ns (48.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.133     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X28Y39         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X28Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.371     1.332    
    SLICE_X28Y39         FDPE (Remov_fdpe_C_PRE)     -0.095     1.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.442%)  route 0.133ns (48.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.133     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X28Y39         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X28Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.371     1.332    
    SLICE_X28Y39         FDPE (Remov_fdpe_C_PRE)     -0.095     1.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.442%)  route 0.133ns (48.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.133     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X28Y39         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X28Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.371     1.332    
    SLICE_X28Y39         FDPE (Remov_fdpe_C_PRE)     -0.095     1.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.141     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X41Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.371     1.334    
    SLICE_X41Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.141     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X41Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.371     1.334    
    SLICE_X41Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.869%)  route 0.426ns (75.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.426     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X42Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.117     1.587    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.869%)  route 0.426ns (75.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.426     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X42Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.117     1.587    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.869%)  route 0.426ns (75.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.426     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X42Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.117     1.587    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.869%)  route 0.426ns (75.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.426     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X42Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.117     1.587    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.365    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        6.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.456ns (19.330%)  route 1.903ns (80.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.903     0.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.456ns (19.677%)  route 1.861ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.861     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.456ns (19.677%)  route 1.861ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.861     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.715ns (30.043%)  route 1.665ns (69.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.554    -1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X40Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.419    -1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.682    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.296    -0.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.983     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X40Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.438     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.546     8.091    
                         clock uncertainty           -0.185     7.907    
    SLICE_X40Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     7.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.548    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.715ns (30.043%)  route 1.665ns (69.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.554    -1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X40Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.419    -1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.682    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.296    -0.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.983     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X40Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.438     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.546     8.091    
                         clock uncertainty           -0.185     7.907    
    SLICE_X40Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     7.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.548    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.330%)  route 1.682ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.554 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.682     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.446     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.461     8.016    
                         clock uncertainty           -0.185     7.831    
    SLICE_X36Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.330%)  route 1.682ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.554 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.682     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.446     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.461     8.016    
                         clock uncertainty           -0.185     7.831    
    SLICE_X36Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  6.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.407%)  route 0.150ns (51.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.150    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X38Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X38Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.432    -0.491    
    SLICE_X38Y50         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.407%)  route 0.150ns (51.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.150    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X38Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X38Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.432    -0.491    
    SLICE_X38Y50         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.172    -0.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X38Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X38Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.413    -0.508    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.018%)  route 0.195ns (57.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.195    -0.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.432    -0.490    
    SLICE_X34Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.807%)  route 0.181ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.181    -0.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X40Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.834    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X40Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.432    -0.488    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDPE (Prop_fdpe_C_Q)         0.128    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y45         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.412    -0.509    
    SLICE_X29Y45         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.489    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.489    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.432    -0.489    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.432    -0.489    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        6.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.456ns (19.330%)  route 1.903ns (80.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.903     0.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.456ns (19.677%)  route 1.861ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.861     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.456ns (19.677%)  route 1.861ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.861     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.715ns (30.043%)  route 1.665ns (69.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.554    -1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X40Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.419    -1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.682    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.296    -0.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.983     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X40Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.438     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.546     8.091    
                         clock uncertainty           -0.185     7.907    
    SLICE_X40Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     7.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.548    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.715ns (30.043%)  route 1.665ns (69.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.554    -1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X40Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.419    -1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.682    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.296    -0.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.983     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X40Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.438     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.546     8.091    
                         clock uncertainty           -0.185     7.907    
    SLICE_X40Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     7.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.548    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.330%)  route 1.682ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.554 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.682     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.446     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.461     8.016    
                         clock uncertainty           -0.185     7.831    
    SLICE_X36Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.330%)  route 1.682ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.554 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.682     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.446     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.461     8.016    
                         clock uncertainty           -0.185     7.831    
    SLICE_X36Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  6.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.407%)  route 0.150ns (51.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.150    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X38Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X38Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.432    -0.491    
                         clock uncertainty            0.185    -0.306    
    SLICE_X38Y50         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.407%)  route 0.150ns (51.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.150    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X38Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X38Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.432    -0.491    
                         clock uncertainty            0.185    -0.306    
    SLICE_X38Y50         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.172    -0.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X38Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X38Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.413    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.018%)  route 0.195ns (57.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.195    -0.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.432    -0.490    
                         clock uncertainty            0.185    -0.305    
    SLICE_X34Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.807%)  route 0.181ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.181    -0.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X40Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.834    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X40Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.432    -0.488    
                         clock uncertainty            0.185    -0.303    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDPE (Prop_fdpe_C_Q)         0.128    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y45         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.412    -0.509    
                         clock uncertainty            0.185    -0.324    
    SLICE_X29Y45         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.489    
                         clock uncertainty            0.185    -0.304    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.489    
                         clock uncertainty            0.185    -0.304    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.432    -0.489    
                         clock uncertainty            0.185    -0.304    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.432    -0.489    
                         clock uncertainty            0.185    -0.304    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        6.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.456ns (19.330%)  route 1.903ns (80.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.903     0.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.456ns (19.677%)  route 1.861ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.861     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.456ns (19.677%)  route 1.861ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.861     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.185     7.830    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.715ns (30.043%)  route 1.665ns (69.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.554    -1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X40Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.419    -1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.682    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.296    -0.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.983     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X40Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.438     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.546     8.091    
                         clock uncertainty           -0.185     7.907    
    SLICE_X40Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     7.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.548    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.715ns (30.043%)  route 1.665ns (69.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.554    -1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X40Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.419    -1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.682    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.296    -0.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.983     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X40Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.438     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.546     8.091    
                         clock uncertainty           -0.185     7.907    
    SLICE_X40Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     7.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.548    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.330%)  route 1.682ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.554 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.682     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.446     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.461     8.016    
                         clock uncertainty           -0.185     7.831    
    SLICE_X36Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.330%)  route 1.682ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.554 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.682     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.446     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.461     8.016    
                         clock uncertainty           -0.185     7.831    
    SLICE_X36Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  6.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.407%)  route 0.150ns (51.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.150    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X38Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X38Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.432    -0.491    
                         clock uncertainty            0.185    -0.306    
    SLICE_X38Y50         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.407%)  route 0.150ns (51.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.150    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X38Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X38Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.432    -0.491    
                         clock uncertainty            0.185    -0.306    
    SLICE_X38Y50         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.172    -0.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X38Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X38Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.413    -0.508    
                         clock uncertainty            0.185    -0.323    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.018%)  route 0.195ns (57.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.195    -0.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.432    -0.490    
                         clock uncertainty            0.185    -0.305    
    SLICE_X34Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.807%)  route 0.181ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.181    -0.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X40Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.834    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X40Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.432    -0.488    
                         clock uncertainty            0.185    -0.303    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDPE (Prop_fdpe_C_Q)         0.128    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y45         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.412    -0.509    
                         clock uncertainty            0.185    -0.324    
    SLICE_X29Y45         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.489    
                         clock uncertainty            0.185    -0.304    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.489    
                         clock uncertainty            0.185    -0.304    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.432    -0.489    
                         clock uncertainty            0.185    -0.304    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.363ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.432    -0.489    
                         clock uncertainty            0.185    -0.304    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.456ns (19.330%)  route 1.903ns (80.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.903     0.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.180     7.835    
    SLICE_X36Y45         FDCE (Recov_fdce_C_CLR)     -0.405     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.456ns (19.677%)  route 1.861ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.861     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.180     7.835    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.456ns (19.677%)  route 1.861ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.861     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.180     7.835    
    SLICE_X36Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.180     7.835    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.180     7.835    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.714%)  route 1.857ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.553 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.857     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.445     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.461     8.015    
                         clock uncertainty           -0.180     7.835    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.715ns (30.043%)  route 1.665ns (69.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.554    -1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X40Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.419    -1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.682    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.296    -0.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.983     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X40Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.438     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.546     8.091    
                         clock uncertainty           -0.180     7.912    
    SLICE_X40Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.715ns (30.043%)  route 1.665ns (69.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 7.546 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.554    -1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X40Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.419    -1.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.682    -0.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.296    -0.165 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.983     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X40Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.438     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.546     8.091    
                         clock uncertainty           -0.180     7.912    
    SLICE_X40Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     7.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.330%)  route 1.682ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.554 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.682     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.446     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.461     8.016    
                         clock uncertainty           -0.180     7.836    
    SLICE_X36Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.677ns  (ila_clk_clk_gen_1 rise@9.677ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.330%)  route 1.682ns (78.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.554 - 9.677 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -3.212    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.566    -1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.094 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.682     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      9.677     9.677 r  
    R2                                                0.000     9.677 r  clk100M (IN)
                         net (fo=0)                   0.000     9.677    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.492 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.653    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.436 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     6.017    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.108 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        1.446     7.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.461     8.016    
                         clock uncertainty           -0.180     7.836    
    SLICE_X36Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  6.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.407%)  route 0.150ns (51.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.150    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X38Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X38Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.432    -0.491    
    SLICE_X38Y50         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.407%)  route 0.150ns (51.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.150    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X38Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.830    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X38Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.432    -0.491    
    SLICE_X38Y50         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.002%)  route 0.172ns (54.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.172    -0.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X38Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X38Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.413    -0.508    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.018%)  route 0.195ns (57.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.195    -0.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.832    -0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.432    -0.490    
    SLICE_X34Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.807%)  route 0.181ns (56.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.564    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.181    -0.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X40Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.834    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X40Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.432    -0.488    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.563    -0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDPE (Prop_fdpe_C_Q)         0.128    -0.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y45         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.412    -0.509    
    SLICE_X29Y45         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.489    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.432    -0.489    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.432    -0.489    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock ila_clk_clk_gen_1  {rise@0.000ns fall@4.839ns period=9.677ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.114    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.562    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.186    -0.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X44Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=2127, routed)        0.833    -0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.432    -0.489    
    SLICE_X44Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.382    





