|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 2.0.00.17.20.15                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|




Project_Summary
~~~~~~~~~~~~~~~

Project Name :          counter
Project Path :          C:\ispLEVER Projects\zadanie2
Project Fitted on :     Wed Nov 21 09:28:00 2018

Device :                M4A5-64/32
Package :               44PLCC
Speed :                 -10
Partnumber :            M4A5-64/32-10JC
Source Format :         Pure_VHDL


// Project 'counter' was Fitted Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC                                   0 sec
Partition                                     0 sec
Place                                         0 sec
Route                                         0 sec
Jedec/Report generation                       0 sec
                                         --------
Fitter                                   00:00:00


Design_Summary
~~~~~~~~~~~~~~
  Total Input Pins :                  2
  Total Output Pins :                 8
  Total Bidir I/O Pins :              0
  Total Flip-Flops :                  4
  Total Product Terms :              34
  Total Reserved Pins :               0
  Total Reserved Blocks :             0


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                ..       ..     ..    -->    ..
  Clock/Input Pins                2        0      2    -->     0%
I/O Pins                         32       10     22    -->    31%
Logic Macrocells                 64       12     52    -->    18%
  Input Registers                32        0     32    -->     0%
  Unusable Macrocells            ..        0     ..

CSM Outputs/Total Block Inputs  132       19    113    -->    14%
Logical Product Terms           320       34    286    -->    10%
Product Term Clusters            64       13     51    -->    20%


Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                                                  # of PT  
                   I/O    Inp    Macrocells   Macrocells   logic  clusters 
          Fanin    Pins   Reg   Used Unusable  available    PTs   available  Pwr
---------------------------------------------------------------------------------
Maximum     33      8      8     --     --         16       80       16       -
---------------------------------------------------------------------------------
Block  A     4      8      0      8      0          8       24        8       Hi 
Block  B     4      0      0      1      0         15        2       15       Hi 
Block  C     5      0      0      1      0         15        3       15       Hi 
Block  D     6      2      0      2      0         14        5       14       Hi 
---------------------------------------------------------------------------------

<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
                     Lo = Low.


Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No (1)
Block Reservation :                    No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes

@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Yes
  D/T Synthesis :                      Yes
  Clock Optimization :                 No
  Input Register Optimization :        Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          16
  Max. Equation Fanin :                32
  Keep Xor :                           Yes

@Utilization_options
  Max. % of macrocells used :          100
  Max. % of block inputs used :        100
  Max. % of segment lines used :       ---
  Max. % of macrocells used :          ---


@Import_Source_Constraint_Option       No

@Zero_Hold_Time                        No

@Pull_up                               No

@User_Signature                        #H0

@Output_Slew_Rate                      Default = Fast(2)

@Power                                 Default = High(2)


Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output, 
           Bidir and Burried Signal Lists.




Pinout_Listing
~~~~~~~~~~~~~~
      | Pin  |Blk |Assigned|
Pin No| Type |Pad |Pin     | Signal name
---------------------------------------------------------------
    1 |  GND |    |        |
    2 |  I_O | A7 |   *    |seg7_7_
3     |  I_O | A6 |   *    |seg7_6_
4     |  I_O | A5 |   *    |seg7_5_
5     |  I_O | A4 |   *    |seg7_4_
6     |  I_O | A3 |   *    |seg7_3_
7     |  I_O | A2 |   *    |seg7_2_
8     |  I_O | A1 |   *    |seg7_1_
9     |  I_O | A0 |   *    |seg7_0_
10    | JTAG |    |        |
11    | CkIn |    |        |
12    |  GND |    |        |
13    | JTAG |    |        |
14    |  I_O | B0 |        |
15    |  I_O | B1 |        |
16    |  I_O | B2 |        |
17    |  I_O | B3 |        |
18    |  I_O | B4 |        |
19    |  I_O | B5 |        |
20    |  I_O | B6 |        |
21    |  I_O | B7 |        |
22    |  Vcc |    |        |
23    |  GND |    |        |
24    |  I_O | C7 |        |
25    |  I_O | C6 |        |
26    |  I_O | C5 |        |
27    |  I_O | C4 |        |
28    |  I_O | C3 |        |
29    |  I_O | C2 |        |
30    |  I_O | C1 |        |
31    |  I_O | C0 |        |
32    | JTAG |    |        |
33    | CkIn |    |        |
34    |  GND |    |        |
35    | JTAG |    |        |
36    |  I_O | D0 |   *    |clk
37    |  I_O | D1 |   *    |zero
38    |  I_O | D2 |        |
39    |  I_O | D3 |        |
40    |  I_O | D4 |        |
41    |  I_O | D5 |        |
42    |  I_O | D6 |        |
43    |  I_O | D7 |        |
44    |  Vcc |    |        |

---------------------------------------------------------------------------

<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
           CkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Input 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 36  D   .  I/O          -BCD    Hi Fast      clk   
 37  D   .  I/O          -BCD    Hi Fast      zero   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Output_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Output 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
  9  A   2  COM          ----    Hi Fast      seg7_0_   
  8  A   3  COM          ----    Hi Fast      seg7_1_   
  7  A   3  COM          ----    Hi Fast      seg7_2_   
  6  A   3  COM          ----    Hi Fast      seg7_3_   
  5  A   4  COM          ----    Hi Fast      seg7_4_   
  4  A   3  COM          ----    Hi Fast      seg7_5_   
  3  A   4  COM          ----    Hi Fast      seg7_6_   
  2  A   2  COM          ----    Hi Fast      seg7_7_   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Bidir 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Node 
#Mc Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 D0  D   1  DFF  * *     ABCD    Hi Fast      U1_o_number_0_   
 B0  B   2  DFF  * *     ABCD    Hi Fast      U1_o_number_1_   
 C0  C   3  DFF  * *     A-CD    Hi Fast      U1_o_number_2_   
 D4  D   4  DFF  * *     A--D    Hi Fast      U1_o_number_3_   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low




Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source  :    Fanout List
-----------------------------------------------------------------------------
        clk{ E}: U1_o_number_0_{ D} U1_o_number_1_{ B} U1_o_number_2_{ C}
               : U1_o_number_3_{ D}
       zero{ E}: U1_o_number_0_{ D} U1_o_number_1_{ B} U1_o_number_2_{ C}
               : U1_o_number_3_{ D}
U1_o_number_0_{ E}:        seg7_7_{ A}        seg7_6_{ A}        seg7_5_{ A}
               :        seg7_4_{ A}        seg7_3_{ A}        seg7_2_{ A}
               :        seg7_1_{ A}        seg7_0_{ A} U1_o_number_0_{ D}
               : U1_o_number_1_{ B} U1_o_number_2_{ C} U1_o_number_3_{ D}
U1_o_number_1_{ C}:        seg7_7_{ A}        seg7_6_{ A}        seg7_5_{ A}
               :        seg7_4_{ A}        seg7_3_{ A}        seg7_2_{ A}
               :        seg7_1_{ A}        seg7_0_{ A} U1_o_number_1_{ B}
               : U1_o_number_2_{ C} U1_o_number_3_{ D}
U1_o_number_2_{ D}:        seg7_7_{ A}        seg7_6_{ A}        seg7_5_{ A}
               :        seg7_4_{ A}        seg7_3_{ A}        seg7_2_{ A}
               :        seg7_1_{ A}        seg7_0_{ A} U1_o_number_2_{ C}
               : U1_o_number_3_{ D}
U1_o_number_3_{ E}:        seg7_7_{ A}        seg7_6_{ A}        seg7_5_{ A}
               :        seg7_4_{ A}        seg7_3_{ A}        seg7_2_{ A}
               :        seg7_1_{ A}        seg7_0_{ A} U1_o_number_3_{ D}
-----------------------------------------------------------------------------

<Note> {.} : Indicates block location of signal


Set_Reset_Summary
~~~~~~~~~~~~~~~~~

Block  A
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | seg7_4_
|     |     |     |     | seg7_6_
|     |     |     |     | seg7_1_
|     |     |     |     | seg7_2_
|     |     |     |     | seg7_3_
|     |     |     |     | seg7_5_
|     |     |     |     | seg7_0_
|     |     |     |     | seg7_7_


Block  B
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  A  |     |     | U1_o_number_1_


Block  C
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  A  |     |     | U1_o_number_2_


Block  D
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  A  |     |     | U1_o_number_0_
|  *  |  A  |     |     | U1_o_number_3_
|     |     |     |     | zero
|     |     |     |     | clk


<Note> (S) means the macrocell is configured in synchronous mode
       i.e. it uses the block-level set and reset pt.
       (A) means the macrocell is configured in asynchronous mode
       i.e. it can have its independant set or reset pt.
       (BS) means the block-level set pt is selected.
       (BR) means the block-level reset pt is selected.




BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx A0             ...           ...     mx A17             ...           ...
mx A1             ...           ...     mx A18             ...           ...
mx A2             ...           ...     mx A19             ...           ...
mx A3             ...           ...     mx A20             ...           ...
mx A4             ...           ...     mx A21             ...           ...
mx A5  U1_o_number_1_     mcell  B0     mx A22             ...           ...
mx A6  U1_o_number_0_     mcell  D0     mx A23             ...           ...
mx A7             ...           ...     mx A24             ...           ...
mx A8  U1_o_number_3_     mcell  D4     mx A25             ...           ...
mx A9             ...           ...     mx A26             ...           ...
mx A10  U1_o_number_2_     mcell  C0     mx A27             ...           ...
mx A11             ...           ...     mx A28             ...           ...
mx A12             ...           ...     mx A29             ...           ...
mx A13             ...           ...     mx A30             ...           ...
mx A14             ...           ...     mx A31             ...           ...
mx A15             ...           ...     mx A32             ...           ...
mx A16             ...           ...
----------------------------------------------------------------------------


BLOCK_B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx B0             ...           ...     mx B17             ...           ...
mx B1             ...           ...     mx B18             ...           ...
mx B2             ...           ...     mx B19             ...           ...
mx B3             ...           ...     mx B20             ...           ...
mx B4             ...           ...     mx B21             ...           ...
mx B5            zero        pin 37     mx B22             ...           ...
mx B6  U1_o_number_0_     mcell  D0     mx B23             ...           ...
mx B7             clk        pin 36     mx B24             ...           ...
mx B8             ...           ...     mx B25             ...           ...
mx B9             ...           ...     mx B26             ...           ...
mx B10             ...           ...     mx B27             ...           ...
mx B11             ...           ...     mx B28             ...           ...
mx B12             ...           ...     mx B29             ...           ...
mx B13             ...           ...     mx B30             ...           ...
mx B14             ...           ...     mx B31             ...           ...
mx B15             ...           ...     mx B32             ...           ...
mx B16  U1_o_number_1_     mcell  B0
----------------------------------------------------------------------------


BLOCK_C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx C0             ...           ...     mx C17             ...           ...
mx C1             ...           ...     mx C18             ...           ...
mx C2             ...           ...     mx C19             ...           ...
mx C3             ...           ...     mx C20             ...           ...
mx C4             ...           ...     mx C21             ...           ...
mx C5            zero        pin 37     mx C22             ...           ...
mx C6  U1_o_number_0_     mcell  D0     mx C23             ...           ...
mx C7             clk        pin 36     mx C24             ...           ...
mx C8             ...           ...     mx C25             ...           ...
mx C9             ...           ...     mx C26             ...           ...
mx C10  U1_o_number_2_     mcell  C0     mx C27             ...           ...
mx C11             ...           ...     mx C28             ...           ...
mx C12             ...           ...     mx C29             ...           ...
mx C13             ...           ...     mx C30             ...           ...
mx C14             ...           ...     mx C31             ...           ...
mx C15             ...           ...     mx C32             ...           ...
mx C16  U1_o_number_1_     mcell  B0
----------------------------------------------------------------------------


BLOCK_D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx D0             ...           ...     mx D17             ...           ...
mx D1             ...           ...     mx D18             ...           ...
mx D2             ...           ...     mx D19             ...           ...
mx D3             ...           ...     mx D20             ...           ...
mx D4             ...           ...     mx D21             ...           ...
mx D5            zero        pin 37     mx D22             ...           ...
mx D6  U1_o_number_0_     mcell  D0     mx D23             ...           ...
mx D7             clk        pin 36     mx D24             ...           ...
mx D8  U1_o_number_3_     mcell  D4     mx D25             ...           ...
mx D9             ...           ...     mx D26             ...           ...
mx D10  U1_o_number_2_     mcell  C0     mx D27             ...           ...
mx D11             ...           ...     mx D28             ...           ...
mx D12             ...           ...     mx D29             ...           ...
mx D13             ...           ...     mx D30             ...           ...
mx D14             ...           ...     mx D31             ...           ...
mx D15             ...           ...     mx D32             ...           ...
mx D16  U1_o_number_1_     mcell  B0
----------------------------------------------------------------------------

<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell). 




PostFit_Equations
~~~~~~~~~~~~~~~~~


 P-Terms   Fan-in  Fan-out  Type  Name (attributes)
---------  ------  -------  ----  -----------------
   2          4        1    Pin   seg7_7_ 
   4          4        1    Pin   seg7_6_ 
   3          4        1    Pin   seg7_5_ 
   4          4        1    Pin   seg7_4_ 
   3          4        1    Pin   seg7_3_ 
   3          4        1    Pin   seg7_2_ 
   3          4        1    Pin   seg7_1_ 
   2          4        1    Pin   seg7_0_- 
   1          2        1    Node  U1_o_number_0_.D 
   1          1        1    Node  U1_o_number_0_.C 
   2          3        1    Node  U1_o_number_1_.D- 
   1          1        1    Node  U1_o_number_1_.C 
   3          4        1    Node  U1_o_number_2_.D 
   1          1        1    Node  U1_o_number_2_.C 
   4          5        1    Node  U1_o_number_3_.D- 
   1          1        1    Node  U1_o_number_3_.C 
=========
  38                 P-Term Total: 38
                       Total Pins: 10
                      Total Nodes: 4
            Average P-Term/Output: 2


Equations:

seg7_7_ = (!U1_o_number_0_.Q & !U1_o_number_1_.Q & U1_o_number_2_.Q & !U1_o_number_3_.Q
     # U1_o_number_0_.Q & !U1_o_number_1_.Q & !U1_o_number_2_.Q & !U1_o_number_3_.Q);

seg7_6_ = (!U1_o_number_0_.Q & U1_o_number_1_.Q & U1_o_number_2_.Q
     # !U1_o_number_0_.Q & U1_o_number_2_.Q & U1_o_number_3_.Q
     # U1_o_number_1_.Q & U1_o_number_2_.Q & U1_o_number_3_.Q
     # U1_o_number_0_.Q & !U1_o_number_1_.Q & U1_o_number_2_.Q & !U1_o_number_3_.Q);

seg7_5_ = (!U1_o_number_0_.Q & U1_o_number_2_.Q & U1_o_number_3_.Q
     # U1_o_number_1_.Q & U1_o_number_2_.Q & U1_o_number_3_.Q
     # !U1_o_number_0_.Q & U1_o_number_1_.Q & !U1_o_number_2_.Q & !U1_o_number_3_.Q);

seg7_4_ = (U1_o_number_0_.Q & U1_o_number_1_.Q & U1_o_number_2_.Q
     # !U1_o_number_0_.Q & U1_o_number_1_.Q & !U1_o_number_2_.Q & U1_o_number_3_.Q
     # !U1_o_number_0_.Q & !U1_o_number_1_.Q & U1_o_number_2_.Q & !U1_o_number_3_.Q
     # U1_o_number_0_.Q & !U1_o_number_1_.Q & !U1_o_number_2_.Q & !U1_o_number_3_.Q);

seg7_3_ = (U1_o_number_0_.Q & !U1_o_number_3_.Q
     # U1_o_number_0_.Q & !U1_o_number_1_.Q & !U1_o_number_2_.Q
     # !U1_o_number_1_.Q & U1_o_number_2_.Q & !U1_o_number_3_.Q);

seg7_2_ = (U1_o_number_0_.Q & U1_o_number_1_.Q & !U1_o_number_3_.Q
     # U1_o_number_0_.Q & !U1_o_number_2_.Q & !U1_o_number_3_.Q
     # U1_o_number_1_.Q & !U1_o_number_2_.Q & !U1_o_number_3_.Q);

seg7_1_ = (!U1_o_number_1_.Q & U1_o_number_2_.Q & U1_o_number_3_.Q
     # !U1_o_number_1_.Q & !U1_o_number_2_.Q & !U1_o_number_3_.Q
     # U1_o_number_0_.Q & U1_o_number_1_.Q & U1_o_number_2_.Q & !U1_o_number_3_.Q);

!seg7_0_ = (U1_o_number_0_.Q & !U1_o_number_1_.Q & U1_o_number_2_.Q & U1_o_number_3_.Q
     # U1_o_number_0_.Q & U1_o_number_1_.Q & !U1_o_number_2_.Q & U1_o_number_3_.Q);

U1_o_number_0_.D = (!zero & !U1_o_number_0_.Q);

U1_o_number_0_.C = (clk);

!U1_o_number_1_.D = (!zero & U1_o_number_0_.Q & U1_o_number_1_.Q
     # !zero & !U1_o_number_0_.Q & !U1_o_number_1_.Q);

U1_o_number_1_.C = (clk);

U1_o_number_2_.D = (!zero & !U1_o_number_0_.Q & U1_o_number_2_.Q
     # !zero & !U1_o_number_1_.Q & U1_o_number_2_.Q
     # !zero & U1_o_number_0_.Q & U1_o_number_1_.Q & !U1_o_number_2_.Q);

U1_o_number_2_.C = (clk);

!U1_o_number_3_.D = (!zero & !U1_o_number_0_.Q & !U1_o_number_3_.Q
     # !zero & !U1_o_number_1_.Q & !U1_o_number_3_.Q
     # !zero & !U1_o_number_2_.Q & !U1_o_number_3_.Q
     # !zero & U1_o_number_0_.Q & U1_o_number_1_.Q & U1_o_number_2_.Q & U1_o_number_3_.Q);

U1_o_number_3_.C = (clk);


Reverse-Polarity Equations:

