#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 19 09:18:57 2018
# Process ID: 1432
# Current directory: C:/Users/cml/Downloads/Assignment3_HW/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9740 C:\Users\cml\Downloads\Assignment3_HW\lab1\lab1.xpr
# Log file: C:/Users/cml/Downloads/Assignment3_HW/lab1/vivado.log
# Journal file: C:/Users/cml/Downloads/Assignment3_HW/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.xpr
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -top
file copy -force C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.runs/impl_1/system_wrapper.sysdef C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk -hwspec C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf
open_bd_design {C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:GenerationGenerator:1.0 [get_ips  system_GenerationGenerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_GenerationGenerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_GenerationGenerator_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_GenerationGenerator_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -directory C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files -ipstatic_source_dir C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/modelsim} {questa=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/questa} {riviera=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.runs/impl_1/system_wrapper.sysdef C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk -hwspec C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:GenerationGenerator:1.0 [get_ips  system_GenerationGenerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_GenerationGenerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_GenerationGenerator_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_xbar_0_synth_1 system_GenerationGenerator_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -directory C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files -ipstatic_source_dir C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/modelsim} {questa=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/questa} {riviera=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
make_wrapper -files [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -top
file copy -force C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.runs/impl_1/system_wrapper.sysdef C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk -hwspec C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:GenerationGenerator:1.0 [get_ips  system_GenerationGenerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_GenerationGenerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_GenerationGenerator_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_GenerationGenerator_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -directory C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files -ipstatic_source_dir C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/modelsim} {questa=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/questa} {riviera=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.runs/impl_1/system_wrapper.sysdef C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk -hwspec C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf
launch_sdk -workspace C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk -hwspec C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf
file copy -force C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.runs/impl_1/system_wrapper.sysdef C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk -hwspec C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf
make_wrapper -files [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -directory C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files -ipstatic_source_dir C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/modelsim} {questa=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/questa} {riviera=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file copy -force C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.runs/impl_1/system_wrapper.sysdef C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk -hwspec C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:GenerationGenerator:1.0 [get_ips  system_GenerationGenerator_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_GenerationGenerator_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_GenerationGenerator_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_GenerationGenerator_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -directory C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files -ipstatic_source_dir C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/modelsim} {questa=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/questa} {riviera=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/riviera} {activehdl=C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -top
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells GenerationGenerator_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:GenerationGenerator:1.0 GenerationGenerator_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins GenerationGenerator_0/S_AXI_SLV0]
save_bd_design
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.runs/impl_1/system_wrapper.sysdef C:/Users/cml/Downloads/Assignment3_HW/lab1/lab1.sdk/system_wrapper.hdf

