circuit Exercise3_Lab5 :
  module Exercise3_Lab5 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_0 : UInt<4>
    input io_in_1 : UInt<4>
    output io_out_0 : UInt<4>
    output io_out_1 : UInt<4>

    node _io_out_1_T = add(io_in_0, io_in_1) @[Ex_test3.scala 10:47]
    node _io_out_1_T_1 = tail(_io_out_1_T, 1) @[Ex_test3.scala 10:47]
    io_out_0 <= UInt<1>("h0") @[Exercise3_Lab5.scala 11:18]
    io_out_1 <= _io_out_1_T_1 @[Exercise3_Lab5.scala 12:19]
