Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.88 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.88 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.88 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : addresswatch.prj

---- Target Parameters
Target Device                      : XC9500XL
Output File Name                   : addresswatch
Output Format                      : NGC
Target Technology                  : 9500xl

---- Source Options
Entity Name                        : addresswatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT5202/debug/XC9536-db/db2/address-watch.vhd in Library work.
Entity <addresswatch> (Architecture <behavioral>) compiled.

Analyzing Entity <addresswatch> (Architecture <behavioral>).
Entity <addresswatch> analyzed. Unit <addresswatch> generated.


Synthesizing Unit <addresswatch>.
    Related source file is F:/PT5202/debug/XC9536-db/db2/address-watch.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <flag3>.
WARNING:Xst:647 - Input <add<17>> is never used.
WARNING:Xst:647 - Input <add<16>> is never used.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <addresswatch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 1
  1-bit register                   : 1

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Sequential, flip-flop = D

Starting low level synthesis...

Optimizing unit <addresswatch> ...
=========================================================================
Final Results
Output File Name                   : addresswatch
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xl
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 1

Design Statistics
# Edif Instances                   : 51
# I/Os                             : 24

=========================================================================
CPU : 14.61 / 15.49 s | Elapsed : 14.00 / 14.00 s
 
--> 
