
ChaeburatorTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5e4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  0800a6f4  0800a6f4  0000b6f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a894  0800a894  0000c084  2**0
                  CONTENTS
  4 .ARM          00000000  0800a894  0800a894  0000c084  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a894  0800a894  0000c084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a894  0800a894  0000b894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a898  0800a898  0000b898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  0800a89c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003390  20000084  0800a920  0000c084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003414  0800a920  0000c414  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d4cc  00000000  00000000  0000c0ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004abf  00000000  00000000  00029579  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c0  00000000  00000000  0002e038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001315  00000000  00000000  0002f8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f8c0  00000000  00000000  00030c0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023413  00000000  00000000  000504cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ebd6  00000000  00000000  000738e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001124b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ab0  00000000  00000000  001124fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  00118fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000084 	.word	0x20000084
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a6dc 	.word	0x0800a6dc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000088 	.word	0x20000088
 800014c:	0800a6dc 	.word	0x0800a6dc

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_frsub>:
 8000a8c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a90:	e002      	b.n	8000a98 <__addsf3>
 8000a92:	bf00      	nop

08000a94 <__aeabi_fsub>:
 8000a94:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a98 <__addsf3>:
 8000a98:	0042      	lsls	r2, r0, #1
 8000a9a:	bf1f      	itttt	ne
 8000a9c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000aa0:	ea92 0f03 	teqne	r2, r3
 8000aa4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aac:	d06a      	beq.n	8000b84 <__addsf3+0xec>
 8000aae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ab2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab6:	bfc1      	itttt	gt
 8000ab8:	18d2      	addgt	r2, r2, r3
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	4048      	eorgt	r0, r1
 8000abe:	4041      	eorgt	r1, r0
 8000ac0:	bfb8      	it	lt
 8000ac2:	425b      	neglt	r3, r3
 8000ac4:	2b19      	cmp	r3, #25
 8000ac6:	bf88      	it	hi
 8000ac8:	4770      	bxhi	lr
 8000aca:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ace:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ad2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad6:	bf18      	it	ne
 8000ad8:	4240      	negne	r0, r0
 8000ada:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ade:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ae2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4249      	negne	r1, r1
 8000aea:	ea92 0f03 	teq	r2, r3
 8000aee:	d03f      	beq.n	8000b70 <__addsf3+0xd8>
 8000af0:	f1a2 0201 	sub.w	r2, r2, #1
 8000af4:	fa41 fc03 	asr.w	ip, r1, r3
 8000af8:	eb10 000c 	adds.w	r0, r0, ip
 8000afc:	f1c3 0320 	rsb	r3, r3, #32
 8000b00:	fa01 f103 	lsl.w	r1, r1, r3
 8000b04:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b08:	d502      	bpl.n	8000b10 <__addsf3+0x78>
 8000b0a:	4249      	negs	r1, r1
 8000b0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b10:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b14:	d313      	bcc.n	8000b3e <__addsf3+0xa6>
 8000b16:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b1a:	d306      	bcc.n	8000b2a <__addsf3+0x92>
 8000b1c:	0840      	lsrs	r0, r0, #1
 8000b1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b22:	f102 0201 	add.w	r2, r2, #1
 8000b26:	2afe      	cmp	r2, #254	@ 0xfe
 8000b28:	d251      	bcs.n	8000bce <__addsf3+0x136>
 8000b2a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b32:	bf08      	it	eq
 8000b34:	f020 0001 	biceq.w	r0, r0, #1
 8000b38:	ea40 0003 	orr.w	r0, r0, r3
 8000b3c:	4770      	bx	lr
 8000b3e:	0049      	lsls	r1, r1, #1
 8000b40:	eb40 0000 	adc.w	r0, r0, r0
 8000b44:	3a01      	subs	r2, #1
 8000b46:	bf28      	it	cs
 8000b48:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b4c:	d2ed      	bcs.n	8000b2a <__addsf3+0x92>
 8000b4e:	fab0 fc80 	clz	ip, r0
 8000b52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b56:	ebb2 020c 	subs.w	r2, r2, ip
 8000b5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5e:	bfaa      	itet	ge
 8000b60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b64:	4252      	neglt	r2, r2
 8000b66:	4318      	orrge	r0, r3
 8000b68:	bfbc      	itt	lt
 8000b6a:	40d0      	lsrlt	r0, r2
 8000b6c:	4318      	orrlt	r0, r3
 8000b6e:	4770      	bx	lr
 8000b70:	f092 0f00 	teq	r2, #0
 8000b74:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b78:	bf06      	itte	eq
 8000b7a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7e:	3201      	addeq	r2, #1
 8000b80:	3b01      	subne	r3, #1
 8000b82:	e7b5      	b.n	8000af0 <__addsf3+0x58>
 8000b84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b8c:	bf18      	it	ne
 8000b8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b92:	d021      	beq.n	8000bd8 <__addsf3+0x140>
 8000b94:	ea92 0f03 	teq	r2, r3
 8000b98:	d004      	beq.n	8000ba4 <__addsf3+0x10c>
 8000b9a:	f092 0f00 	teq	r2, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	4608      	moveq	r0, r1
 8000ba2:	4770      	bx	lr
 8000ba4:	ea90 0f01 	teq	r0, r1
 8000ba8:	bf1c      	itt	ne
 8000baa:	2000      	movne	r0, #0
 8000bac:	4770      	bxne	lr
 8000bae:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bb2:	d104      	bne.n	8000bbe <__addsf3+0x126>
 8000bb4:	0040      	lsls	r0, r0, #1
 8000bb6:	bf28      	it	cs
 8000bb8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bbc:	4770      	bx	lr
 8000bbe:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bc2:	bf3c      	itt	cc
 8000bc4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc8:	4770      	bxcc	lr
 8000bca:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bce:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bd2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd6:	4770      	bx	lr
 8000bd8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bdc:	bf16      	itet	ne
 8000bde:	4608      	movne	r0, r1
 8000be0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be4:	4601      	movne	r1, r0
 8000be6:	0242      	lsls	r2, r0, #9
 8000be8:	bf06      	itte	eq
 8000bea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bee:	ea90 0f01 	teqeq	r0, r1
 8000bf2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_ui2f>:
 8000bf8:	f04f 0300 	mov.w	r3, #0
 8000bfc:	e004      	b.n	8000c08 <__aeabi_i2f+0x8>
 8000bfe:	bf00      	nop

08000c00 <__aeabi_i2f>:
 8000c00:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c04:	bf48      	it	mi
 8000c06:	4240      	negmi	r0, r0
 8000c08:	ea5f 0c00 	movs.w	ip, r0
 8000c0c:	bf08      	it	eq
 8000c0e:	4770      	bxeq	lr
 8000c10:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c14:	4601      	mov	r1, r0
 8000c16:	f04f 0000 	mov.w	r0, #0
 8000c1a:	e01c      	b.n	8000c56 <__aeabi_l2f+0x2a>

08000c1c <__aeabi_ul2f>:
 8000c1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c20:	bf08      	it	eq
 8000c22:	4770      	bxeq	lr
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	e00a      	b.n	8000c40 <__aeabi_l2f+0x14>
 8000c2a:	bf00      	nop

08000c2c <__aeabi_l2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c38:	d502      	bpl.n	8000c40 <__aeabi_l2f+0x14>
 8000c3a:	4240      	negs	r0, r0
 8000c3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c40:	ea5f 0c01 	movs.w	ip, r1
 8000c44:	bf02      	ittt	eq
 8000c46:	4684      	moveq	ip, r0
 8000c48:	4601      	moveq	r1, r0
 8000c4a:	2000      	moveq	r0, #0
 8000c4c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c50:	bf08      	it	eq
 8000c52:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c56:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c5a:	fabc f28c 	clz	r2, ip
 8000c5e:	3a08      	subs	r2, #8
 8000c60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c64:	db10      	blt.n	8000c88 <__aeabi_l2f+0x5c>
 8000c66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c70:	f1c2 0220 	rsb	r2, r2, #32
 8000c74:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c78:	fa20 f202 	lsr.w	r2, r0, r2
 8000c7c:	eb43 0002 	adc.w	r0, r3, r2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f102 0220 	add.w	r2, r2, #32
 8000c8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c90:	f1c2 0220 	rsb	r2, r2, #32
 8000c94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c98:	fa21 f202 	lsr.w	r2, r1, r2
 8000c9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ca0:	bf08      	it	eq
 8000ca2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_fmul>:
 8000ca8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cb0:	bf1e      	ittt	ne
 8000cb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb6:	ea92 0f0c 	teqne	r2, ip
 8000cba:	ea93 0f0c 	teqne	r3, ip
 8000cbe:	d06f      	beq.n	8000da0 <__aeabi_fmul+0xf8>
 8000cc0:	441a      	add	r2, r3
 8000cc2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc6:	0240      	lsls	r0, r0, #9
 8000cc8:	bf18      	it	ne
 8000cca:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cce:	d01e      	beq.n	8000d0e <__aeabi_fmul+0x66>
 8000cd0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cdc:	fba0 3101 	umull	r3, r1, r0, r1
 8000ce0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce8:	bf3e      	ittt	cc
 8000cea:	0049      	lslcc	r1, r1, #1
 8000cec:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cf0:	005b      	lslcc	r3, r3, #1
 8000cf2:	ea40 0001 	orr.w	r0, r0, r1
 8000cf6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cfa:	2afd      	cmp	r2, #253	@ 0xfd
 8000cfc:	d81d      	bhi.n	8000d3a <__aeabi_fmul+0x92>
 8000cfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d06:	bf08      	it	eq
 8000d08:	f020 0001 	biceq.w	r0, r0, #1
 8000d0c:	4770      	bx	lr
 8000d0e:	f090 0f00 	teq	r0, #0
 8000d12:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d16:	bf08      	it	eq
 8000d18:	0249      	lsleq	r1, r1, #9
 8000d1a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d22:	3a7f      	subs	r2, #127	@ 0x7f
 8000d24:	bfc2      	ittt	gt
 8000d26:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d2a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2e:	4770      	bxgt	lr
 8000d30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d34:	f04f 0300 	mov.w	r3, #0
 8000d38:	3a01      	subs	r2, #1
 8000d3a:	dc5d      	bgt.n	8000df8 <__aeabi_fmul+0x150>
 8000d3c:	f112 0f19 	cmn.w	r2, #25
 8000d40:	bfdc      	itt	le
 8000d42:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d46:	4770      	bxle	lr
 8000d48:	f1c2 0200 	rsb	r2, r2, #0
 8000d4c:	0041      	lsls	r1, r0, #1
 8000d4e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d52:	f1c2 0220 	rsb	r2, r2, #32
 8000d56:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d5a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5e:	f140 0000 	adc.w	r0, r0, #0
 8000d62:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d66:	bf08      	it	eq
 8000d68:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d6c:	4770      	bx	lr
 8000d6e:	f092 0f00 	teq	r2, #0
 8000d72:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d76:	bf02      	ittt	eq
 8000d78:	0040      	lsleq	r0, r0, #1
 8000d7a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7e:	3a01      	subeq	r2, #1
 8000d80:	d0f9      	beq.n	8000d76 <__aeabi_fmul+0xce>
 8000d82:	ea40 000c 	orr.w	r0, r0, ip
 8000d86:	f093 0f00 	teq	r3, #0
 8000d8a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8e:	bf02      	ittt	eq
 8000d90:	0049      	lsleq	r1, r1, #1
 8000d92:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d96:	3b01      	subeq	r3, #1
 8000d98:	d0f9      	beq.n	8000d8e <__aeabi_fmul+0xe6>
 8000d9a:	ea41 010c 	orr.w	r1, r1, ip
 8000d9e:	e78f      	b.n	8000cc0 <__aeabi_fmul+0x18>
 8000da0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da4:	ea92 0f0c 	teq	r2, ip
 8000da8:	bf18      	it	ne
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d00a      	beq.n	8000dc6 <__aeabi_fmul+0x11e>
 8000db0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db4:	bf18      	it	ne
 8000db6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dba:	d1d8      	bne.n	8000d6e <__aeabi_fmul+0xc6>
 8000dbc:	ea80 0001 	eor.w	r0, r0, r1
 8000dc0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc4:	4770      	bx	lr
 8000dc6:	f090 0f00 	teq	r0, #0
 8000dca:	bf17      	itett	ne
 8000dcc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dd0:	4608      	moveq	r0, r1
 8000dd2:	f091 0f00 	teqne	r1, #0
 8000dd6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dda:	d014      	beq.n	8000e06 <__aeabi_fmul+0x15e>
 8000ddc:	ea92 0f0c 	teq	r2, ip
 8000de0:	d101      	bne.n	8000de6 <__aeabi_fmul+0x13e>
 8000de2:	0242      	lsls	r2, r0, #9
 8000de4:	d10f      	bne.n	8000e06 <__aeabi_fmul+0x15e>
 8000de6:	ea93 0f0c 	teq	r3, ip
 8000dea:	d103      	bne.n	8000df4 <__aeabi_fmul+0x14c>
 8000dec:	024b      	lsls	r3, r1, #9
 8000dee:	bf18      	it	ne
 8000df0:	4608      	movne	r0, r1
 8000df2:	d108      	bne.n	8000e06 <__aeabi_fmul+0x15e>
 8000df4:	ea80 0001 	eor.w	r0, r0, r1
 8000df8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dfc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e00:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e04:	4770      	bx	lr
 8000e06:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e0a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0e:	4770      	bx	lr

08000e10 <__aeabi_fdiv>:
 8000e10:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e18:	bf1e      	ittt	ne
 8000e1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1e:	ea92 0f0c 	teqne	r2, ip
 8000e22:	ea93 0f0c 	teqne	r3, ip
 8000e26:	d069      	beq.n	8000efc <__aeabi_fdiv+0xec>
 8000e28:	eba2 0203 	sub.w	r2, r2, r3
 8000e2c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e30:	0249      	lsls	r1, r1, #9
 8000e32:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e36:	d037      	beq.n	8000ea8 <__aeabi_fdiv+0x98>
 8000e38:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e3c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e40:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e44:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e48:	428b      	cmp	r3, r1
 8000e4a:	bf38      	it	cc
 8000e4c:	005b      	lslcc	r3, r3, #1
 8000e4e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e52:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e56:	428b      	cmp	r3, r1
 8000e58:	bf24      	itt	cs
 8000e5a:	1a5b      	subcs	r3, r3, r1
 8000e5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e60:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e64:	bf24      	itt	cs
 8000e66:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e6a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e72:	bf24      	itt	cs
 8000e74:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e7c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e80:	bf24      	itt	cs
 8000e82:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e86:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e8a:	011b      	lsls	r3, r3, #4
 8000e8c:	bf18      	it	ne
 8000e8e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e92:	d1e0      	bne.n	8000e56 <__aeabi_fdiv+0x46>
 8000e94:	2afd      	cmp	r2, #253	@ 0xfd
 8000e96:	f63f af50 	bhi.w	8000d3a <__aeabi_fmul+0x92>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ea0:	bf08      	it	eq
 8000ea2:	f020 0001 	biceq.w	r0, r0, #1
 8000ea6:	4770      	bx	lr
 8000ea8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000eac:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eb0:	327f      	adds	r2, #127	@ 0x7f
 8000eb2:	bfc2      	ittt	gt
 8000eb4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ebc:	4770      	bxgt	lr
 8000ebe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ec2:	f04f 0300 	mov.w	r3, #0
 8000ec6:	3a01      	subs	r2, #1
 8000ec8:	e737      	b.n	8000d3a <__aeabi_fmul+0x92>
 8000eca:	f092 0f00 	teq	r2, #0
 8000ece:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ed2:	bf02      	ittt	eq
 8000ed4:	0040      	lsleq	r0, r0, #1
 8000ed6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eda:	3a01      	subeq	r2, #1
 8000edc:	d0f9      	beq.n	8000ed2 <__aeabi_fdiv+0xc2>
 8000ede:	ea40 000c 	orr.w	r0, r0, ip
 8000ee2:	f093 0f00 	teq	r3, #0
 8000ee6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000eea:	bf02      	ittt	eq
 8000eec:	0049      	lsleq	r1, r1, #1
 8000eee:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ef2:	3b01      	subeq	r3, #1
 8000ef4:	d0f9      	beq.n	8000eea <__aeabi_fdiv+0xda>
 8000ef6:	ea41 010c 	orr.w	r1, r1, ip
 8000efa:	e795      	b.n	8000e28 <__aeabi_fdiv+0x18>
 8000efc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f00:	ea92 0f0c 	teq	r2, ip
 8000f04:	d108      	bne.n	8000f18 <__aeabi_fdiv+0x108>
 8000f06:	0242      	lsls	r2, r0, #9
 8000f08:	f47f af7d 	bne.w	8000e06 <__aeabi_fmul+0x15e>
 8000f0c:	ea93 0f0c 	teq	r3, ip
 8000f10:	f47f af70 	bne.w	8000df4 <__aeabi_fmul+0x14c>
 8000f14:	4608      	mov	r0, r1
 8000f16:	e776      	b.n	8000e06 <__aeabi_fmul+0x15e>
 8000f18:	ea93 0f0c 	teq	r3, ip
 8000f1c:	d104      	bne.n	8000f28 <__aeabi_fdiv+0x118>
 8000f1e:	024b      	lsls	r3, r1, #9
 8000f20:	f43f af4c 	beq.w	8000dbc <__aeabi_fmul+0x114>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e76e      	b.n	8000e06 <__aeabi_fmul+0x15e>
 8000f28:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f2c:	bf18      	it	ne
 8000f2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f32:	d1ca      	bne.n	8000eca <__aeabi_fdiv+0xba>
 8000f34:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f38:	f47f af5c 	bne.w	8000df4 <__aeabi_fmul+0x14c>
 8000f3c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f40:	f47f af3c 	bne.w	8000dbc <__aeabi_fmul+0x114>
 8000f44:	e75f      	b.n	8000e06 <__aeabi_fmul+0x15e>
 8000f46:	bf00      	nop

08000f48 <__gesf2>:
 8000f48:	f04f 3cff 	mov.w	ip, #4294967295
 8000f4c:	e006      	b.n	8000f5c <__cmpsf2+0x4>
 8000f4e:	bf00      	nop

08000f50 <__lesf2>:
 8000f50:	f04f 0c01 	mov.w	ip, #1
 8000f54:	e002      	b.n	8000f5c <__cmpsf2+0x4>
 8000f56:	bf00      	nop

08000f58 <__cmpsf2>:
 8000f58:	f04f 0c01 	mov.w	ip, #1
 8000f5c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f6c:	bf18      	it	ne
 8000f6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f72:	d011      	beq.n	8000f98 <__cmpsf2+0x40>
 8000f74:	b001      	add	sp, #4
 8000f76:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f7a:	bf18      	it	ne
 8000f7c:	ea90 0f01 	teqne	r0, r1
 8000f80:	bf58      	it	pl
 8000f82:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f86:	bf88      	it	hi
 8000f88:	17c8      	asrhi	r0, r1, #31
 8000f8a:	bf38      	it	cc
 8000f8c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f90:	bf18      	it	ne
 8000f92:	f040 0001 	orrne.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f9c:	d102      	bne.n	8000fa4 <__cmpsf2+0x4c>
 8000f9e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fa2:	d105      	bne.n	8000fb0 <__cmpsf2+0x58>
 8000fa4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa8:	d1e4      	bne.n	8000f74 <__cmpsf2+0x1c>
 8000faa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fae:	d0e1      	beq.n	8000f74 <__cmpsf2+0x1c>
 8000fb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <__aeabi_cfrcmple>:
 8000fb8:	4684      	mov	ip, r0
 8000fba:	4608      	mov	r0, r1
 8000fbc:	4661      	mov	r1, ip
 8000fbe:	e7ff      	b.n	8000fc0 <__aeabi_cfcmpeq>

08000fc0 <__aeabi_cfcmpeq>:
 8000fc0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fc2:	f7ff ffc9 	bl	8000f58 <__cmpsf2>
 8000fc6:	2800      	cmp	r0, #0
 8000fc8:	bf48      	it	mi
 8000fca:	f110 0f00 	cmnmi.w	r0, #0
 8000fce:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fd0 <__aeabi_fcmpeq>:
 8000fd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd4:	f7ff fff4 	bl	8000fc0 <__aeabi_cfcmpeq>
 8000fd8:	bf0c      	ite	eq
 8000fda:	2001      	moveq	r0, #1
 8000fdc:	2000      	movne	r0, #0
 8000fde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_fcmplt>:
 8000fe4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe8:	f7ff ffea 	bl	8000fc0 <__aeabi_cfcmpeq>
 8000fec:	bf34      	ite	cc
 8000fee:	2001      	movcc	r0, #1
 8000ff0:	2000      	movcs	r0, #0
 8000ff2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_fcmple>:
 8000ff8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ffc:	f7ff ffe0 	bl	8000fc0 <__aeabi_cfcmpeq>
 8001000:	bf94      	ite	ls
 8001002:	2001      	movls	r0, #1
 8001004:	2000      	movhi	r0, #0
 8001006:	f85d fb08 	ldr.w	pc, [sp], #8
 800100a:	bf00      	nop

0800100c <__aeabi_fcmpge>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff ffd2 	bl	8000fb8 <__aeabi_cfrcmple>
 8001014:	bf94      	ite	ls
 8001016:	2001      	movls	r0, #1
 8001018:	2000      	movhi	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmpgt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffc8 	bl	8000fb8 <__aeabi_cfrcmple>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_f2iz>:
 8001034:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001038:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800103c:	d30f      	bcc.n	800105e <__aeabi_f2iz+0x2a>
 800103e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001042:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001046:	d90d      	bls.n	8001064 <__aeabi_f2iz+0x30>
 8001048:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800104c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001050:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001054:	fa23 f002 	lsr.w	r0, r3, r2
 8001058:	bf18      	it	ne
 800105a:	4240      	negne	r0, r0
 800105c:	4770      	bx	lr
 800105e:	f04f 0000 	mov.w	r0, #0
 8001062:	4770      	bx	lr
 8001064:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001068:	d101      	bne.n	800106e <__aeabi_f2iz+0x3a>
 800106a:	0242      	lsls	r2, r0, #9
 800106c:	d105      	bne.n	800107a <__aeabi_f2iz+0x46>
 800106e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001072:	bf08      	it	eq
 8001074:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001078:	4770      	bx	lr
 800107a:	f04f 0000 	mov.w	r0, #0
 800107e:	4770      	bx	lr

08001080 <StartMeasure>:

//         UART?


//     DMA.
void StartMeasure(){
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	// 1.     DMA   ADC_BUFFER_SIZE? .
	    //  HAL_ADC_Start_DMA()   ,
	    //  DMA   .
	    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)AdcConvBuf, ADC_BUFFER_SIZE);
 8001084:	2228      	movs	r2, #40	@ 0x28
 8001086:	4903      	ldr	r1, [pc, #12]	@ (8001094 <StartMeasure+0x14>)
 8001088:	4803      	ldr	r0, [pc, #12]	@ (8001098 <StartMeasure+0x18>)
 800108a:	f001 fe1b 	bl	8002cc4 <HAL_ADC_Start_DMA>

}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	200000a0 	.word	0x200000a0
 8001098:	200003a8 	.word	0x200003a8

0800109c <VoltageCalc>:

//   
//U =  (result/4096)*3,3 = result * 0.0008057
//      .
float VoltageCalc(){
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
	uint32_t SumMas = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
	float U = 0;
 80010a6:	f04f 0300 	mov.w	r3, #0
 80010aa:	607b      	str	r3, [r7, #4]
	for(uint32_t i = 0; i < ADC_BUFFER_SIZE; i++){
 80010ac:	2300      	movs	r3, #0
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	e00a      	b.n	80010c8 <VoltageCalc+0x2c>
		SumMas += AdcConvBuf[i];
 80010b2:	4a11      	ldr	r2, [pc, #68]	@ (80010f8 <VoltageCalc+0x5c>)
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010ba:	461a      	mov	r2, r3
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	4413      	add	r3, r2
 80010c0:	60fb      	str	r3, [r7, #12]
	for(uint32_t i = 0; i < ADC_BUFFER_SIZE; i++){
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	3301      	adds	r3, #1
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	2b27      	cmp	r3, #39	@ 0x27
 80010cc:	d9f1      	bls.n	80010b2 <VoltageCalc+0x16>
	}
	U = ((float)SumMas)/((float)ADC_BUFFER_SIZE);
 80010ce:	68f8      	ldr	r0, [r7, #12]
 80010d0:	f7ff fd92 	bl	8000bf8 <__aeabi_ui2f>
 80010d4:	4603      	mov	r3, r0
 80010d6:	4909      	ldr	r1, [pc, #36]	@ (80010fc <VoltageCalc+0x60>)
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fe99 	bl	8000e10 <__aeabi_fdiv>
 80010de:	4603      	mov	r3, r0
 80010e0:	607b      	str	r3, [r7, #4]
	U *= 0.0008057f;
 80010e2:	4907      	ldr	r1, [pc, #28]	@ (8001100 <VoltageCalc+0x64>)
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff fddf 	bl	8000ca8 <__aeabi_fmul>
 80010ea:	4603      	mov	r3, r0
 80010ec:	607b      	str	r3, [r7, #4]
	return U;
 80010ee:	687b      	ldr	r3, [r7, #4]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	200000a0 	.word	0x200000a0
 80010fc:	42200000 	.word	0x42200000
 8001100:	3a53359d 	.word	0x3a53359d

08001104 <HAL_ADC_ConvCpltCallback>:
//    ,        


//     
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken;
  if(hadc->Instance == ADC1)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a08      	ldr	r2, [pc, #32]	@ (8001134 <HAL_ADC_ConvCpltCallback+0x30>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d10a      	bne.n	800112c <HAL_ADC_ConvCpltCallback+0x28>
  {
    // :    DMA,    
    //       .
    //       ,   .
    HAL_ADC_Stop_DMA(&hadc1); //   ?
 8001116:	4808      	ldr	r0, [pc, #32]	@ (8001138 <HAL_ADC_ConvCpltCallback+0x34>)
 8001118:	f001 feb2 	bl	8002e80 <HAL_ADC_Stop_DMA>

    //   .
    xSemaphoreGiveFromISR(SemDMA_VoltMeasHandle,&xHigherPriorityTaskWoken);
 800111c:	4b07      	ldr	r3, [pc, #28]	@ (800113c <HAL_ADC_ConvCpltCallback+0x38>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f107 020c 	add.w	r2, r7, #12
 8001124:	4611      	mov	r1, r2
 8001126:	4618      	mov	r0, r3
 8001128:	f006 fb9c 	bl	8007864 <xQueueGiveFromISR>
  }
}
 800112c:	bf00      	nop
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40012400 	.word	0x40012400
 8001138:	200003a8 	.word	0x200003a8
 800113c:	20000608 	.word	0x20000608

08001140 <HAL_GPIO_EXTI_Callback>:
//       
uint8_t BatteryStatus = 0;

//        .
//    (DMA   )
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	80fb      	strh	r3, [r7, #6]
//	IT_GPIO_Handl(GPIO_Pin);
	if(GPIO_Pin == DIO0_Pin){
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	2b80      	cmp	r3, #128	@ 0x80
 800114e:	d116      	bne.n	800117e <HAL_GPIO_EXTI_Callback+0x3e>
//		RxContLoRaCmpl(ComArr1,&hspi1);
		BaseType_t xHigherPriorityTaskWoken;
		xSemaphoreGiveFromISR(SemDMA_LoRaHandle,&xHigherPriorityTaskWoken);
 8001150:	4b0d      	ldr	r3, [pc, #52]	@ (8001188 <HAL_GPIO_EXTI_Callback+0x48>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f107 020c 	add.w	r2, r7, #12
 8001158:	4611      	mov	r1, r2
 800115a:	4618      	mov	r0, r3
 800115c:	f006 fb82 	bl	8007864 <xQueueGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d007      	beq.n	8001176 <HAL_GPIO_EXTI_Callback+0x36>
 8001166:	4b09      	ldr	r3, [pc, #36]	@ (800118c <HAL_GPIO_EXTI_Callback+0x4c>)
 8001168:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800116c:	601a      	str	r2, [r3, #0]
 800116e:	f3bf 8f4f 	dsb	sy
 8001172:	f3bf 8f6f 	isb	sy
//		RxContLoRaCmplV2(&hspi1);
		RxContLoRaCmpl(ComArr1, &hspi1);
 8001176:	4906      	ldr	r1, [pc, #24]	@ (8001190 <HAL_GPIO_EXTI_Callback+0x50>)
 8001178:	4806      	ldr	r0, [pc, #24]	@ (8001194 <HAL_GPIO_EXTI_Callback+0x54>)
 800117a:	f008 fc3b 	bl	80099f4 <RxContLoRaCmpl>
		//      ?
	}

}
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200005fc 	.word	0x200005fc
 800118c:	e000ed04 	.word	0xe000ed04
 8001190:	2000041c 	.word	0x2000041c
 8001194:	2000324c 	.word	0x2000324c

08001198 <CalcRxCommands>:
//	}
//}

//  RxContLoRaCmplV2   ComArr1  
//          .
void CalcRxCommands(){
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
	static int32_t BufComArr1;

	BufComArr1 = (int8_t) ComArr1[ACCELER];
 800119c:	4b24      	ldr	r3, [pc, #144]	@ (8001230 <CalcRxCommands+0x98>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b25b      	sxtb	r3, r3
 80011a2:	461a      	mov	r2, r3
 80011a4:	4b23      	ldr	r3, [pc, #140]	@ (8001234 <CalcRxCommands+0x9c>)
 80011a6:	601a      	str	r2, [r3, #0]
	CheckRange(&BufComArr1, &Acceleration);
 80011a8:	4923      	ldr	r1, [pc, #140]	@ (8001238 <CalcRxCommands+0xa0>)
 80011aa:	4822      	ldr	r0, [pc, #136]	@ (8001234 <CalcRxCommands+0x9c>)
 80011ac:	f000 f854 	bl	8001258 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[STEER_TURN] + (int8_t)ComArr1[STEER_TRIM]);
 80011b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001230 <CalcRxCommands+0x98>)
 80011b2:	785b      	ldrb	r3, [r3, #1]
 80011b4:	b25b      	sxtb	r3, r3
 80011b6:	461a      	mov	r2, r3
 80011b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001230 <CalcRxCommands+0x98>)
 80011ba:	791b      	ldrb	r3, [r3, #4]
 80011bc:	b25b      	sxtb	r3, r3
 80011be:	4413      	add	r3, r2
 80011c0:	4a1c      	ldr	r2, [pc, #112]	@ (8001234 <CalcRxCommands+0x9c>)
 80011c2:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &SteerTurn);
 80011c4:	491d      	ldr	r1, [pc, #116]	@ (800123c <CalcRxCommands+0xa4>)
 80011c6:	481b      	ldr	r0, [pc, #108]	@ (8001234 <CalcRxCommands+0x9c>)
 80011c8:	f000 f846 	bl	8001258 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[CAM_HORIZONT] + (int8_t)ComArr1[CAM_TRIM_HORIZ]);
 80011cc:	4b18      	ldr	r3, [pc, #96]	@ (8001230 <CalcRxCommands+0x98>)
 80011ce:	789b      	ldrb	r3, [r3, #2]
 80011d0:	b25b      	sxtb	r3, r3
 80011d2:	461a      	mov	r2, r3
 80011d4:	4b16      	ldr	r3, [pc, #88]	@ (8001230 <CalcRxCommands+0x98>)
 80011d6:	795b      	ldrb	r3, [r3, #5]
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	4413      	add	r3, r2
 80011dc:	4a15      	ldr	r2, [pc, #84]	@ (8001234 <CalcRxCommands+0x9c>)
 80011de:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &CamHorizont);
 80011e0:	4917      	ldr	r1, [pc, #92]	@ (8001240 <CalcRxCommands+0xa8>)
 80011e2:	4814      	ldr	r0, [pc, #80]	@ (8001234 <CalcRxCommands+0x9c>)
 80011e4:	f000 f838 	bl	8001258 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[CAM_VERTICAL] + (int8_t)ComArr1[CAM_TRIM_VERT]);
 80011e8:	4b11      	ldr	r3, [pc, #68]	@ (8001230 <CalcRxCommands+0x98>)
 80011ea:	78db      	ldrb	r3, [r3, #3]
 80011ec:	b25b      	sxtb	r3, r3
 80011ee:	461a      	mov	r2, r3
 80011f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001230 <CalcRxCommands+0x98>)
 80011f2:	799b      	ldrb	r3, [r3, #6]
 80011f4:	b25b      	sxtb	r3, r3
 80011f6:	4413      	add	r3, r2
 80011f8:	4a0e      	ldr	r2, [pc, #56]	@ (8001234 <CalcRxCommands+0x9c>)
 80011fa:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &CamVertical);
 80011fc:	4911      	ldr	r1, [pc, #68]	@ (8001244 <CalcRxCommands+0xac>)
 80011fe:	480d      	ldr	r0, [pc, #52]	@ (8001234 <CalcRxCommands+0x9c>)
 8001200:	f000 f82a 	bl	8001258 <CheckRange>

	HeadLights = (int8_t)ComArr1[HEADLIGHTS];
 8001204:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <CalcRxCommands+0x98>)
 8001206:	79db      	ldrb	r3, [r3, #7]
 8001208:	b25a      	sxtb	r2, r3
 800120a:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <CalcRxCommands+0xb0>)
 800120c:	701a      	strb	r2, [r3, #0]
	Load1 = (int8_t)ComArr1[LOAD1];
 800120e:	4b08      	ldr	r3, [pc, #32]	@ (8001230 <CalcRxCommands+0x98>)
 8001210:	7a1b      	ldrb	r3, [r3, #8]
 8001212:	b25a      	sxtb	r2, r3
 8001214:	4b0d      	ldr	r3, [pc, #52]	@ (800124c <CalcRxCommands+0xb4>)
 8001216:	701a      	strb	r2, [r3, #0]
	Load2 = (int8_t)ComArr1[LOAD2];
 8001218:	4b05      	ldr	r3, [pc, #20]	@ (8001230 <CalcRxCommands+0x98>)
 800121a:	7a5b      	ldrb	r3, [r3, #9]
 800121c:	b25a      	sxtb	r2, r3
 800121e:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <CalcRxCommands+0xb8>)
 8001220:	701a      	strb	r2, [r3, #0]
	CamHome = (int8_t)ComArr1[CAM_HOME];
 8001222:	4b03      	ldr	r3, [pc, #12]	@ (8001230 <CalcRxCommands+0x98>)
 8001224:	7a9b      	ldrb	r3, [r3, #10]
 8001226:	b25a      	sxtb	r2, r3
 8001228:	4b0a      	ldr	r3, [pc, #40]	@ (8001254 <CalcRxCommands+0xbc>)
 800122a:	701a      	strb	r2, [r3, #0]


}
 800122c:	bf00      	nop
 800122e:	bd80      	pop	{r7, pc}
 8001230:	2000324c 	.word	0x2000324c
 8001234:	20000104 	.word	0x20000104
 8001238:	200000f0 	.word	0x200000f0
 800123c:	200000f1 	.word	0x200000f1
 8001240:	200000f2 	.word	0x200000f2
 8001244:	200000f3 	.word	0x200000f3
 8001248:	200000f4 	.word	0x200000f4
 800124c:	200000f5 	.word	0x200000f5
 8001250:	200000f6 	.word	0x200000f6
 8001254:	200000f7 	.word	0x200000f7

08001258 <CheckRange>:

//    (int8_t)
// BufComArr1  
// Command  .
void CheckRange(int32_t *BufComArr1, int8_t *Command){
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
	int32_t value = *BufComArr1;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	60fb      	str	r3, [r7, #12]
	if(value > 127){
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2b7f      	cmp	r3, #127	@ 0x7f
 800126c:	dd03      	ble.n	8001276 <CheckRange+0x1e>
		*Command = 127;
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	227f      	movs	r2, #127	@ 0x7f
 8001272:	701a      	strb	r2, [r3, #0]
		if(value < -128){
			*Command = -128;
		}
		else *Command = (int8_t)value;
	}
}
 8001274:	e00b      	b.n	800128e <CheckRange+0x36>
		if(value < -128){
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 800127c:	da03      	bge.n	8001286 <CheckRange+0x2e>
			*Command = -128;
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	2280      	movs	r2, #128	@ 0x80
 8001282:	701a      	strb	r2, [r3, #0]
}
 8001284:	e003      	b.n	800128e <CheckRange+0x36>
		else *Command = (int8_t)value;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	b25a      	sxtb	r2, r3
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	701a      	strb	r2, [r3, #0]
}
 800128e:	bf00      	nop
 8001290:	3714      	adds	r7, #20
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr

08001298 <HAL_TIM_PeriodElapsedCallback>:

//    ,   .

//      .
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken;

  if (htim->Instance == TIM1)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a27      	ldr	r2, [pc, #156]	@ (8001344 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d148      	bne.n	800133c <HAL_TIM_PeriodElapsedCallback+0xa4>
  {
	  if(NumSuccessPack == 0){
 80012aa:	4b27      	ldr	r3, [pc, #156]	@ (8001348 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d113      	bne.n	80012da <HAL_TIM_PeriodElapsedCallback+0x42>
		  //       (  )
			xSemaphoreGiveFromISR(Sem_Time_RxErrHandle,&xHigherPriorityTaskWoken);
 80012b2:	4b26      	ldr	r3, [pc, #152]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f107 020c 	add.w	r2, r7, #12
 80012ba:	4611      	mov	r1, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f006 fad1 	bl	8007864 <xQueueGiveFromISR>
			portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d02e      	beq.n	8001326 <HAL_TIM_PeriodElapsedCallback+0x8e>
 80012c8:	4b21      	ldr	r3, [pc, #132]	@ (8001350 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80012ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	f3bf 8f4f 	dsb	sy
 80012d4:	f3bf 8f6f 	isb	sy
 80012d8:	e025      	b.n	8001326 <HAL_TIM_PeriodElapsedCallback+0x8e>
	  }
	  else {
		  if(PayLoadCRCError > NumSuccessPack){
 80012da:	4b1e      	ldr	r3, [pc, #120]	@ (8001354 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d913      	bls.n	800130e <HAL_TIM_PeriodElapsedCallback+0x76>
			  //      .
				xSemaphoreGiveFromISR(Sem_Time_RxErrHandle,&xHigherPriorityTaskWoken);
 80012e6:	4b19      	ldr	r3, [pc, #100]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f107 020c 	add.w	r2, r7, #12
 80012ee:	4611      	mov	r1, r2
 80012f0:	4618      	mov	r0, r3
 80012f2:	f006 fab7 	bl	8007864 <xQueueGiveFromISR>
				portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d014      	beq.n	8001326 <HAL_TIM_PeriodElapsedCallback+0x8e>
 80012fc:	4b14      	ldr	r3, [pc, #80]	@ (8001350 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80012fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	f3bf 8f4f 	dsb	sy
 8001308:	f3bf 8f6f 	isb	sy
 800130c:	e00b      	b.n	8001326 <HAL_TIM_PeriodElapsedCallback+0x8e>
		  }
		  else{
			  //         
			  if(BatteryStatus == VOLT_OK){
 800130e:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d107      	bne.n	8001326 <HAL_TIM_PeriodElapsedCallback+0x8e>
					xSemaphoreGiveFromISR(SemControlTaskHandle,&xHigherPriorityTaskWoken);
 8001316:	4b11      	ldr	r3, [pc, #68]	@ (800135c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f107 020c 	add.w	r2, r7, #12
 800131e:	4611      	mov	r1, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f006 fa9f 	bl	8007864 <xQueueGiveFromISR>
			  }
		  }
	  }
//	       .   .

	  OutputNumSuccessPack = (int8_t)NumSuccessPack;
 8001326:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	b25a      	sxtb	r2, r3
 800132c:	4b0c      	ldr	r3, [pc, #48]	@ (8001360 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800132e:	701a      	strb	r2, [r3, #0]
	  NumSuccessPack = 	0;
 8001330:	4b05      	ldr	r3, [pc, #20]	@ (8001348 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
	  PayLoadCRCError = 0;
 8001336:	4b07      	ldr	r3, [pc, #28]	@ (8001354 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
  }
}
 800133c:	bf00      	nop
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40012c00 	.word	0x40012c00
 8001348:	200000fc 	.word	0x200000fc
 800134c:	20000604 	.word	0x20000604
 8001350:	e000ed04 	.word	0xe000ed04
 8001354:	200000f8 	.word	0x200000f8
 8001358:	20000101 	.word	0x20000101
 800135c:	2000060c 	.word	0x2000060c
 8001360:	20000100 	.word	0x20000100

08001364 <ZeroCommArr>:

//    .
void ZeroCommArr(){
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
	int8_t Zero = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	71fb      	strb	r3, [r7, #7]

	Acceleration = Zero;
 800136e:	4a0e      	ldr	r2, [pc, #56]	@ (80013a8 <ZeroCommArr+0x44>)
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	7013      	strb	r3, [r2, #0]
	SteerTurn 	= Zero;
 8001374:	4a0d      	ldr	r2, [pc, #52]	@ (80013ac <ZeroCommArr+0x48>)
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	7013      	strb	r3, [r2, #0]
	CamHorizont = Zero;
 800137a:	4a0d      	ldr	r2, [pc, #52]	@ (80013b0 <ZeroCommArr+0x4c>)
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	7013      	strb	r3, [r2, #0]
	CamVertical	= Zero;
 8001380:	4a0c      	ldr	r2, [pc, #48]	@ (80013b4 <ZeroCommArr+0x50>)
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	7013      	strb	r3, [r2, #0]
	HeadLights	= Zero;
 8001386:	4a0c      	ldr	r2, [pc, #48]	@ (80013b8 <ZeroCommArr+0x54>)
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	7013      	strb	r3, [r2, #0]
	Load1		= Zero;
 800138c:	4a0b      	ldr	r2, [pc, #44]	@ (80013bc <ZeroCommArr+0x58>)
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	7013      	strb	r3, [r2, #0]
	Load2		= Zero;
 8001392:	4a0b      	ldr	r2, [pc, #44]	@ (80013c0 <ZeroCommArr+0x5c>)
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	7013      	strb	r3, [r2, #0]
	CamHome		= Zero;
 8001398:	4a0a      	ldr	r2, [pc, #40]	@ (80013c4 <ZeroCommArr+0x60>)
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	7013      	strb	r3, [r2, #0]
}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr
 80013a8:	200000f0 	.word	0x200000f0
 80013ac:	200000f1 	.word	0x200000f1
 80013b0:	200000f2 	.word	0x200000f2
 80013b4:	200000f3 	.word	0x200000f3
 80013b8:	200000f4 	.word	0x200000f4
 80013bc:	200000f5 	.word	0x200000f5
 80013c0:	200000f6 	.word	0x200000f6
 80013c4:	200000f7 	.word	0x200000f7

080013c8 <CheckBatVolt>:

//    ,        
uint8_t CheckBatVolt(float U){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	if(U < WARNING_BAT_VOLTAGE){
 80013d0:	490b      	ldr	r1, [pc, #44]	@ (8001400 <CheckBatVolt+0x38>)
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7ff fe06 	bl	8000fe4 <__aeabi_fcmplt>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d00a      	beq.n	80013f4 <CheckBatVolt+0x2c>
		if(U < SHUTDOWN_BAT_VOLTAGE){
 80013de:	4909      	ldr	r1, [pc, #36]	@ (8001404 <CheckBatVolt+0x3c>)
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f7ff fdff 	bl	8000fe4 <__aeabi_fcmplt>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <CheckBatVolt+0x28>
			return VOLT_SHUTDOWN;
 80013ec:	2302      	movs	r3, #2
 80013ee:	e002      	b.n	80013f6 <CheckBatVolt+0x2e>
		}
		else return VOLT_CAUTION;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e000      	b.n	80013f6 <CheckBatVolt+0x2e>
	}
	else return VOLT_OK;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40047ae1 	.word	0x40047ae1
 8001404:	3ff70a3d 	.word	0x3ff70a3d

08001408 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	4a06      	ldr	r2, [pc, #24]	@ (8001430 <vApplicationGetIdleTaskMemory+0x28>)
 8001418:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	4a05      	ldr	r2, [pc, #20]	@ (8001434 <vApplicationGetIdleTaskMemory+0x2c>)
 800141e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2280      	movs	r2, #128	@ 0x80
 8001424:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001426:	bf00      	nop
 8001428:	3714      	adds	r7, #20
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr
 8001430:	20000108 	.word	0x20000108
 8001434:	200001a8 	.word	0x200001a8

08001438 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001438:	b5b0      	push	{r4, r5, r7, lr}
 800143a:	b0ca      	sub	sp, #296	@ 0x128
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800143e:	f001 fae3 	bl	8002a08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001442:	f000 f949 	bl	80016d8 <SystemClock_Config>
//  osSemaphoreDef(SemDMA_LoRa);
//  SemDMA_LoRaHandle = osSemaphoreCreate(osSemaphore(SemDMA_LoRa), 1);
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001446:	f000 fba7 	bl	8001b98 <MX_GPIO_Init>
  MX_DMA_Init();
 800144a:	f000 fb7f 	bl	8001b4c <MX_DMA_Init>
  MX_TIM3_Init();
 800144e:	f000 faed 	bl	8001a2c <MX_TIM3_Init>
  MX_TIM2_Init();
 8001452:	f000 fa71 	bl	8001938 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001456:	f000 f9e7 	bl	8001828 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800145a:	f000 fb4b 	bl	8001af4 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800145e:	f000 fa19 	bl	8001894 <MX_TIM1_Init>
  MX_ADC1_Init();
 8001462:	f000 f995 	bl	8001790 <MX_ADC1_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of SemDMA_LoRa */
  osSemaphoreDef(SemDMA_LoRa);
 8001466:	2300      	movs	r3, #0
 8001468:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800146c:	2300      	movs	r3, #0
 800146e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  SemDMA_LoRaHandle = osSemaphoreCreate(osSemaphore(SemDMA_LoRa), 1);
 8001472:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001476:	2101      	movs	r1, #1
 8001478:	4618      	mov	r0, r3
 800147a:	f005 fe7e 	bl	800717a <osSemaphoreCreate>
 800147e:	4603      	mov	r3, r0
 8001480:	4a7e      	ldr	r2, [pc, #504]	@ (800167c <main+0x244>)
 8001482:	6013      	str	r3, [r2, #0]

  /* definition and creation of SemDMA_UART */
  osSemaphoreDef(SemDMA_UART);
 8001484:	2300      	movs	r3, #0
 8001486:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800148a:	2300      	movs	r3, #0
 800148c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  SemDMA_UARTHandle = osSemaphoreCreate(osSemaphore(SemDMA_UART), 1);
 8001490:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001494:	2101      	movs	r1, #1
 8001496:	4618      	mov	r0, r3
 8001498:	f005 fe6f 	bl	800717a <osSemaphoreCreate>
 800149c:	4603      	mov	r3, r0
 800149e:	4a78      	ldr	r2, [pc, #480]	@ (8001680 <main+0x248>)
 80014a0:	6013      	str	r3, [r2, #0]

  /* definition and creation of Sem_Time_RxErr */
  osSemaphoreDef(Sem_Time_RxErr);
 80014a2:	2300      	movs	r3, #0
 80014a4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80014a8:	2300      	movs	r3, #0
 80014aa:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  Sem_Time_RxErrHandle = osSemaphoreCreate(osSemaphore(Sem_Time_RxErr), 1);
 80014ae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80014b2:	2101      	movs	r1, #1
 80014b4:	4618      	mov	r0, r3
 80014b6:	f005 fe60 	bl	800717a <osSemaphoreCreate>
 80014ba:	4603      	mov	r3, r0
 80014bc:	4a71      	ldr	r2, [pc, #452]	@ (8001684 <main+0x24c>)
 80014be:	6013      	str	r3, [r2, #0]

  /* definition and creation of SemDMA_VoltMeas */
  osSemaphoreDef(SemDMA_VoltMeas);
 80014c0:	2300      	movs	r3, #0
 80014c2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80014c6:	2300      	movs	r3, #0
 80014c8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  SemDMA_VoltMeasHandle = osSemaphoreCreate(osSemaphore(SemDMA_VoltMeas), 1);
 80014cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80014d0:	2101      	movs	r1, #1
 80014d2:	4618      	mov	r0, r3
 80014d4:	f005 fe51 	bl	800717a <osSemaphoreCreate>
 80014d8:	4603      	mov	r3, r0
 80014da:	4a6b      	ldr	r2, [pc, #428]	@ (8001688 <main+0x250>)
 80014dc:	6013      	str	r3, [r2, #0]

  /* definition and creation of SemControlTask */
  osSemaphoreDef(SemControlTask);
 80014de:	2300      	movs	r3, #0
 80014e0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80014e4:	2300      	movs	r3, #0
 80014e6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  SemControlTaskHandle = osSemaphoreCreate(osSemaphore(SemControlTask), 1);
 80014ea:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80014ee:	2101      	movs	r1, #1
 80014f0:	4618      	mov	r0, r3
 80014f2:	f005 fe42 	bl	800717a <osSemaphoreCreate>
 80014f6:	4603      	mov	r3, r0
 80014f8:	4a64      	ldr	r2, [pc, #400]	@ (800168c <main+0x254>)
 80014fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  osSemaphoreWait(SemControlTaskHandle, 0);
 80014fc:	4b63      	ldr	r3, [pc, #396]	@ (800168c <main+0x254>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2100      	movs	r1, #0
 8001502:	4618      	mov	r0, r3
 8001504:	f005 fe6c 	bl	80071e0 <osSemaphoreWait>
  osSemaphoreWait(SemDMA_VoltMeasHandle, 0);
 8001508:	4b5f      	ldr	r3, [pc, #380]	@ (8001688 <main+0x250>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2100      	movs	r1, #0
 800150e:	4618      	mov	r0, r3
 8001510:	f005 fe66 	bl	80071e0 <osSemaphoreWait>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Servo */
  osThreadDef(Servo, StartServo, osPriorityLow, 0, 150);
 8001514:	4b5e      	ldr	r3, [pc, #376]	@ (8001690 <main+0x258>)
 8001516:	f107 04e4 	add.w	r4, r7, #228	@ 0xe4
 800151a:	461d      	mov	r5, r3
 800151c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800151e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001520:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001524:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ServoHandle = osThreadCreate(osThread(Servo), NULL);
 8001528:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800152c:	2100      	movs	r1, #0
 800152e:	4618      	mov	r0, r3
 8001530:	f005 fdc3 	bl	80070ba <osThreadCreate>
 8001534:	4603      	mov	r3, r0
 8001536:	4a57      	ldr	r2, [pc, #348]	@ (8001694 <main+0x25c>)
 8001538:	6013      	str	r3, [r2, #0]

  /* definition and creation of Servo2 */
  osThreadDef(Servo2, StartServo2, osPriorityLow, 0, 150);
 800153a:	4b57      	ldr	r3, [pc, #348]	@ (8001698 <main+0x260>)
 800153c:	f107 04c8 	add.w	r4, r7, #200	@ 0xc8
 8001540:	461d      	mov	r5, r3
 8001542:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001544:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001546:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800154a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Servo2Handle = osThreadCreate(osThread(Servo2), NULL);
 800154e:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001552:	2100      	movs	r1, #0
 8001554:	4618      	mov	r0, r3
 8001556:	f005 fdb0 	bl	80070ba <osThreadCreate>
 800155a:	4603      	mov	r3, r0
 800155c:	4a4f      	ldr	r2, [pc, #316]	@ (800169c <main+0x264>)
 800155e:	6013      	str	r3, [r2, #0]

  /* definition and creation of EngineTest */
  osThreadDef(EngineTest, StartEngineTest, osPriorityBelowNormal, 0, 150);
 8001560:	4b4f      	ldr	r3, [pc, #316]	@ (80016a0 <main+0x268>)
 8001562:	f107 04ac 	add.w	r4, r7, #172	@ 0xac
 8001566:	461d      	mov	r5, r3
 8001568:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800156a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800156c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001570:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  EngineTestHandle = osThreadCreate(osThread(EngineTest), NULL);
 8001574:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001578:	2100      	movs	r1, #0
 800157a:	4618      	mov	r0, r3
 800157c:	f005 fd9d 	bl	80070ba <osThreadCreate>
 8001580:	4603      	mov	r3, r0
 8001582:	4a48      	ldr	r2, [pc, #288]	@ (80016a4 <main+0x26c>)
 8001584:	6013      	str	r3, [r2, #0]

  /* definition and creation of LoRaRx */
  osThreadDef(LoRaRx, StartLoRaRx, osPriorityAboveNormal, 0, 300);
 8001586:	4b48      	ldr	r3, [pc, #288]	@ (80016a8 <main+0x270>)
 8001588:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 800158c:	461d      	mov	r5, r3
 800158e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001590:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001592:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001596:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LoRaRxHandle = osThreadCreate(osThread(LoRaRx), NULL);
 800159a:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800159e:	2100      	movs	r1, #0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f005 fd8a 	bl	80070ba <osThreadCreate>
 80015a6:	4603      	mov	r3, r0
 80015a8:	4a40      	ldr	r2, [pc, #256]	@ (80016ac <main+0x274>)
 80015aa:	6013      	str	r3, [r2, #0]
  /* definition and creation of OutUart */
//  osThreadDef(OutUart, StartOutUart, osPriorityLow, 0, 512);
//  OutUartHandle = osThreadCreate(osThread(OutUart), NULL);

  /* definition and creation of RxError */
  osThreadDef(RxError, StartRxError, osPriorityNormal, 0, 300);
 80015ac:	4b40      	ldr	r3, [pc, #256]	@ (80016b0 <main+0x278>)
 80015ae:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 80015b2:	461d      	mov	r5, r3
 80015b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RxErrorHandle = osThreadCreate(osThread(RxError), NULL);
 80015c0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80015c4:	2100      	movs	r1, #0
 80015c6:	4618      	mov	r0, r3
 80015c8:	f005 fd77 	bl	80070ba <osThreadCreate>
 80015cc:	4603      	mov	r3, r0
 80015ce:	4a39      	ldr	r2, [pc, #228]	@ (80016b4 <main+0x27c>)
 80015d0:	6013      	str	r3, [r2, #0]

  /* definition and creation of VoltMeas */
  osThreadDef(VoltMeas, StartVoltMeas, osPriorityLow, 0, 256);
 80015d2:	4b39      	ldr	r3, [pc, #228]	@ (80016b8 <main+0x280>)
 80015d4:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 80015d8:	461d      	mov	r5, r3
 80015da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  VoltMeasHandle = osThreadCreate(osThread(VoltMeas), NULL);
 80015e6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80015ea:	2100      	movs	r1, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f005 fd64 	bl	80070ba <osThreadCreate>
 80015f2:	4603      	mov	r3, r0
 80015f4:	4a31      	ldr	r2, [pc, #196]	@ (80016bc <main+0x284>)
 80015f6:	6013      	str	r3, [r2, #0]

  /* definition and creation of LightSignal */
  osThreadDef(LightSignal, StartLightSignal, osPriorityLow, 0, 128);
 80015f8:	4b31      	ldr	r3, [pc, #196]	@ (80016c0 <main+0x288>)
 80015fa:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80015fe:	461d      	mov	r5, r3
 8001600:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001602:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001604:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001608:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LightSignalHandle = osThreadCreate(osThread(LightSignal), NULL);
 800160c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f005 fd51 	bl	80070ba <osThreadCreate>
 8001618:	4603      	mov	r3, r0
 800161a:	4a2a      	ldr	r2, [pc, #168]	@ (80016c4 <main+0x28c>)
 800161c:	6013      	str	r3, [r2, #0]

  /* definition and creation of SoundAlarm */
  osThreadDef(SoundAlarm, StartSoundAlarm, osPriorityLow, 0, 128);
 800161e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001622:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001626:	4a28      	ldr	r2, [pc, #160]	@ (80016c8 <main+0x290>)
 8001628:	461c      	mov	r4, r3
 800162a:	4615      	mov	r5, r2
 800162c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800162e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001630:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001634:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SoundAlarmHandle = osThreadCreate(osThread(SoundAlarm), NULL);
 8001638:	f107 0320 	add.w	r3, r7, #32
 800163c:	2100      	movs	r1, #0
 800163e:	4618      	mov	r0, r3
 8001640:	f005 fd3b 	bl	80070ba <osThreadCreate>
 8001644:	4603      	mov	r3, r0
 8001646:	4a21      	ldr	r2, [pc, #132]	@ (80016cc <main+0x294>)
 8001648:	6013      	str	r3, [r2, #0]

  /* definition and creation of ControlTask */
  osThreadDef(ControlTask, StartControlTask, osPriorityHigh, 0, 200);
 800164a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800164e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001652:	4a1f      	ldr	r2, [pc, #124]	@ (80016d0 <main+0x298>)
 8001654:	461c      	mov	r4, r3
 8001656:	4615      	mov	r5, r2
 8001658:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800165a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800165c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001660:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControlTaskHandle = osThreadCreate(osThread(ControlTask), NULL);
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	2100      	movs	r1, #0
 8001668:	4618      	mov	r0, r3
 800166a:	f005 fd26 	bl	80070ba <osThreadCreate>
 800166e:	4603      	mov	r3, r0
 8001670:	4a18      	ldr	r2, [pc, #96]	@ (80016d4 <main+0x29c>)
 8001672:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001674:	f005 fd1a 	bl	80070ac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <main+0x240>
 800167c:	200005fc 	.word	0x200005fc
 8001680:	20000600 	.word	0x20000600
 8001684:	20000604 	.word	0x20000604
 8001688:	20000608 	.word	0x20000608
 800168c:	2000060c 	.word	0x2000060c
 8001690:	0800a6fc 	.word	0x0800a6fc
 8001694:	200005d8 	.word	0x200005d8
 8001698:	0800a720 	.word	0x0800a720
 800169c:	200005dc 	.word	0x200005dc
 80016a0:	0800a748 	.word	0x0800a748
 80016a4:	200005e0 	.word	0x200005e0
 80016a8:	0800a76c 	.word	0x0800a76c
 80016ac:	200005e4 	.word	0x200005e4
 80016b0:	0800a790 	.word	0x0800a790
 80016b4:	200005e8 	.word	0x200005e8
 80016b8:	0800a7b8 	.word	0x0800a7b8
 80016bc:	200005ec 	.word	0x200005ec
 80016c0:	0800a7e0 	.word	0x0800a7e0
 80016c4:	200005f0 	.word	0x200005f0
 80016c8:	0800a808 	.word	0x0800a808
 80016cc:	200005f4 	.word	0x200005f4
 80016d0:	0800a830 	.word	0x0800a830
 80016d4:	200005f8 	.word	0x200005f8

080016d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b094      	sub	sp, #80	@ 0x50
 80016dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016e2:	2228      	movs	r2, #40	@ 0x28
 80016e4:	2100      	movs	r1, #0
 80016e6:	4618      	mov	r0, r3
 80016e8:	f008 ff12 	bl	800a510 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016ec:	f107 0314 	add.w	r3, r7, #20
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016fc:	1d3b      	adds	r3, r7, #4
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	605a      	str	r2, [r3, #4]
 8001704:	609a      	str	r2, [r3, #8]
 8001706:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001708:	2301      	movs	r3, #1
 800170a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800170c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001710:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001712:	2300      	movs	r3, #0
 8001714:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001716:	2301      	movs	r3, #1
 8001718:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800171a:	2302      	movs	r3, #2
 800171c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800171e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001722:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001724:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001728:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800172a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800172e:	4618      	mov	r0, r3
 8001730:	f002 fc10 	bl	8003f54 <HAL_RCC_OscConfig>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800173a:	f000 fdf1 	bl	8002320 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800173e:	230f      	movs	r3, #15
 8001740:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001742:	2302      	movs	r3, #2
 8001744:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001746:	2300      	movs	r3, #0
 8001748:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800174a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800174e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001750:	2300      	movs	r3, #0
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001754:	f107 0314 	add.w	r3, r7, #20
 8001758:	2102      	movs	r1, #2
 800175a:	4618      	mov	r0, r3
 800175c:	f002 fe7c 	bl	8004458 <HAL_RCC_ClockConfig>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001766:	f000 fddb 	bl	8002320 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800176a:	2302      	movs	r3, #2
 800176c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800176e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001772:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001774:	1d3b      	adds	r3, r7, #4
 8001776:	4618      	mov	r0, r3
 8001778:	f002 fffc 	bl	8004774 <HAL_RCCEx_PeriphCLKConfig>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001782:	f000 fdcd 	bl	8002320 <Error_Handler>
  }
}
 8001786:	bf00      	nop
 8001788:	3750      	adds	r7, #80	@ 0x50
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001796:	1d3b      	adds	r3, r7, #4
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80017a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001820 <MX_ADC1_Init+0x90>)
 80017a2:	4a20      	ldr	r2, [pc, #128]	@ (8001824 <MX_ADC1_Init+0x94>)
 80017a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80017a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001820 <MX_ADC1_Init+0x90>)
 80017a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80017ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001820 <MX_ADC1_Init+0x90>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001820 <MX_ADC1_Init+0x90>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017ba:	4b19      	ldr	r3, [pc, #100]	@ (8001820 <MX_ADC1_Init+0x90>)
 80017bc:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80017c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017c2:	4b17      	ldr	r3, [pc, #92]	@ (8001820 <MX_ADC1_Init+0x90>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 80017c8:	4b15      	ldr	r3, [pc, #84]	@ (8001820 <MX_ADC1_Init+0x90>)
 80017ca:	2202      	movs	r2, #2
 80017cc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017ce:	4814      	ldr	r0, [pc, #80]	@ (8001820 <MX_ADC1_Init+0x90>)
 80017d0:	f001 f9a0 	bl	8002b14 <HAL_ADC_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80017da:	f000 fda1 	bl	8002320 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80017de:	2304      	movs	r3, #4
 80017e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017e2:	2301      	movs	r3, #1
 80017e4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80017e6:	2305      	movs	r3, #5
 80017e8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017ea:	1d3b      	adds	r3, r7, #4
 80017ec:	4619      	mov	r1, r3
 80017ee:	480c      	ldr	r0, [pc, #48]	@ (8001820 <MX_ADC1_Init+0x90>)
 80017f0:	f001 fba4 	bl	8002f3c <HAL_ADC_ConfigChannel>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80017fa:	f000 fd91 	bl	8002320 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80017fe:	2302      	movs	r3, #2
 8001800:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001802:	1d3b      	adds	r3, r7, #4
 8001804:	4619      	mov	r1, r3
 8001806:	4806      	ldr	r0, [pc, #24]	@ (8001820 <MX_ADC1_Init+0x90>)
 8001808:	f001 fb98 	bl	8002f3c <HAL_ADC_ConfigChannel>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001812:	f000 fd85 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001816:	bf00      	nop
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200003a8 	.word	0x200003a8
 8001824:	40012400 	.word	0x40012400

08001828 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800182c:	4b17      	ldr	r3, [pc, #92]	@ (800188c <MX_SPI1_Init+0x64>)
 800182e:	4a18      	ldr	r2, [pc, #96]	@ (8001890 <MX_SPI1_Init+0x68>)
 8001830:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001832:	4b16      	ldr	r3, [pc, #88]	@ (800188c <MX_SPI1_Init+0x64>)
 8001834:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001838:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800183a:	4b14      	ldr	r3, [pc, #80]	@ (800188c <MX_SPI1_Init+0x64>)
 800183c:	2200      	movs	r2, #0
 800183e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001840:	4b12      	ldr	r3, [pc, #72]	@ (800188c <MX_SPI1_Init+0x64>)
 8001842:	2200      	movs	r2, #0
 8001844:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001846:	4b11      	ldr	r3, [pc, #68]	@ (800188c <MX_SPI1_Init+0x64>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800184c:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <MX_SPI1_Init+0x64>)
 800184e:	2200      	movs	r2, #0
 8001850:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001852:	4b0e      	ldr	r3, [pc, #56]	@ (800188c <MX_SPI1_Init+0x64>)
 8001854:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001858:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800185a:	4b0c      	ldr	r3, [pc, #48]	@ (800188c <MX_SPI1_Init+0x64>)
 800185c:	2238      	movs	r2, #56	@ 0x38
 800185e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001860:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <MX_SPI1_Init+0x64>)
 8001862:	2200      	movs	r2, #0
 8001864:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001866:	4b09      	ldr	r3, [pc, #36]	@ (800188c <MX_SPI1_Init+0x64>)
 8001868:	2200      	movs	r2, #0
 800186a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800186c:	4b07      	ldr	r3, [pc, #28]	@ (800188c <MX_SPI1_Init+0x64>)
 800186e:	2200      	movs	r2, #0
 8001870:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001872:	4b06      	ldr	r3, [pc, #24]	@ (800188c <MX_SPI1_Init+0x64>)
 8001874:	220a      	movs	r2, #10
 8001876:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001878:	4804      	ldr	r0, [pc, #16]	@ (800188c <MX_SPI1_Init+0x64>)
 800187a:	f003 f8e7 	bl	8004a4c <HAL_SPI_Init>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001884:	f000 fd4c 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001888:	bf00      	nop
 800188a:	bd80      	pop	{r7, pc}
 800188c:	2000041c 	.word	0x2000041c
 8001890:	40013000 	.word	0x40013000

08001894 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800189a:	f107 0308 	add.w	r3, r7, #8
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a8:	463b      	mov	r3, r7
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001930 <MX_TIM1_Init+0x9c>)
 80018b2:	4a20      	ldr	r2, [pc, #128]	@ (8001934 <MX_TIM1_Init+0xa0>)
 80018b4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9999;
 80018b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001930 <MX_TIM1_Init+0x9c>)
 80018b8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80018bc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018be:	4b1c      	ldr	r3, [pc, #112]	@ (8001930 <MX_TIM1_Init+0x9c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 80018c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001930 <MX_TIM1_Init+0x9c>)
 80018c6:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80018ca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018cc:	4b18      	ldr	r3, [pc, #96]	@ (8001930 <MX_TIM1_Init+0x9c>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018d2:	4b17      	ldr	r3, [pc, #92]	@ (8001930 <MX_TIM1_Init+0x9c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d8:	4b15      	ldr	r3, [pc, #84]	@ (8001930 <MX_TIM1_Init+0x9c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018de:	4814      	ldr	r0, [pc, #80]	@ (8001930 <MX_TIM1_Init+0x9c>)
 80018e0:	f003 fe49 	bl	8005576 <HAL_TIM_Base_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80018ea:	f000 fd19 	bl	8002320 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018f4:	f107 0308 	add.w	r3, r7, #8
 80018f8:	4619      	mov	r1, r3
 80018fa:	480d      	ldr	r0, [pc, #52]	@ (8001930 <MX_TIM1_Init+0x9c>)
 80018fc:	f004 f9e4 	bl	8005cc8 <HAL_TIM_ConfigClockSource>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001906:	f000 fd0b 	bl	8002320 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800190a:	2300      	movs	r3, #0
 800190c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800190e:	2300      	movs	r3, #0
 8001910:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001912:	463b      	mov	r3, r7
 8001914:	4619      	mov	r1, r3
 8001916:	4806      	ldr	r0, [pc, #24]	@ (8001930 <MX_TIM1_Init+0x9c>)
 8001918:	f004 fd72 	bl	8006400 <HAL_TIMEx_MasterConfigSynchronization>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001922:	f000 fcfd 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001926:	bf00      	nop
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000474 	.word	0x20000474
 8001934:	40012c00 	.word	0x40012c00

08001938 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08a      	sub	sp, #40	@ 0x28
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800193e:	f107 0320 	add.w	r3, r7, #32
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
 8001952:	60da      	str	r2, [r3, #12]
 8001954:	611a      	str	r2, [r3, #16]
 8001956:	615a      	str	r2, [r3, #20]
 8001958:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800195a:	4b33      	ldr	r3, [pc, #204]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 800195c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001960:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001962:	4b31      	ldr	r3, [pc, #196]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 8001964:	2200      	movs	r2, #0
 8001966:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001968:	4b2f      	ldr	r3, [pc, #188]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7199;
 800196e:	4b2e      	ldr	r3, [pc, #184]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 8001970:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001974:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001976:	4b2c      	ldr	r3, [pc, #176]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197c:	4b2a      	ldr	r3, [pc, #168]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 800197e:	2200      	movs	r2, #0
 8001980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001982:	4829      	ldr	r0, [pc, #164]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 8001984:	f003 fe98 	bl	80056b8 <HAL_TIM_PWM_Init>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800198e:	f000 fcc7 	bl	8002320 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001992:	2300      	movs	r3, #0
 8001994:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001996:	2300      	movs	r3, #0
 8001998:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800199a:	f107 0320 	add.w	r3, r7, #32
 800199e:	4619      	mov	r1, r3
 80019a0:	4821      	ldr	r0, [pc, #132]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 80019a2:	f004 fd2d 	bl	8006400 <HAL_TIMEx_MasterConfigSynchronization>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80019ac:	f000 fcb8 	bl	8002320 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019b0:	2360      	movs	r3, #96	@ 0x60
 80019b2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019b8:	2300      	movs	r3, #0
 80019ba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019c0:	1d3b      	adds	r3, r7, #4
 80019c2:	2200      	movs	r2, #0
 80019c4:	4619      	mov	r1, r3
 80019c6:	4818      	ldr	r0, [pc, #96]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 80019c8:	f004 f8bc 	bl	8005b44 <HAL_TIM_PWM_ConfigChannel>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80019d2:	f000 fca5 	bl	8002320 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019d6:	1d3b      	adds	r3, r7, #4
 80019d8:	2204      	movs	r2, #4
 80019da:	4619      	mov	r1, r3
 80019dc:	4812      	ldr	r0, [pc, #72]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 80019de:	f004 f8b1 	bl	8005b44 <HAL_TIM_PWM_ConfigChannel>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80019e8:	f000 fc9a 	bl	8002320 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019ec:	1d3b      	adds	r3, r7, #4
 80019ee:	2208      	movs	r2, #8
 80019f0:	4619      	mov	r1, r3
 80019f2:	480d      	ldr	r0, [pc, #52]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 80019f4:	f004 f8a6 	bl	8005b44 <HAL_TIM_PWM_ConfigChannel>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 80019fe:	f000 fc8f 	bl	8002320 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a02:	1d3b      	adds	r3, r7, #4
 8001a04:	220c      	movs	r2, #12
 8001a06:	4619      	mov	r1, r3
 8001a08:	4807      	ldr	r0, [pc, #28]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 8001a0a:	f004 f89b 	bl	8005b44 <HAL_TIM_PWM_ConfigChannel>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8001a14:	f000 fc84 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a18:	4803      	ldr	r0, [pc, #12]	@ (8001a28 <MX_TIM2_Init+0xf0>)
 8001a1a:	f000 fdd7 	bl	80025cc <HAL_TIM_MspPostInit>

}
 8001a1e:	bf00      	nop
 8001a20:	3728      	adds	r7, #40	@ 0x28
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	200004bc 	.word	0x200004bc

08001a2c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b08a      	sub	sp, #40	@ 0x28
 8001a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a32:	f107 0320 	add.w	r3, r7, #32
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a3c:	1d3b      	adds	r3, r7, #4
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
 8001a44:	609a      	str	r2, [r3, #8]
 8001a46:	60da      	str	r2, [r3, #12]
 8001a48:	611a      	str	r2, [r3, #16]
 8001a4a:	615a      	str	r2, [r3, #20]
 8001a4c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a4e:	4b27      	ldr	r3, [pc, #156]	@ (8001aec <MX_TIM3_Init+0xc0>)
 8001a50:	4a27      	ldr	r2, [pc, #156]	@ (8001af0 <MX_TIM3_Init+0xc4>)
 8001a52:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 21;
 8001a54:	4b25      	ldr	r3, [pc, #148]	@ (8001aec <MX_TIM3_Init+0xc0>)
 8001a56:	2215      	movs	r2, #21
 8001a58:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a5a:	4b24      	ldr	r3, [pc, #144]	@ (8001aec <MX_TIM3_Init+0xc0>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a60:	4b22      	ldr	r3, [pc, #136]	@ (8001aec <MX_TIM3_Init+0xc0>)
 8001a62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a66:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a68:	4b20      	ldr	r3, [pc, #128]	@ (8001aec <MX_TIM3_Init+0xc0>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001aec <MX_TIM3_Init+0xc0>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a74:	481d      	ldr	r0, [pc, #116]	@ (8001aec <MX_TIM3_Init+0xc0>)
 8001a76:	f003 fe1f 	bl	80056b8 <HAL_TIM_PWM_Init>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001a80:	f000 fc4e 	bl	8002320 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a84:	2300      	movs	r3, #0
 8001a86:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a8c:	f107 0320 	add.w	r3, r7, #32
 8001a90:	4619      	mov	r1, r3
 8001a92:	4816      	ldr	r0, [pc, #88]	@ (8001aec <MX_TIM3_Init+0xc0>)
 8001a94:	f004 fcb4 	bl	8006400 <HAL_TIMEx_MasterConfigSynchronization>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001a9e:	f000 fc3f 	bl	8002320 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aa2:	2360      	movs	r3, #96	@ 0x60
 8001aa4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ab2:	1d3b      	adds	r3, r7, #4
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	480c      	ldr	r0, [pc, #48]	@ (8001aec <MX_TIM3_Init+0xc0>)
 8001aba:	f004 f843 	bl	8005b44 <HAL_TIM_PWM_ConfigChannel>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001ac4:	f000 fc2c 	bl	8002320 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ac8:	1d3b      	adds	r3, r7, #4
 8001aca:	2204      	movs	r2, #4
 8001acc:	4619      	mov	r1, r3
 8001ace:	4807      	ldr	r0, [pc, #28]	@ (8001aec <MX_TIM3_Init+0xc0>)
 8001ad0:	f004 f838 	bl	8005b44 <HAL_TIM_PWM_ConfigChannel>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001ada:	f000 fc21 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001ade:	4803      	ldr	r0, [pc, #12]	@ (8001aec <MX_TIM3_Init+0xc0>)
 8001ae0:	f000 fd74 	bl	80025cc <HAL_TIM_MspPostInit>

}
 8001ae4:	bf00      	nop
 8001ae6:	3728      	adds	r7, #40	@ 0x28
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000504 	.word	0x20000504
 8001af0:	40000400 	.word	0x40000400

08001af4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001af8:	4b12      	ldr	r3, [pc, #72]	@ (8001b44 <MX_USART1_UART_Init+0x50>)
 8001afa:	4a13      	ldr	r2, [pc, #76]	@ (8001b48 <MX_USART1_UART_Init+0x54>)
 8001afc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001afe:	4b11      	ldr	r3, [pc, #68]	@ (8001b44 <MX_USART1_UART_Init+0x50>)
 8001b00:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001b04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001b06:	4b0f      	ldr	r3, [pc, #60]	@ (8001b44 <MX_USART1_UART_Init+0x50>)
 8001b08:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b0c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b44 <MX_USART1_UART_Init+0x50>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_ODD;
 8001b14:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <MX_USART1_UART_Init+0x50>)
 8001b16:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8001b1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b1c:	4b09      	ldr	r3, [pc, #36]	@ (8001b44 <MX_USART1_UART_Init+0x50>)
 8001b1e:	220c      	movs	r2, #12
 8001b20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b22:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <MX_USART1_UART_Init+0x50>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b28:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <MX_USART1_UART_Init+0x50>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b2e:	4805      	ldr	r0, [pc, #20]	@ (8001b44 <MX_USART1_UART_Init+0x50>)
 8001b30:	f004 fcd6 	bl	80064e0 <HAL_UART_Init>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 8001b3a:	f000 fbf1 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	2000054c 	.word	0x2000054c
 8001b48:	40013800 	.word	0x40013800

08001b4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b52:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <MX_DMA_Init+0x48>)
 8001b54:	695b      	ldr	r3, [r3, #20]
 8001b56:	4a0f      	ldr	r2, [pc, #60]	@ (8001b94 <MX_DMA_Init+0x48>)
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	6153      	str	r3, [r2, #20]
 8001b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b94 <MX_DMA_Init+0x48>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	607b      	str	r3, [r7, #4]
 8001b68:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	2105      	movs	r1, #5
 8001b6e:	200b      	movs	r0, #11
 8001b70:	f001 fd63 	bl	800363a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b74:	200b      	movs	r0, #11
 8001b76:	f001 fd7c 	bl	8003672 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 6, 0);
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	2106      	movs	r1, #6
 8001b7e:	200e      	movs	r0, #14
 8001b80:	f001 fd5b 	bl	800363a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001b84:	200e      	movs	r0, #14
 8001b86:	f001 fd74 	bl	8003672 <HAL_NVIC_EnableIRQ>

}
 8001b8a:	bf00      	nop
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	40021000 	.word	0x40021000

08001b98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b088      	sub	sp, #32
 8001b9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9e:	f107 0310 	add.w	r3, r7, #16
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
 8001baa:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bac:	4b5e      	ldr	r3, [pc, #376]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	4a5d      	ldr	r2, [pc, #372]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001bb2:	f043 0310 	orr.w	r3, r3, #16
 8001bb6:	6193      	str	r3, [r2, #24]
 8001bb8:	4b5b      	ldr	r3, [pc, #364]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	f003 0310 	and.w	r3, r3, #16
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bc4:	4b58      	ldr	r3, [pc, #352]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	4a57      	ldr	r2, [pc, #348]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001bca:	f043 0320 	orr.w	r3, r3, #32
 8001bce:	6193      	str	r3, [r2, #24]
 8001bd0:	4b55      	ldr	r3, [pc, #340]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	f003 0320 	and.w	r3, r3, #32
 8001bd8:	60bb      	str	r3, [r7, #8]
 8001bda:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bdc:	4b52      	ldr	r3, [pc, #328]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	4a51      	ldr	r2, [pc, #324]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001be2:	f043 0304 	orr.w	r3, r3, #4
 8001be6:	6193      	str	r3, [r2, #24]
 8001be8:	4b4f      	ldr	r3, [pc, #316]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	f003 0304 	and.w	r3, r3, #4
 8001bf0:	607b      	str	r3, [r7, #4]
 8001bf2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf4:	4b4c      	ldr	r3, [pc, #304]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	4a4b      	ldr	r2, [pc, #300]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001bfa:	f043 0308 	orr.w	r3, r3, #8
 8001bfe:	6193      	str	r3, [r2, #24]
 8001c00:	4b49      	ldr	r3, [pc, #292]	@ (8001d28 <MX_GPIO_Init+0x190>)
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	f003 0308 	and.w	r3, r3, #8
 8001c08:	603b      	str	r3, [r7, #0]
 8001c0a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M2_IN1_Pin|M1_IN1_Pin|M1_IN2_Pin, GPIO_PIN_RESET);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001c12:	4846      	ldr	r0, [pc, #280]	@ (8001d2c <MX_GPIO_Init+0x194>)
 8001c14:	f002 f96e 	bl	8003ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, P_CONTROL_Pin|LOAD2_Pin|LOAD1_Pin|NSS_Pin, GPIO_PIN_RESET);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f649 0120 	movw	r1, #38944	@ 0x9820
 8001c1e:	4844      	ldr	r0, [pc, #272]	@ (8001d30 <MX_GPIO_Init+0x198>)
 8001c20:	f002 f968 	bl	8003ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M3_IN2_Pin|M3_IN1_Pin|M4_IN1_Pin|M4_IN2_Pin
 8001c24:	2200      	movs	r2, #0
 8001c26:	f647 7144 	movw	r1, #32580	@ 0x7f44
 8001c2a:	4842      	ldr	r0, [pc, #264]	@ (8001d34 <MX_GPIO_Init+0x19c>)
 8001c2c:	f002 f962 	bl	8003ef4 <HAL_GPIO_WritePin>
                          |STBY_M3_M4_Pin|BOOZER_Pin|Reset_Pin|STBY_M1_M2_Pin
                          |M2_IN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LIGHT2_GPIO_Port, LIGHT2_Pin, GPIO_PIN_SET);
 8001c30:	2201      	movs	r2, #1
 8001c32:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c36:	483f      	ldr	r0, [pc, #252]	@ (8001d34 <MX_GPIO_Init+0x19c>)
 8001c38:	f002 f95c 	bl	8003ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LIGHT1_GPIO_Port, LIGHT1_Pin, GPIO_PIN_SET);
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c42:	483b      	ldr	r0, [pc, #236]	@ (8001d30 <MX_GPIO_Init+0x198>)
 8001c44:	f002 f956 	bl	8003ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M2_IN1_Pin M1_IN1_Pin M1_IN2_Pin */
  GPIO_InitStruct.Pin = M2_IN1_Pin|M1_IN1_Pin|M1_IN2_Pin;
 8001c48:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001c4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c52:	2300      	movs	r3, #0
 8001c54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c56:	2302      	movs	r3, #2
 8001c58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c5a:	f107 0310 	add.w	r3, r7, #16
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4832      	ldr	r0, [pc, #200]	@ (8001d2c <MX_GPIO_Init+0x194>)
 8001c62:	f001 ffc3 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : P_CONTROL_Pin LOAD2_Pin LOAD1_Pin */
  GPIO_InitStruct.Pin = P_CONTROL_Pin|LOAD2_Pin|LOAD1_Pin;
 8001c66:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8001c6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c70:	2302      	movs	r3, #2
 8001c72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c74:	2302      	movs	r3, #2
 8001c76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c78:	f107 0310 	add.w	r3, r7, #16
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	482c      	ldr	r0, [pc, #176]	@ (8001d30 <MX_GPIO_Init+0x198>)
 8001c80:	f001 ffb4 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN2_Pin M3_IN1_Pin M4_IN1_Pin M4_IN2_Pin
                           STBY_M3_M4_Pin STBY_M1_M2_Pin M2_IN2_Pin */
  GPIO_InitStruct.Pin = M3_IN2_Pin|M3_IN1_Pin|M4_IN1_Pin|M4_IN2_Pin
 8001c84:	f643 7304 	movw	r3, #16132	@ 0x3f04
 8001c88:	613b      	str	r3, [r7, #16]
                          |STBY_M3_M4_Pin|STBY_M1_M2_Pin|M2_IN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c92:	2302      	movs	r3, #2
 8001c94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c96:	f107 0310 	add.w	r3, r7, #16
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4825      	ldr	r0, [pc, #148]	@ (8001d34 <MX_GPIO_Init+0x19c>)
 8001c9e:	f001 ffa5 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOZER_Pin */
  GPIO_InitStruct.Pin = BOOZER_Pin;
 8001ca2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ca6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001cac:	2302      	movs	r3, #2
 8001cae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOZER_GPIO_Port, &GPIO_InitStruct);
 8001cb4:	f107 0310 	add.w	r3, r7, #16
 8001cb8:	4619      	mov	r1, r3
 8001cba:	481e      	ldr	r0, [pc, #120]	@ (8001d34 <MX_GPIO_Init+0x19c>)
 8001cbc:	f001 ff96 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : LIGHT2_Pin Reset_Pin */
  GPIO_InitStruct.Pin = LIGHT2_Pin|Reset_Pin;
 8001cc0:	f248 0340 	movw	r3, #32832	@ 0x8040
 8001cc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd2:	f107 0310 	add.w	r3, r7, #16
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4816      	ldr	r0, [pc, #88]	@ (8001d34 <MX_GPIO_Init+0x19c>)
 8001cda:	f001 ff87 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : LIGHT1_Pin NSS_Pin */
  GPIO_InitStruct.Pin = LIGHT1_Pin|NSS_Pin;
 8001cde:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8001ce2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cec:	2302      	movs	r3, #2
 8001cee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf0:	f107 0310 	add.w	r3, r7, #16
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	480e      	ldr	r0, [pc, #56]	@ (8001d30 <MX_GPIO_Init+0x198>)
 8001cf8:	f001 ff78 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8001cfc:	2380      	movs	r3, #128	@ 0x80
 8001cfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d00:	4b0d      	ldr	r3, [pc, #52]	@ (8001d38 <MX_GPIO_Init+0x1a0>)
 8001d02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d04:	2302      	movs	r3, #2
 8001d06:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001d08:	f107 0310 	add.w	r3, r7, #16
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4809      	ldr	r0, [pc, #36]	@ (8001d34 <MX_GPIO_Init+0x19c>)
 8001d10:	f001 ff6c 	bl	8003bec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001d14:	2200      	movs	r2, #0
 8001d16:	2105      	movs	r1, #5
 8001d18:	2017      	movs	r0, #23
 8001d1a:	f001 fc8e 	bl	800363a <HAL_NVIC_SetPriority>
//  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);

/* USER CODE BEGIN MX_GPIO_Init_2 */
//  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d1e:	bf00      	nop
 8001d20:	3720      	adds	r7, #32
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40011000 	.word	0x40011000
 8001d30:	40010800 	.word	0x40010800
 8001d34:	40010c00 	.word	0x40010c00
 8001d38:	10110000 	.word	0x10110000

08001d3c <StartServo>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartServo */
void StartServo(void const * argument)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	ServoStartInit(&htim3, TIM_CHANNEL_1);
 8001d44:	2100      	movs	r1, #0
 8001d46:	4829      	ldr	r0, [pc, #164]	@ (8001dec <StartServo+0xb0>)
 8001d48:	f005 f8f2 	bl	8006f30 <ServoStartInit>
 	int8_t TurnNum = 0;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	74fb      	strb	r3, [r7, #19]
	float angle = 0;
 8001d50:	f04f 0300 	mov.w	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]
	float RotAngle = 1.4111;
 8001d56:	4b26      	ldr	r3, [pc, #152]	@ (8001df0 <StartServo+0xb4>)
 8001d58:	60fb      	str	r3, [r7, #12]
	osDelay(2000);
 8001d5a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001d5e:	f005 f9f8 	bl	8007152 <osDelay>
  /* Infinite loop */
  for(;;)
  {
//	  for every degree of rotation 1.4111111111111111111111111111111
	  do {
		  angle += 10;
 8001d62:	4924      	ldr	r1, [pc, #144]	@ (8001df4 <StartServo+0xb8>)
 8001d64:	6978      	ldr	r0, [r7, #20]
 8001d66:	f7fe fe97 	bl	8000a98 <__addsf3>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	617b      	str	r3, [r7, #20]
		  TurnNum = (int8_t)(angle * RotAngle);
 8001d6e:	68f9      	ldr	r1, [r7, #12]
 8001d70:	6978      	ldr	r0, [r7, #20]
 8001d72:	f7fe ff99 	bl	8000ca8 <__aeabi_fmul>
 8001d76:	4603      	mov	r3, r0
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff f95b 	bl	8001034 <__aeabi_f2iz>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	74fb      	strb	r3, [r7, #19]
		  SteeringWheel(&htim3, TIM_CHANNEL_1, TurnNum);
 8001d82:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001d86:	461a      	mov	r2, r3
 8001d88:	2100      	movs	r1, #0
 8001d8a:	4818      	ldr	r0, [pc, #96]	@ (8001dec <StartServo+0xb0>)
 8001d8c:	f005 f916 	bl	8006fbc <SteeringWheel>
		  osDelay(1000);
 8001d90:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d94:	f005 f9dd 	bl	8007152 <osDelay>
	  }
	  while(angle<90);
 8001d98:	4917      	ldr	r1, [pc, #92]	@ (8001df8 <StartServo+0xbc>)
 8001d9a:	6978      	ldr	r0, [r7, #20]
 8001d9c:	f7ff f922 	bl	8000fe4 <__aeabi_fcmplt>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1dd      	bne.n	8001d62 <StartServo+0x26>
	  do {
		  angle -= 10;
 8001da6:	4913      	ldr	r1, [pc, #76]	@ (8001df4 <StartServo+0xb8>)
 8001da8:	6978      	ldr	r0, [r7, #20]
 8001daa:	f7fe fe73 	bl	8000a94 <__aeabi_fsub>
 8001dae:	4603      	mov	r3, r0
 8001db0:	617b      	str	r3, [r7, #20]
		  TurnNum = (int8_t)(angle * RotAngle);
 8001db2:	68f9      	ldr	r1, [r7, #12]
 8001db4:	6978      	ldr	r0, [r7, #20]
 8001db6:	f7fe ff77 	bl	8000ca8 <__aeabi_fmul>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff f939 	bl	8001034 <__aeabi_f2iz>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	74fb      	strb	r3, [r7, #19]
		  SteeringWheel(&htim3, TIM_CHANNEL_1, TurnNum);
 8001dc6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	2100      	movs	r1, #0
 8001dce:	4807      	ldr	r0, [pc, #28]	@ (8001dec <StartServo+0xb0>)
 8001dd0:	f005 f8f4 	bl	8006fbc <SteeringWheel>
		  osDelay(1000);
 8001dd4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001dd8:	f005 f9bb 	bl	8007152 <osDelay>
	  }
	  while(angle>-90);
 8001ddc:	4907      	ldr	r1, [pc, #28]	@ (8001dfc <StartServo+0xc0>)
 8001dde:	6978      	ldr	r0, [r7, #20]
 8001de0:	f7ff f91e 	bl	8001020 <__aeabi_fcmpgt>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d1dd      	bne.n	8001da6 <StartServo+0x6a>
  for(;;)
 8001dea:	e7ba      	b.n	8001d62 <StartServo+0x26>
 8001dec:	20000504 	.word	0x20000504
 8001df0:	3fb49eed 	.word	0x3fb49eed
 8001df4:	41200000 	.word	0x41200000
 8001df8:	42b40000 	.word	0x42b40000
 8001dfc:	c2b40000 	.word	0xc2b40000

08001e00 <StartServo2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServo2 */
void StartServo2(void const * argument)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b088      	sub	sp, #32
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartServo2 */
	ServoStartInit(&htim3, TIM_CHANNEL_2);
 8001e08:	2104      	movs	r1, #4
 8001e0a:	483b      	ldr	r0, [pc, #236]	@ (8001ef8 <StartServo2+0xf8>)
 8001e0c:	f005 f890 	bl	8006f30 <ServoStartInit>
	 	int8_t TurnNum = 0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	75fb      	strb	r3, [r7, #23]
		double angle = 0;
 8001e14:	f04f 0200 	mov.w	r2, #0
 8001e18:	f04f 0300 	mov.w	r3, #0
 8001e1c:	e9c7 2306 	strd	r2, r3, [r7, #24]
		double RotAngle = 1.4111;
 8001e20:	a333      	add	r3, pc, #204	@ (adr r3, 8001ef0 <StartServo2+0xf0>)
 8001e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e26:	e9c7 2302 	strd	r2, r3, [r7, #8]
		osDelay(1000);
 8001e2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e2e:	f005 f990 	bl	8007152 <osDelay>
  /* Infinite loop */
  for(;;)
  {
	  //	  for every degree of rotation 1.4111111111111111111111111111111
	  	  do {
	  		  angle += 10;
 8001e32:	f04f 0200 	mov.w	r2, #0
 8001e36:	4b31      	ldr	r3, [pc, #196]	@ (8001efc <StartServo2+0xfc>)
 8001e38:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e3c:	f7fe f98e 	bl	800015c <__adddf3>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  		  TurnNum = (int8_t)(angle * RotAngle);
 8001e48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e4c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e50:	f7fe fb3a 	bl	80004c8 <__aeabi_dmul>
 8001e54:	4602      	mov	r2, r0
 8001e56:	460b      	mov	r3, r1
 8001e58:	4610      	mov	r0, r2
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	f7fe fdce 	bl	80009fc <__aeabi_d2iz>
 8001e60:	4603      	mov	r3, r0
 8001e62:	75fb      	strb	r3, [r7, #23]
	  		  SteeringWheel(&htim3, TIM_CHANNEL_2, TurnNum);
 8001e64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	2104      	movs	r1, #4
 8001e6c:	4822      	ldr	r0, [pc, #136]	@ (8001ef8 <StartServo2+0xf8>)
 8001e6e:	f005 f8a5 	bl	8006fbc <SteeringWheel>
	  		  osDelay(1000);
 8001e72:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e76:	f005 f96c 	bl	8007152 <osDelay>
	  	  }
	  	  while(angle<90);
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	4b20      	ldr	r3, [pc, #128]	@ (8001f00 <StartServo2+0x100>)
 8001e80:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e84:	f7fe fd92 	bl	80009ac <__aeabi_dcmplt>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d1d1      	bne.n	8001e32 <StartServo2+0x32>
	  	  do {
	  		  angle -= 10;
 8001e8e:	f04f 0200 	mov.w	r2, #0
 8001e92:	4b1a      	ldr	r3, [pc, #104]	@ (8001efc <StartServo2+0xfc>)
 8001e94:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e98:	f7fe f95e 	bl	8000158 <__aeabi_dsub>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  		  TurnNum = (int8_t)(angle * RotAngle);
 8001ea4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ea8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001eac:	f7fe fb0c 	bl	80004c8 <__aeabi_dmul>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	4610      	mov	r0, r2
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	f7fe fda0 	bl	80009fc <__aeabi_d2iz>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	75fb      	strb	r3, [r7, #23]
	  		  SteeringWheel(&htim3, TIM_CHANNEL_2, TurnNum);
 8001ec0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	2104      	movs	r1, #4
 8001ec8:	480b      	ldr	r0, [pc, #44]	@ (8001ef8 <StartServo2+0xf8>)
 8001eca:	f005 f877 	bl	8006fbc <SteeringWheel>
	  		  osDelay(1000);
 8001ece:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ed2:	f005 f93e 	bl	8007152 <osDelay>
	  	  }
	  	  while(angle>-90);
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	4b0a      	ldr	r3, [pc, #40]	@ (8001f04 <StartServo2+0x104>)
 8001edc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ee0:	f7fe fd82 	bl	80009e8 <__aeabi_dcmpgt>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1d1      	bne.n	8001e8e <StartServo2+0x8e>
  for(;;)
 8001eea:	e7a2      	b.n	8001e32 <StartServo2+0x32>
 8001eec:	f3af 8000 	nop.w
 8001ef0:	97f62b6b 	.word	0x97f62b6b
 8001ef4:	3ff693dd 	.word	0x3ff693dd
 8001ef8:	20000504 	.word	0x20000504
 8001efc:	40240000 	.word	0x40240000
 8001f00:	40568000 	.word	0x40568000
 8001f04:	c0568000 	.word	0xc0568000

08001f08 <StartEngineTest>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEngineTest */
void StartEngineTest(void const * argument)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af02      	add	r7, sp, #8
 8001f0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEngineTest */
	int8_t acceleration = 5;
 8001f10:	2305      	movs	r3, #5
 8001f12:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
//	  ==============================================
//	  .
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001f14:	2100      	movs	r1, #0
 8001f16:	4866      	ldr	r0, [pc, #408]	@ (80020b0 <StartEngineTest+0x1a8>)
 8001f18:	f003 fc1e 	bl	8005758 <HAL_TIM_PWM_Start>
	  //   .
	  do{
		  Brushed2DC_Control(&htim2, TIM_CHANNEL_1, TIM_CHANNEL_2, acceleration, \
 8001f1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f20:	2202      	movs	r2, #2
 8001f22:	9201      	str	r2, [sp, #4]
 8001f24:	2201      	movs	r2, #1
 8001f26:	9200      	str	r2, [sp, #0]
 8001f28:	2204      	movs	r2, #4
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	4860      	ldr	r0, [pc, #384]	@ (80020b0 <StartEngineTest+0x1a8>)
 8001f2e:	f000 fc9f 	bl	8002870 <Brushed2DC_Control>
				  	  	  	  DirectRotCW, DirectRotCCW);
		  acceleration += 10;
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
 8001f34:	330a      	adds	r3, #10
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	73fb      	strb	r3, [r7, #15]
		  osDelay(1000);
 8001f3a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f3e:	f005 f908 	bl	8007152 <osDelay>
	  }
	  while(acceleration < 66);
 8001f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f46:	2b41      	cmp	r3, #65	@ 0x41
 8001f48:	dde8      	ble.n	8001f1c <StartEngineTest+0x14>

	// .
	  do{
		  Brushed2DC_Control(&htim2, TIM_CHANNEL_1, TIM_CHANNEL_2, acceleration, \
 8001f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	9201      	str	r2, [sp, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	9200      	str	r2, [sp, #0]
 8001f56:	2204      	movs	r2, #4
 8001f58:	2100      	movs	r1, #0
 8001f5a:	4855      	ldr	r0, [pc, #340]	@ (80020b0 <StartEngineTest+0x1a8>)
 8001f5c:	f000 fc88 	bl	8002870 <Brushed2DC_Control>
				  	  	  	  	DirectRotCW, DirectRotCCW);
		  acceleration -= 10;
 8001f60:	7bfb      	ldrb	r3, [r7, #15]
 8001f62:	3b0a      	subs	r3, #10
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	73fb      	strb	r3, [r7, #15]
		  osDelay(1000);
 8001f68:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f6c:	f005 f8f1 	bl	8007152 <osDelay>
	  }
	  while(acceleration > -66);
 8001f70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f74:	f113 0f41 	cmn.w	r3, #65	@ 0x41
 8001f78:	dae7      	bge.n	8001f4a <StartEngineTest+0x42>
	  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	484c      	ldr	r0, [pc, #304]	@ (80020b0 <StartEngineTest+0x1a8>)
 8001f7e:	f003 fc8d 	bl	800589c <HAL_TIM_PWM_Stop>

//	  =================================================
//	    
	  acceleration = 5;
 8001f82:	2305      	movs	r3, #5
 8001f84:	73fb      	strb	r3, [r7, #15]
	  Brushed2DC_Control(&htim2, TIM_CHANNEL_1, TIM_CHANNEL_2, acceleration, \
 8001f86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f8a:	2202      	movs	r2, #2
 8001f8c:	9201      	str	r2, [sp, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	9200      	str	r2, [sp, #0]
 8001f92:	2204      	movs	r2, #4
 8001f94:	2100      	movs	r1, #0
 8001f96:	4846      	ldr	r0, [pc, #280]	@ (80020b0 <StartEngineTest+0x1a8>)
 8001f98:	f000 fc6a 	bl	8002870 <Brushed2DC_Control>
	  	  				  	  	  	  DirectRotCW, DirectRotCCW);
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001f9c:	2104      	movs	r1, #4
 8001f9e:	4844      	ldr	r0, [pc, #272]	@ (80020b0 <StartEngineTest+0x1a8>)
 8001fa0:	f003 fbda 	bl	8005758 <HAL_TIM_PWM_Start>
	  	  do{
	  		  Brushed2DC_Control(&htim2, TIM_CHANNEL_1, TIM_CHANNEL_2, acceleration, \
 8001fa4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fa8:	2202      	movs	r2, #2
 8001faa:	9201      	str	r2, [sp, #4]
 8001fac:	2201      	movs	r2, #1
 8001fae:	9200      	str	r2, [sp, #0]
 8001fb0:	2204      	movs	r2, #4
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	483e      	ldr	r0, [pc, #248]	@ (80020b0 <StartEngineTest+0x1a8>)
 8001fb6:	f000 fc5b 	bl	8002870 <Brushed2DC_Control>
	  				  	  	  	  DirectRotCW, DirectRotCCW);
	  		  acceleration += 10;
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
 8001fbc:	330a      	adds	r3, #10
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	73fb      	strb	r3, [r7, #15]
	  		  osDelay(1000);
 8001fc2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001fc6:	f005 f8c4 	bl	8007152 <osDelay>
	  	  }
	  	  while(acceleration < 66);
 8001fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fce:	2b41      	cmp	r3, #65	@ 0x41
 8001fd0:	dde8      	ble.n	8001fa4 <StartEngineTest+0x9c>

	  	// .
	  	  do{
	  		  Brushed2DC_Control(&htim2, TIM_CHANNEL_1, TIM_CHANNEL_2, acceleration, \
 8001fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fd6:	2202      	movs	r2, #2
 8001fd8:	9201      	str	r2, [sp, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	9200      	str	r2, [sp, #0]
 8001fde:	2204      	movs	r2, #4
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	4833      	ldr	r0, [pc, #204]	@ (80020b0 <StartEngineTest+0x1a8>)
 8001fe4:	f000 fc44 	bl	8002870 <Brushed2DC_Control>
	  				  	  	  	  	DirectRotCW, DirectRotCCW);
	  		  acceleration -= 10;
 8001fe8:	7bfb      	ldrb	r3, [r7, #15]
 8001fea:	3b0a      	subs	r3, #10
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	73fb      	strb	r3, [r7, #15]
	  		  osDelay(1000);
 8001ff0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ff4:	f005 f8ad 	bl	8007152 <osDelay>
	  	  }
	  	  while(acceleration > -66);
 8001ff8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ffc:	f113 0f41 	cmn.w	r3, #65	@ 0x41
 8002000:	dae7      	bge.n	8001fd2 <StartEngineTest+0xca>
	 HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8002002:	2104      	movs	r1, #4
 8002004:	482a      	ldr	r0, [pc, #168]	@ (80020b0 <StartEngineTest+0x1a8>)
 8002006:	f003 fc49 	bl	800589c <HAL_TIM_PWM_Stop>

//	 ===============================================
//	   
	 acceleration = 5;
 800200a:	2305      	movs	r3, #5
 800200c:	73fb      	strb	r3, [r7, #15]
	 Brushed2DC_Control(&htim2, TIM_CHANNEL_1, TIM_CHANNEL_2, acceleration, \
 800200e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002012:	2202      	movs	r2, #2
 8002014:	9201      	str	r2, [sp, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	9200      	str	r2, [sp, #0]
 800201a:	2204      	movs	r2, #4
 800201c:	2100      	movs	r1, #0
 800201e:	4824      	ldr	r0, [pc, #144]	@ (80020b0 <StartEngineTest+0x1a8>)
 8002020:	f000 fc26 	bl	8002870 <Brushed2DC_Control>
	 	  	  				  	  	  	  DirectRotCW, DirectRotCCW);
	 HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002024:	2100      	movs	r1, #0
 8002026:	4822      	ldr	r0, [pc, #136]	@ (80020b0 <StartEngineTest+0x1a8>)
 8002028:	f003 fb96 	bl	8005758 <HAL_TIM_PWM_Start>
	 HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800202c:	2104      	movs	r1, #4
 800202e:	4820      	ldr	r0, [pc, #128]	@ (80020b0 <StartEngineTest+0x1a8>)
 8002030:	f003 fb92 	bl	8005758 <HAL_TIM_PWM_Start>
 	  do{
 		  Brushed2DC_Control(&htim2, TIM_CHANNEL_1, TIM_CHANNEL_2, acceleration, \
 8002034:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002038:	2202      	movs	r2, #2
 800203a:	9201      	str	r2, [sp, #4]
 800203c:	2201      	movs	r2, #1
 800203e:	9200      	str	r2, [sp, #0]
 8002040:	2204      	movs	r2, #4
 8002042:	2100      	movs	r1, #0
 8002044:	481a      	ldr	r0, [pc, #104]	@ (80020b0 <StartEngineTest+0x1a8>)
 8002046:	f000 fc13 	bl	8002870 <Brushed2DC_Control>
 				  	  	  	  DirectRotCW, DirectRotCCW);
 		  acceleration += 10;
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	330a      	adds	r3, #10
 800204e:	b2db      	uxtb	r3, r3
 8002050:	73fb      	strb	r3, [r7, #15]
 		  osDelay(1000);
 8002052:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002056:	f005 f87c 	bl	8007152 <osDelay>
 	  }
 	  while(acceleration < 66);
 800205a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800205e:	2b41      	cmp	r3, #65	@ 0x41
 8002060:	dde8      	ble.n	8002034 <StartEngineTest+0x12c>

 	// .
 	  do{
 		  Brushed2DC_Control(&htim2, TIM_CHANNEL_1, TIM_CHANNEL_2, acceleration, \
 8002062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002066:	2202      	movs	r2, #2
 8002068:	9201      	str	r2, [sp, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	9200      	str	r2, [sp, #0]
 800206e:	2204      	movs	r2, #4
 8002070:	2100      	movs	r1, #0
 8002072:	480f      	ldr	r0, [pc, #60]	@ (80020b0 <StartEngineTest+0x1a8>)
 8002074:	f000 fbfc 	bl	8002870 <Brushed2DC_Control>
 				  	  	  	  	DirectRotCW, DirectRotCCW);
 		  acceleration -= 10;
 8002078:	7bfb      	ldrb	r3, [r7, #15]
 800207a:	3b0a      	subs	r3, #10
 800207c:	b2db      	uxtb	r3, r3
 800207e:	73fb      	strb	r3, [r7, #15]
 		  osDelay(1000);
 8002080:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002084:	f005 f865 	bl	8007152 <osDelay>
 	  }
 	  while(acceleration > -66);
 8002088:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800208c:	f113 0f41 	cmn.w	r3, #65	@ 0x41
 8002090:	dae7      	bge.n	8002062 <StartEngineTest+0x15a>
 	 HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8002092:	2100      	movs	r1, #0
 8002094:	4806      	ldr	r0, [pc, #24]	@ (80020b0 <StartEngineTest+0x1a8>)
 8002096:	f003 fc01 	bl	800589c <HAL_TIM_PWM_Stop>
 	 HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 800209a:	2104      	movs	r1, #4
 800209c:	4804      	ldr	r0, [pc, #16]	@ (80020b0 <StartEngineTest+0x1a8>)
 800209e:	f003 fbfd 	bl	800589c <HAL_TIM_PWM_Stop>
 	 acceleration = 0;
 80020a2:	2300      	movs	r3, #0
 80020a4:	73fb      	strb	r3, [r7, #15]
// 
    osDelay(1);
 80020a6:	2001      	movs	r0, #1
 80020a8:	f005 f853 	bl	8007152 <osDelay>
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80020ac:	e732      	b.n	8001f14 <StartEngineTest+0xc>
 80020ae:	bf00      	nop
 80020b0:	200004bc 	.word	0x200004bc

080020b4 <StartLoRaRx>:
* PB3	SPI1_SCK
* PA15	NSS
*/
/* USER CODE END Header_StartLoRaRx */
void StartLoRaRx(void const * argument)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLoRaRx */
	SX1276Init();
 80020bc:	f008 f92e 	bl	800a31c <SX1276Init>
	InitRxContLoRa();
 80020c0:	f007 fc42 	bl	8009948 <InitRxContLoRa>
	StartRxContLoRa();
 80020c4:	f007 fc74 	bl	80099b0 <StartRxContLoRa>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80020c8:	2017      	movs	r0, #23
 80020ca:	f001 fad2 	bl	8003672 <HAL_NVIC_EnableIRQ>
  /* Infinite loop */
  for(;;)
  {		// Waits for semaphore from DMA
	  xSemaphoreTake(SemDMA_LoRaHandle,portMAX_DELAY);
 80020ce:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <StartLoRaRx+0x34>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f04f 31ff 	mov.w	r1, #4294967295
 80020d6:	4618      	mov	r0, r3
 80020d8:	f005 fc54 	bl	8007984 <xQueueSemaphoreTake>

	  // generates an array of commands based on the received data
	  CalcRxCommands();
 80020dc:	f7ff f85c 	bl	8001198 <CalcRxCommands>
	  StartRxContLoRa();
 80020e0:	f007 fc66 	bl	80099b0 <StartRxContLoRa>
	  xSemaphoreTake(SemDMA_LoRaHandle,portMAX_DELAY);
 80020e4:	bf00      	nop
 80020e6:	e7f2      	b.n	80020ce <StartLoRaRx+0x1a>
 80020e8:	200005fc 	.word	0x200005fc

080020ec <StartRxError>:
* LIGHT2 == PB15
* BOOZER == PB14
*/
/* USER CODE END Header_StartRxError */
void StartRxError(void const * argument)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRxError */
	//I turn on the timer
	HAL_TIM_Base_Start_IT(&htim1);
 80020f4:	4815      	ldr	r0, [pc, #84]	@ (800214c <StartRxError+0x60>)
 80020f6:	f003 fa8d 	bl	8005614 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  for(;;)
  {
	  // Waits for a signal from an interrupt
	  xSemaphoreTake(Sem_Time_RxErrHandle,portMAX_DELAY);
 80020fa:	4b15      	ldr	r3, [pc, #84]	@ (8002150 <StartRxError+0x64>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f04f 31ff 	mov.w	r1, #4294967295
 8002102:	4618      	mov	r0, r3
 8002104:	f005 fc3e 	bl	8007984 <xQueueSemaphoreTake>
	  // Zeroes out the array of commands and pauses the receiving task
	  SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY ); // Stopping receiving packages.
 8002108:	2001      	movs	r0, #1
 800210a:	f008 f997 	bl	800a43c <SX1276LoRaSetOpMode>
	  ZeroCommArr();	// I reset all commands.
 800210e:	f7ff f929 	bl	8001364 <ZeroCommArr>
	  vTaskSuspend(LoRaRxHandle);
 8002112:	4b10      	ldr	r3, [pc, #64]	@ (8002154 <StartRxError+0x68>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f006 f8d2 	bl	80082c0 <vTaskSuspend>

	  //Start light and sound alarm
	  vTaskResume(SoundAlarmHandle);
 800211c:	4b0e      	ldr	r3, [pc, #56]	@ (8002158 <StartRxError+0x6c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4618      	mov	r0, r3
 8002122:	f006 f993 	bl	800844c <vTaskResume>
	  vTaskResume(LightSignalHandle);
 8002126:	4b0d      	ldr	r3, [pc, #52]	@ (800215c <StartRxError+0x70>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f006 f98e 	bl	800844c <vTaskResume>

	  osDelay(800);
 8002130:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8002134:	f005 f80d 	bl	8007152 <osDelay>
	  vTaskResume(LoRaRxHandle);
 8002138:	4b06      	ldr	r3, [pc, #24]	@ (8002154 <StartRxError+0x68>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4618      	mov	r0, r3
 800213e:	f006 f985 	bl	800844c <vTaskResume>
	  StartRxContLoRa();
 8002142:	f007 fc35 	bl	80099b0 <StartRxContLoRa>
	  xSemaphoreTake(Sem_Time_RxErrHandle,portMAX_DELAY);
 8002146:	bf00      	nop
 8002148:	e7d7      	b.n	80020fa <StartRxError+0xe>
 800214a:	bf00      	nop
 800214c:	20000474 	.word	0x20000474
 8002150:	20000604 	.word	0x20000604
 8002154:	200005e4 	.word	0x200005e4
 8002158:	200005f4 	.word	0x200005f4
 800215c:	200005f0 	.word	0x200005f0

08002160 <StartVoltMeas>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartVoltMeas */
void StartVoltMeas(void const * argument)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartVoltMeas */
	float U = 0;
 8002168:	f04f 0300 	mov.w	r3, #0
 800216c:	60fb      	str	r3, [r7, #12]
	// calibration to improve accuracy
	HAL_ADCEx_Calibration_Start(&hadc1);
 800216e:	482a      	ldr	r0, [pc, #168]	@ (8002218 <StartVoltMeas+0xb8>)
 8002170:	f001 f8de 	bl	8003330 <HAL_ADCEx_Calibration_Start>
  /* Infinite loop */
  for(;;)
  {

	  StartMeasure();
 8002174:	f7fe ff84 	bl	8001080 <StartMeasure>
	  //Waiting for a semophore indicating that the transformation is complete.
  	  xSemaphoreTake(SemDMA_VoltMeasHandle,portMAX_DELAY);
 8002178:	4b28      	ldr	r3, [pc, #160]	@ (800221c <StartVoltMeas+0xbc>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f04f 31ff 	mov.w	r1, #4294967295
 8002180:	4618      	mov	r0, r3
 8002182:	f005 fbff 	bl	8007984 <xQueueSemaphoreTake>

	   //calculation of the obtained values
  	  U = VoltageCalc();
 8002186:	f7fe ff89 	bl	800109c <VoltageCalc>
 800218a:	60f8      	str	r0, [r7, #12]

  	  BatteryStatus = CheckBatVolt(U);
 800218c:	68f8      	ldr	r0, [r7, #12]
 800218e:	f7ff f91b 	bl	80013c8 <CheckBatVolt>
 8002192:	4603      	mov	r3, r0
 8002194:	461a      	mov	r2, r3
 8002196:	4b22      	ldr	r3, [pc, #136]	@ (8002220 <StartVoltMeas+0xc0>)
 8002198:	701a      	strb	r2, [r3, #0]

  	  switch (BatteryStatus) {
 800219a:	4b21      	ldr	r3, [pc, #132]	@ (8002220 <StartVoltMeas+0xc0>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d002      	beq.n	80021a8 <StartVoltMeas+0x48>
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d006      	beq.n	80021b4 <StartVoltMeas+0x54>
 80021a6:	e031      	b.n	800220c <StartVoltMeas+0xac>

  	  case VOLT_CAUTION :{ // Unlocking the Low Voltage Alarm Task
  		  vTaskResume(LightSignalHandle);
 80021a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002224 <StartVoltMeas+0xc4>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f006 f94d 	bl	800844c <vTaskResume>
  		  break;
 80021b2:	e02b      	b.n	800220c <StartVoltMeas+0xac>
  	  }
  	  case VOLT_SHUTDOWN :{ // unlock alarm and block all tasks
  		  //turns off the camera
  		  HAL_GPIO_WritePin(P_CONTROL_GPIO_Port, P_CONTROL_Pin, GPIO_PIN_RESET);
 80021b4:	2200      	movs	r2, #0
 80021b6:	2120      	movs	r1, #32
 80021b8:	481b      	ldr	r0, [pc, #108]	@ (8002228 <StartVoltMeas+0xc8>)
 80021ba:	f001 fe9b 	bl	8003ef4 <HAL_GPIO_WritePin>

  		  vTaskSuspend(ServoHandle);
 80021be:	4b1b      	ldr	r3, [pc, #108]	@ (800222c <StartVoltMeas+0xcc>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f006 f87c 	bl	80082c0 <vTaskSuspend>
  		  vTaskSuspend(Servo2Handle);
 80021c8:	4b19      	ldr	r3, [pc, #100]	@ (8002230 <StartVoltMeas+0xd0>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f006 f877 	bl	80082c0 <vTaskSuspend>
  		  vTaskSuspend(EngineTestHandle);
 80021d2:	4b18      	ldr	r3, [pc, #96]	@ (8002234 <StartVoltMeas+0xd4>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f006 f872 	bl	80082c0 <vTaskSuspend>
  		  //turns off the engines.!!!!


  		  vTaskSuspend(LoRaRxHandle);
 80021dc:	4b16      	ldr	r3, [pc, #88]	@ (8002238 <StartVoltMeas+0xd8>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f006 f86d 	bl	80082c0 <vTaskSuspend>
//  		  vTaskSuspend(OutUartHandle);
  		  vTaskSuspend(RxErrorHandle);
 80021e6:	4b15      	ldr	r3, [pc, #84]	@ (800223c <StartVoltMeas+0xdc>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f006 f868 	bl	80082c0 <vTaskSuspend>

  		  vTaskResume(LightSignalHandle);
 80021f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002224 <StartVoltMeas+0xc4>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f006 f929 	bl	800844c <vTaskResume>
  	  	  vTaskResume(SoundAlarmHandle);
 80021fa:	4b11      	ldr	r3, [pc, #68]	@ (8002240 <StartVoltMeas+0xe0>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4618      	mov	r0, r3
 8002200:	f006 f924 	bl	800844c <vTaskResume>
  	  	  vTaskSuspend(NULL);
 8002204:	2000      	movs	r0, #0
 8002206:	f006 f85b 	bl	80082c0 <vTaskSuspend>

  		  break;
 800220a:	bf00      	nop
  	  }

  	  }
  	//Stops itself. So as not to start the measurements again.
	  osDelay(4000);
 800220c:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8002210:	f004 ff9f 	bl	8007152 <osDelay>
	  StartMeasure();
 8002214:	e7ae      	b.n	8002174 <StartVoltMeas+0x14>
 8002216:	bf00      	nop
 8002218:	200003a8 	.word	0x200003a8
 800221c:	20000608 	.word	0x20000608
 8002220:	20000101 	.word	0x20000101
 8002224:	200005f0 	.word	0x200005f0
 8002228:	40010800 	.word	0x40010800
 800222c:	200005d8 	.word	0x200005d8
 8002230:	200005dc 	.word	0x200005dc
 8002234:	200005e0 	.word	0x200005e0
 8002238:	200005e4 	.word	0x200005e4
 800223c:	200005e8 	.word	0x200005e8
 8002240:	200005f4 	.word	0x200005f4

08002244 <StartLightSignal>:
* @retval None
* Light signaling
*/
/* USER CODE END Header_StartLightSignal */
void StartLightSignal(void const * argument)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLightSignal */
	vTaskSuspend(NULL);
 800224c:	2000      	movs	r0, #0
 800224e:	f006 f837 	bl	80082c0 <vTaskSuspend>
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(LIGHT1_GPIO_Port, LIGHT1_Pin, GPIO_PIN_RESET);
 8002252:	2200      	movs	r2, #0
 8002254:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002258:	4809      	ldr	r0, [pc, #36]	@ (8002280 <StartLightSignal+0x3c>)
 800225a:	f001 fe4b 	bl	8003ef4 <HAL_GPIO_WritePin>
	  osDelay(500);
 800225e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002262:	f004 ff76 	bl	8007152 <osDelay>
	  HAL_GPIO_WritePin(LIGHT1_GPIO_Port, LIGHT1_Pin, GPIO_PIN_SET);
 8002266:	2201      	movs	r2, #1
 8002268:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800226c:	4804      	ldr	r0, [pc, #16]	@ (8002280 <StartLightSignal+0x3c>)
 800226e:	f001 fe41 	bl	8003ef4 <HAL_GPIO_WritePin>
	  osDelay(500);
 8002272:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002276:	f004 ff6c 	bl	8007152 <osDelay>
	  HAL_GPIO_WritePin(LIGHT1_GPIO_Port, LIGHT1_Pin, GPIO_PIN_RESET);
 800227a:	bf00      	nop
 800227c:	e7e9      	b.n	8002252 <StartLightSignal+0xe>
 800227e:	bf00      	nop
 8002280:	40010800 	.word	0x40010800

08002284 <StartSoundAlarm>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSoundAlarm */
void StartSoundAlarm(void const * argument)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSoundAlarm */
	vTaskSuspend(NULL);
 800228c:	2000      	movs	r0, #0
 800228e:	f006 f817 	bl	80082c0 <vTaskSuspend>
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(BOOZER_GPIO_Port, BOOZER_Pin, GPIO_PIN_SET);
 8002292:	2201      	movs	r2, #1
 8002294:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002298:	4809      	ldr	r0, [pc, #36]	@ (80022c0 <StartSoundAlarm+0x3c>)
 800229a:	f001 fe2b 	bl	8003ef4 <HAL_GPIO_WritePin>
	  osDelay(500);
 800229e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022a2:	f004 ff56 	bl	8007152 <osDelay>
	  HAL_GPIO_WritePin(BOOZER_GPIO_Port, BOOZER_Pin, GPIO_PIN_RESET);
 80022a6:	2200      	movs	r2, #0
 80022a8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022ac:	4804      	ldr	r0, [pc, #16]	@ (80022c0 <StartSoundAlarm+0x3c>)
 80022ae:	f001 fe21 	bl	8003ef4 <HAL_GPIO_WritePin>
	  osDelay(500);
 80022b2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022b6:	f004 ff4c 	bl	8007152 <osDelay>
	  HAL_GPIO_WritePin(BOOZER_GPIO_Port, BOOZER_Pin, GPIO_PIN_SET);
 80022ba:	bf00      	nop
 80022bc:	e7e9      	b.n	8002292 <StartSoundAlarm+0xe>
 80022be:	bf00      	nop
 80022c0:	40010c00 	.word	0x40010c00

080022c4 <StartControlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartControlTask */
void StartControlTask(void const * argument)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControlTask */
  /* Infinite loop */
  for(;;)
  {
	  xSemaphoreTake(SemControlTaskHandle,portMAX_DELAY);
 80022cc:	4b0f      	ldr	r3, [pc, #60]	@ (800230c <StartControlTask+0x48>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f04f 31ff 	mov.w	r1, #4294967295
 80022d4:	4618      	mov	r0, r3
 80022d6:	f005 fb55 	bl	8007984 <xQueueSemaphoreTake>
	  HAL_GPIO_WritePin(BOOZER_GPIO_Port, BOOZER_Pin, GPIO_PIN_RESET);
 80022da:	2200      	movs	r2, #0
 80022dc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022e0:	480b      	ldr	r0, [pc, #44]	@ (8002310 <StartControlTask+0x4c>)
 80022e2:	f001 fe07 	bl	8003ef4 <HAL_GPIO_WritePin>
	  vTaskSuspend(SoundAlarmHandle);
 80022e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002314 <StartControlTask+0x50>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4618      	mov	r0, r3
 80022ec:	f005 ffe8 	bl	80082c0 <vTaskSuspend>
	  HAL_GPIO_WritePin(LIGHT1_GPIO_Port, LIGHT1_Pin, GPIO_PIN_SET);
 80022f0:	2201      	movs	r2, #1
 80022f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022f6:	4808      	ldr	r0, [pc, #32]	@ (8002318 <StartControlTask+0x54>)
 80022f8:	f001 fdfc 	bl	8003ef4 <HAL_GPIO_WritePin>
	  vTaskSuspend(LightSignalHandle);
 80022fc:	4b07      	ldr	r3, [pc, #28]	@ (800231c <StartControlTask+0x58>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f005 ffdd 	bl	80082c0 <vTaskSuspend>
	  xSemaphoreTake(SemControlTaskHandle,portMAX_DELAY);
 8002306:	bf00      	nop
 8002308:	e7e0      	b.n	80022cc <StartControlTask+0x8>
 800230a:	bf00      	nop
 800230c:	2000060c 	.word	0x2000060c
 8002310:	40010c00 	.word	0x40010c00
 8002314:	200005f4 	.word	0x200005f4
 8002318:	40010800 	.word	0x40010800
 800231c:	200005f0 	.word	0x200005f0

08002320 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002324:	b672      	cpsid	i
}
 8002326:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002328:	bf00      	nop
 800232a:	e7fd      	b.n	8002328 <Error_Handler+0x8>

0800232c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002332:	4b18      	ldr	r3, [pc, #96]	@ (8002394 <HAL_MspInit+0x68>)
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	4a17      	ldr	r2, [pc, #92]	@ (8002394 <HAL_MspInit+0x68>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	6193      	str	r3, [r2, #24]
 800233e:	4b15      	ldr	r3, [pc, #84]	@ (8002394 <HAL_MspInit+0x68>)
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800234a:	4b12      	ldr	r3, [pc, #72]	@ (8002394 <HAL_MspInit+0x68>)
 800234c:	69db      	ldr	r3, [r3, #28]
 800234e:	4a11      	ldr	r2, [pc, #68]	@ (8002394 <HAL_MspInit+0x68>)
 8002350:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002354:	61d3      	str	r3, [r2, #28]
 8002356:	4b0f      	ldr	r3, [pc, #60]	@ (8002394 <HAL_MspInit+0x68>)
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800235e:	607b      	str	r3, [r7, #4]
 8002360:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002362:	2200      	movs	r2, #0
 8002364:	210f      	movs	r1, #15
 8002366:	f06f 0001 	mvn.w	r0, #1
 800236a:	f001 f966 	bl	800363a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800236e:	4b0a      	ldr	r3, [pc, #40]	@ (8002398 <HAL_MspInit+0x6c>)
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	4a04      	ldr	r2, [pc, #16]	@ (8002398 <HAL_MspInit+0x6c>)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800238a:	bf00      	nop
 800238c:	3710      	adds	r7, #16
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40021000 	.word	0x40021000
 8002398:	40010000 	.word	0x40010000

0800239c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b088      	sub	sp, #32
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a4:	f107 0310 	add.w	r3, r7, #16
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
 80023ac:	605a      	str	r2, [r3, #4]
 80023ae:	609a      	str	r2, [r3, #8]
 80023b0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a28      	ldr	r2, [pc, #160]	@ (8002458 <HAL_ADC_MspInit+0xbc>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d149      	bne.n	8002450 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023bc:	4b27      	ldr	r3, [pc, #156]	@ (800245c <HAL_ADC_MspInit+0xc0>)
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	4a26      	ldr	r2, [pc, #152]	@ (800245c <HAL_ADC_MspInit+0xc0>)
 80023c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023c6:	6193      	str	r3, [r2, #24]
 80023c8:	4b24      	ldr	r3, [pc, #144]	@ (800245c <HAL_ADC_MspInit+0xc0>)
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d4:	4b21      	ldr	r3, [pc, #132]	@ (800245c <HAL_ADC_MspInit+0xc0>)
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	4a20      	ldr	r2, [pc, #128]	@ (800245c <HAL_ADC_MspInit+0xc0>)
 80023da:	f043 0304 	orr.w	r3, r3, #4
 80023de:	6193      	str	r3, [r2, #24]
 80023e0:	4b1e      	ldr	r3, [pc, #120]	@ (800245c <HAL_ADC_MspInit+0xc0>)
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	f003 0304 	and.w	r3, r3, #4
 80023e8:	60bb      	str	r3, [r7, #8]
 80023ea:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80023ec:	2310      	movs	r3, #16
 80023ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023f0:	2303      	movs	r3, #3
 80023f2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f4:	f107 0310 	add.w	r3, r7, #16
 80023f8:	4619      	mov	r1, r3
 80023fa:	4819      	ldr	r0, [pc, #100]	@ (8002460 <HAL_ADC_MspInit+0xc4>)
 80023fc:	f001 fbf6 	bl	8003bec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002400:	4b18      	ldr	r3, [pc, #96]	@ (8002464 <HAL_ADC_MspInit+0xc8>)
 8002402:	4a19      	ldr	r2, [pc, #100]	@ (8002468 <HAL_ADC_MspInit+0xcc>)
 8002404:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002406:	4b17      	ldr	r3, [pc, #92]	@ (8002464 <HAL_ADC_MspInit+0xc8>)
 8002408:	2200      	movs	r2, #0
 800240a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800240c:	4b15      	ldr	r3, [pc, #84]	@ (8002464 <HAL_ADC_MspInit+0xc8>)
 800240e:	2200      	movs	r2, #0
 8002410:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002412:	4b14      	ldr	r3, [pc, #80]	@ (8002464 <HAL_ADC_MspInit+0xc8>)
 8002414:	2280      	movs	r2, #128	@ 0x80
 8002416:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002418:	4b12      	ldr	r3, [pc, #72]	@ (8002464 <HAL_ADC_MspInit+0xc8>)
 800241a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800241e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002420:	4b10      	ldr	r3, [pc, #64]	@ (8002464 <HAL_ADC_MspInit+0xc8>)
 8002422:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002426:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002428:	4b0e      	ldr	r3, [pc, #56]	@ (8002464 <HAL_ADC_MspInit+0xc8>)
 800242a:	2220      	movs	r2, #32
 800242c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800242e:	4b0d      	ldr	r3, [pc, #52]	@ (8002464 <HAL_ADC_MspInit+0xc8>)
 8002430:	2200      	movs	r2, #0
 8002432:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002434:	480b      	ldr	r0, [pc, #44]	@ (8002464 <HAL_ADC_MspInit+0xc8>)
 8002436:	f001 f937 	bl	80036a8 <HAL_DMA_Init>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002440:	f7ff ff6e 	bl	8002320 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a07      	ldr	r2, [pc, #28]	@ (8002464 <HAL_ADC_MspInit+0xc8>)
 8002448:	621a      	str	r2, [r3, #32]
 800244a:	4a06      	ldr	r2, [pc, #24]	@ (8002464 <HAL_ADC_MspInit+0xc8>)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002450:	bf00      	nop
 8002452:	3720      	adds	r7, #32
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	40012400 	.word	0x40012400
 800245c:	40021000 	.word	0x40021000
 8002460:	40010800 	.word	0x40010800
 8002464:	200003d8 	.word	0x200003d8
 8002468:	40020008 	.word	0x40020008

0800246c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b08a      	sub	sp, #40	@ 0x28
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002474:	f107 0314 	add.w	r3, r7, #20
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a22      	ldr	r2, [pc, #136]	@ (8002510 <HAL_SPI_MspInit+0xa4>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d13d      	bne.n	8002508 <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800248c:	4b21      	ldr	r3, [pc, #132]	@ (8002514 <HAL_SPI_MspInit+0xa8>)
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	4a20      	ldr	r2, [pc, #128]	@ (8002514 <HAL_SPI_MspInit+0xa8>)
 8002492:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002496:	6193      	str	r3, [r2, #24]
 8002498:	4b1e      	ldr	r3, [pc, #120]	@ (8002514 <HAL_SPI_MspInit+0xa8>)
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024a0:	613b      	str	r3, [r7, #16]
 80024a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002514 <HAL_SPI_MspInit+0xa8>)
 80024a6:	699b      	ldr	r3, [r3, #24]
 80024a8:	4a1a      	ldr	r2, [pc, #104]	@ (8002514 <HAL_SPI_MspInit+0xa8>)
 80024aa:	f043 0308 	orr.w	r3, r3, #8
 80024ae:	6193      	str	r3, [r2, #24]
 80024b0:	4b18      	ldr	r3, [pc, #96]	@ (8002514 <HAL_SPI_MspInit+0xa8>)
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	f003 0308 	and.w	r3, r3, #8
 80024b8:	60fb      	str	r3, [r7, #12]
 80024ba:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80024bc:	2328      	movs	r3, #40	@ 0x28
 80024be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c0:	2302      	movs	r3, #2
 80024c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024c4:	2303      	movs	r3, #3
 80024c6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c8:	f107 0314 	add.w	r3, r7, #20
 80024cc:	4619      	mov	r1, r3
 80024ce:	4812      	ldr	r0, [pc, #72]	@ (8002518 <HAL_SPI_MspInit+0xac>)
 80024d0:	f001 fb8c 	bl	8003bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80024d4:	2310      	movs	r3, #16
 80024d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024d8:	2300      	movs	r3, #0
 80024da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e0:	f107 0314 	add.w	r3, r7, #20
 80024e4:	4619      	mov	r1, r3
 80024e6:	480c      	ldr	r0, [pc, #48]	@ (8002518 <HAL_SPI_MspInit+0xac>)
 80024e8:	f001 fb80 	bl	8003bec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 80024ec:	4b0b      	ldr	r3, [pc, #44]	@ (800251c <HAL_SPI_MspInit+0xb0>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80024f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80024f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80024fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	627b      	str	r3, [r7, #36]	@ 0x24
 8002502:	4a06      	ldr	r2, [pc, #24]	@ (800251c <HAL_SPI_MspInit+0xb0>)
 8002504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002506:	6053      	str	r3, [r2, #4]

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002508:	bf00      	nop
 800250a:	3728      	adds	r7, #40	@ 0x28
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40013000 	.word	0x40013000
 8002514:	40021000 	.word	0x40021000
 8002518:	40010c00 	.word	0x40010c00
 800251c:	40010000 	.word	0x40010000

08002520 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a0d      	ldr	r2, [pc, #52]	@ (8002564 <HAL_TIM_Base_MspInit+0x44>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d113      	bne.n	800255a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002532:	4b0d      	ldr	r3, [pc, #52]	@ (8002568 <HAL_TIM_Base_MspInit+0x48>)
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	4a0c      	ldr	r2, [pc, #48]	@ (8002568 <HAL_TIM_Base_MspInit+0x48>)
 8002538:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800253c:	6193      	str	r3, [r2, #24]
 800253e:	4b0a      	ldr	r3, [pc, #40]	@ (8002568 <HAL_TIM_Base_MspInit+0x48>)
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002546:	60fb      	str	r3, [r7, #12]
 8002548:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 800254a:	2200      	movs	r2, #0
 800254c:	2105      	movs	r1, #5
 800254e:	2019      	movs	r0, #25
 8002550:	f001 f873 	bl	800363a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002554:	2019      	movs	r0, #25
 8002556:	f001 f88c 	bl	8003672 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800255a:	bf00      	nop
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40012c00 	.word	0x40012c00
 8002568:	40021000 	.word	0x40021000

0800256c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800257c:	d10c      	bne.n	8002598 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800257e:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <HAL_TIM_PWM_MspInit+0x58>)
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	4a10      	ldr	r2, [pc, #64]	@ (80025c4 <HAL_TIM_PWM_MspInit+0x58>)
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	61d3      	str	r3, [r2, #28]
 800258a:	4b0e      	ldr	r3, [pc, #56]	@ (80025c4 <HAL_TIM_PWM_MspInit+0x58>)
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002596:	e010      	b.n	80025ba <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a0a      	ldr	r2, [pc, #40]	@ (80025c8 <HAL_TIM_PWM_MspInit+0x5c>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d10b      	bne.n	80025ba <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025a2:	4b08      	ldr	r3, [pc, #32]	@ (80025c4 <HAL_TIM_PWM_MspInit+0x58>)
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	4a07      	ldr	r2, [pc, #28]	@ (80025c4 <HAL_TIM_PWM_MspInit+0x58>)
 80025a8:	f043 0302 	orr.w	r3, r3, #2
 80025ac:	61d3      	str	r3, [r2, #28]
 80025ae:	4b05      	ldr	r3, [pc, #20]	@ (80025c4 <HAL_TIM_PWM_MspInit+0x58>)
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	60bb      	str	r3, [r7, #8]
 80025b8:	68bb      	ldr	r3, [r7, #8]
}
 80025ba:	bf00      	nop
 80025bc:	3714      	adds	r7, #20
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr
 80025c4:	40021000 	.word	0x40021000
 80025c8:	40000400 	.word	0x40000400

080025cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b088      	sub	sp, #32
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d4:	f107 0310 	add.w	r3, r7, #16
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	605a      	str	r2, [r3, #4]
 80025de:	609a      	str	r2, [r3, #8]
 80025e0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025ea:	d118      	bne.n	800261e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002660 <HAL_TIM_MspPostInit+0x94>)
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	4a1b      	ldr	r2, [pc, #108]	@ (8002660 <HAL_TIM_MspPostInit+0x94>)
 80025f2:	f043 0304 	orr.w	r3, r3, #4
 80025f6:	6193      	str	r3, [r2, #24]
 80025f8:	4b19      	ldr	r3, [pc, #100]	@ (8002660 <HAL_TIM_MspPostInit+0x94>)
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	f003 0304 	and.w	r3, r3, #4
 8002600:	60fb      	str	r3, [r7, #12]
 8002602:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = M1_PWM_Pin|M2_PWM_Pin|M3_PWM_Pin|M4_PWM_Pin;
 8002604:	230f      	movs	r3, #15
 8002606:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002608:	2302      	movs	r3, #2
 800260a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260c:	2302      	movs	r3, #2
 800260e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002610:	f107 0310 	add.w	r3, r7, #16
 8002614:	4619      	mov	r1, r3
 8002616:	4813      	ldr	r0, [pc, #76]	@ (8002664 <HAL_TIM_MspPostInit+0x98>)
 8002618:	f001 fae8 	bl	8003bec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800261c:	e01c      	b.n	8002658 <HAL_TIM_MspPostInit+0x8c>
  else if(htim->Instance==TIM3)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a11      	ldr	r2, [pc, #68]	@ (8002668 <HAL_TIM_MspPostInit+0x9c>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d117      	bne.n	8002658 <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002628:	4b0d      	ldr	r3, [pc, #52]	@ (8002660 <HAL_TIM_MspPostInit+0x94>)
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	4a0c      	ldr	r2, [pc, #48]	@ (8002660 <HAL_TIM_MspPostInit+0x94>)
 800262e:	f043 0304 	orr.w	r3, r3, #4
 8002632:	6193      	str	r3, [r2, #24]
 8002634:	4b0a      	ldr	r3, [pc, #40]	@ (8002660 <HAL_TIM_MspPostInit+0x94>)
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	60bb      	str	r3, [r7, #8]
 800263e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Servo1_Pin|Servo2_Pin;
 8002640:	23c0      	movs	r3, #192	@ 0xc0
 8002642:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002644:	2302      	movs	r3, #2
 8002646:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002648:	2302      	movs	r3, #2
 800264a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800264c:	f107 0310 	add.w	r3, r7, #16
 8002650:	4619      	mov	r1, r3
 8002652:	4804      	ldr	r0, [pc, #16]	@ (8002664 <HAL_TIM_MspPostInit+0x98>)
 8002654:	f001 faca 	bl	8003bec <HAL_GPIO_Init>
}
 8002658:	bf00      	nop
 800265a:	3720      	adds	r7, #32
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40021000 	.word	0x40021000
 8002664:	40010800 	.word	0x40010800
 8002668:	40000400 	.word	0x40000400

0800266c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b088      	sub	sp, #32
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 0310 	add.w	r3, r7, #16
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a33      	ldr	r2, [pc, #204]	@ (8002754 <HAL_UART_MspInit+0xe8>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d15f      	bne.n	800274c <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800268c:	4b32      	ldr	r3, [pc, #200]	@ (8002758 <HAL_UART_MspInit+0xec>)
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	4a31      	ldr	r2, [pc, #196]	@ (8002758 <HAL_UART_MspInit+0xec>)
 8002692:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002696:	6193      	str	r3, [r2, #24]
 8002698:	4b2f      	ldr	r3, [pc, #188]	@ (8002758 <HAL_UART_MspInit+0xec>)
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002758 <HAL_UART_MspInit+0xec>)
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	4a2b      	ldr	r2, [pc, #172]	@ (8002758 <HAL_UART_MspInit+0xec>)
 80026aa:	f043 0304 	orr.w	r3, r3, #4
 80026ae:	6193      	str	r3, [r2, #24]
 80026b0:	4b29      	ldr	r3, [pc, #164]	@ (8002758 <HAL_UART_MspInit+0xec>)
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	f003 0304 	and.w	r3, r3, #4
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80026bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c2:	2302      	movs	r3, #2
 80026c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026c6:	2303      	movs	r3, #3
 80026c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ca:	f107 0310 	add.w	r3, r7, #16
 80026ce:	4619      	mov	r1, r3
 80026d0:	4822      	ldr	r0, [pc, #136]	@ (800275c <HAL_UART_MspInit+0xf0>)
 80026d2:	f001 fa8b 	bl	8003bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80026d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e4:	f107 0310 	add.w	r3, r7, #16
 80026e8:	4619      	mov	r1, r3
 80026ea:	481c      	ldr	r0, [pc, #112]	@ (800275c <HAL_UART_MspInit+0xf0>)
 80026ec:	f001 fa7e 	bl	8003bec <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80026f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002760 <HAL_UART_MspInit+0xf4>)
 80026f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002764 <HAL_UART_MspInit+0xf8>)
 80026f4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002760 <HAL_UART_MspInit+0xf4>)
 80026f8:	2210      	movs	r2, #16
 80026fa:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026fc:	4b18      	ldr	r3, [pc, #96]	@ (8002760 <HAL_UART_MspInit+0xf4>)
 80026fe:	2200      	movs	r2, #0
 8002700:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002702:	4b17      	ldr	r3, [pc, #92]	@ (8002760 <HAL_UART_MspInit+0xf4>)
 8002704:	2280      	movs	r2, #128	@ 0x80
 8002706:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002708:	4b15      	ldr	r3, [pc, #84]	@ (8002760 <HAL_UART_MspInit+0xf4>)
 800270a:	2200      	movs	r2, #0
 800270c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800270e:	4b14      	ldr	r3, [pc, #80]	@ (8002760 <HAL_UART_MspInit+0xf4>)
 8002710:	2200      	movs	r2, #0
 8002712:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002714:	4b12      	ldr	r3, [pc, #72]	@ (8002760 <HAL_UART_MspInit+0xf4>)
 8002716:	2200      	movs	r2, #0
 8002718:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800271a:	4b11      	ldr	r3, [pc, #68]	@ (8002760 <HAL_UART_MspInit+0xf4>)
 800271c:	2200      	movs	r2, #0
 800271e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002720:	480f      	ldr	r0, [pc, #60]	@ (8002760 <HAL_UART_MspInit+0xf4>)
 8002722:	f000 ffc1 	bl	80036a8 <HAL_DMA_Init>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 800272c:	f7ff fdf8 	bl	8002320 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	4a0b      	ldr	r2, [pc, #44]	@ (8002760 <HAL_UART_MspInit+0xf4>)
 8002734:	639a      	str	r2, [r3, #56]	@ 0x38
 8002736:	4a0a      	ldr	r2, [pc, #40]	@ (8002760 <HAL_UART_MspInit+0xf4>)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800273c:	2200      	movs	r2, #0
 800273e:	2105      	movs	r1, #5
 8002740:	2025      	movs	r0, #37	@ 0x25
 8002742:	f000 ff7a 	bl	800363a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002746:	2025      	movs	r0, #37	@ 0x25
 8002748:	f000 ff93 	bl	8003672 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800274c:	bf00      	nop
 800274e:	3720      	adds	r7, #32
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	40013800 	.word	0x40013800
 8002758:	40021000 	.word	0x40021000
 800275c:	40010800 	.word	0x40010800
 8002760:	20000594 	.word	0x20000594
 8002764:	40020044 	.word	0x40020044

08002768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800276c:	bf00      	nop
 800276e:	e7fd      	b.n	800276c <NMI_Handler+0x4>

08002770 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002774:	bf00      	nop
 8002776:	e7fd      	b.n	8002774 <HardFault_Handler+0x4>

08002778 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800277c:	bf00      	nop
 800277e:	e7fd      	b.n	800277c <MemManage_Handler+0x4>

08002780 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002784:	bf00      	nop
 8002786:	e7fd      	b.n	8002784 <BusFault_Handler+0x4>

08002788 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800278c:	bf00      	nop
 800278e:	e7fd      	b.n	800278c <UsageFault_Handler+0x4>

08002790 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002794:	bf00      	nop
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr

0800279c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027a0:	f000 f978 	bl	8002a94 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80027a4:	f006 face 	bl	8008d44 <xTaskGetSchedulerState>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d001      	beq.n	80027b2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80027ae:	f006 fe5b 	bl	8009468 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027b2:	bf00      	nop
 80027b4:	bd80      	pop	{r7, pc}
	...

080027b8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80027bc:	4802      	ldr	r0, [pc, #8]	@ (80027c8 <DMA1_Channel1_IRQHandler+0x10>)
 80027be:	f001 f8e1 	bl	8003984 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80027c2:	bf00      	nop
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	200003d8 	.word	0x200003d8

080027cc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80027d0:	4802      	ldr	r0, [pc, #8]	@ (80027dc <DMA1_Channel4_IRQHandler+0x10>)
 80027d2:	f001 f8d7 	bl	8003984 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80027d6:	bf00      	nop
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	20000594 	.word	0x20000594

080027e0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 80027e4:	2080      	movs	r0, #128	@ 0x80
 80027e6:	f001 fb9d 	bl	8003f24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
	...

080027f0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80027f4:	4802      	ldr	r0, [pc, #8]	@ (8002800 <TIM1_UP_IRQHandler+0x10>)
 80027f6:	f003 f8b5 	bl	8005964 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000474 	.word	0x20000474

08002804 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002808:	4802      	ldr	r0, [pc, #8]	@ (8002814 <USART1_IRQHandler+0x10>)
 800280a:	f003 feb9 	bl	8006580 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	2000054c 	.word	0x2000054c

08002818 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800281c:	bf00      	nop
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr

08002824 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002824:	f7ff fff8 	bl	8002818 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002828:	480b      	ldr	r0, [pc, #44]	@ (8002858 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800282a:	490c      	ldr	r1, [pc, #48]	@ (800285c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800282c:	4a0c      	ldr	r2, [pc, #48]	@ (8002860 <LoopFillZerobss+0x16>)
  movs r3, #0
 800282e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002830:	e002      	b.n	8002838 <LoopCopyDataInit>

08002832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002836:	3304      	adds	r3, #4

08002838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800283a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800283c:	d3f9      	bcc.n	8002832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800283e:	4a09      	ldr	r2, [pc, #36]	@ (8002864 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002840:	4c09      	ldr	r4, [pc, #36]	@ (8002868 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002844:	e001      	b.n	800284a <LoopFillZerobss>

08002846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002848:	3204      	adds	r2, #4

0800284a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800284a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800284c:	d3fb      	bcc.n	8002846 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800284e:	f007 febd 	bl	800a5cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002852:	f7fe fdf1 	bl	8001438 <main>
  bx lr
 8002856:	4770      	bx	lr
  ldr r0, =_sdata
 8002858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800285c:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8002860:	0800a89c 	.word	0x0800a89c
  ldr r2, =_sbss
 8002864:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8002868:	20003414 	.word	0x20003414

0800286c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800286c:	e7fe      	b.n	800286c <ADC1_2_IRQHandler>
	...

08002870 <Brushed2DC_Control>:

#include "BrushedDC.h"

void Brushed2DC_Control(TIM_HandleTypeDef *htim1,uint32_t Channel1, \
		uint32_t Channel2, int8_t acceleration, uint32_t DirectRot1, \
		uint32_t DirectRot2){
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
 800287c:	70fb      	strb	r3, [r7, #3]

	static float accelStep = MotorStep;
	int32_t accelPWM = 0;
 800287e:	2300      	movs	r3, #0
 8002880:	617b      	str	r3, [r7, #20]

	//   
	if((acceleration > DeadZone) || (acceleration < -DeadZone)){
 8002882:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002886:	2b03      	cmp	r3, #3
 8002888:	dc04      	bgt.n	8002894 <Brushed2DC_Control+0x24>
 800288a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800288e:	f113 0f03 	cmn.w	r3, #3
 8002892:	da12      	bge.n	80028ba <Brushed2DC_Control+0x4a>
		accelPWM = (int32_t)(accelStep*(float)acceleration);
 8002894:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002898:	4618      	mov	r0, r3
 800289a:	f7fe f9b1 	bl	8000c00 <__aeabi_i2f>
 800289e:	4602      	mov	r2, r0
 80028a0:	4b56      	ldr	r3, [pc, #344]	@ (80029fc <Brushed2DC_Control+0x18c>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4619      	mov	r1, r3
 80028a6:	4610      	mov	r0, r2
 80028a8:	f7fe f9fe 	bl	8000ca8 <__aeabi_fmul>
 80028ac:	4603      	mov	r3, r0
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fe fbc0 	bl	8001034 <__aeabi_f2iz>
 80028b4:	4603      	mov	r3, r0
 80028b6:	617b      	str	r3, [r7, #20]
 80028b8:	e001      	b.n	80028be <Brushed2DC_Control+0x4e>
	}
	else accelPWM = 0;
 80028ba:	2300      	movs	r3, #0
 80028bc:	617b      	str	r3, [r7, #20]

//	 .  1_2  2_3 ?
	if(Channel1 == TIM_CHANNEL_1){
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f040 8096 	bne.w	80029f2 <Brushed2DC_Control+0x182>
		HAL_GPIO_WritePin(STBY_M1_M2_GPIO_Port, STBY_M1_M2_Pin, GPIO_PIN_SET);
 80028c6:	2201      	movs	r2, #1
 80028c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028cc:	484c      	ldr	r0, [pc, #304]	@ (8002a00 <Brushed2DC_Control+0x190>)
 80028ce:	f001 fb11 	bl	8003ef4 <HAL_GPIO_WritePin>
		//   .
		if(DirectRot1 == DirectRotCW){ //  DirectRot2 == DirectRotCCW
 80028d2:	6a3b      	ldr	r3, [r7, #32]
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d146      	bne.n	8002966 <Brushed2DC_Control+0xf6>
			// 
			if(accelPWM<0){
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	da22      	bge.n	8002924 <Brushed2DC_Control+0xb4>
				HAL_GPIO_WritePin(M1_IN1_GPIO_Port, M1_IN1_Pin, GPIO_PIN_RESET);
 80028de:	2200      	movs	r2, #0
 80028e0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80028e4:	4847      	ldr	r0, [pc, #284]	@ (8002a04 <Brushed2DC_Control+0x194>)
 80028e6:	f001 fb05 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_IN2_GPIO_Port, M1_IN2_Pin, GPIO_PIN_SET);
 80028ea:	2201      	movs	r2, #1
 80028ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028f0:	4844      	ldr	r0, [pc, #272]	@ (8002a04 <Brushed2DC_Control+0x194>)
 80028f2:	f001 faff 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M2_IN1_GPIO_Port, M2_IN1_Pin, GPIO_PIN_SET);
 80028f6:	2201      	movs	r2, #1
 80028f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80028fc:	4841      	ldr	r0, [pc, #260]	@ (8002a04 <Brushed2DC_Control+0x194>)
 80028fe:	f001 faf9 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M2_IN2_GPIO_Port, M2_IN2_Pin, GPIO_PIN_RESET);
 8002902:	2200      	movs	r2, #0
 8002904:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002908:	483d      	ldr	r0, [pc, #244]	@ (8002a00 <Brushed2DC_Control+0x190>)
 800290a:	f001 faf3 	bl	8003ef4 <HAL_GPIO_WritePin>
				htim1->Instance->CCR1 = -accelPWM;
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	425a      	negs	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	635a      	str	r2, [r3, #52]	@ 0x34
				htim1->Instance->CCR2 = -accelPWM;
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	425a      	negs	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	639a      	str	r2, [r3, #56]	@ 0x38
				htim1->Instance->CCR2 = accelPWM;
			}

		}
	}
}
 8002922:	e066      	b.n	80029f2 <Brushed2DC_Control+0x182>
				HAL_GPIO_WritePin(M1_IN1_GPIO_Port, M1_IN1_Pin, GPIO_PIN_SET);
 8002924:	2201      	movs	r2, #1
 8002926:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800292a:	4836      	ldr	r0, [pc, #216]	@ (8002a04 <Brushed2DC_Control+0x194>)
 800292c:	f001 fae2 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_IN2_GPIO_Port, M1_IN2_Pin, GPIO_PIN_RESET);
 8002930:	2200      	movs	r2, #0
 8002932:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002936:	4833      	ldr	r0, [pc, #204]	@ (8002a04 <Brushed2DC_Control+0x194>)
 8002938:	f001 fadc 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M2_IN1_GPIO_Port, M2_IN1_Pin, GPIO_PIN_RESET);
 800293c:	2200      	movs	r2, #0
 800293e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002942:	4830      	ldr	r0, [pc, #192]	@ (8002a04 <Brushed2DC_Control+0x194>)
 8002944:	f001 fad6 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M2_IN2_GPIO_Port, M2_IN2_Pin, GPIO_PIN_SET);
 8002948:	2201      	movs	r2, #1
 800294a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800294e:	482c      	ldr	r0, [pc, #176]	@ (8002a00 <Brushed2DC_Control+0x190>)
 8002950:	f001 fad0 	bl	8003ef4 <HAL_GPIO_WritePin>
				htim1->Instance->CCR1 = accelPWM;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	635a      	str	r2, [r3, #52]	@ 0x34
				htim1->Instance->CCR2 = accelPWM;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	697a      	ldr	r2, [r7, #20]
 8002962:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002964:	e045      	b.n	80029f2 <Brushed2DC_Control+0x182>
			if(accelPWM<0){
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	2b00      	cmp	r3, #0
 800296a:	da22      	bge.n	80029b2 <Brushed2DC_Control+0x142>
				HAL_GPIO_WritePin(M1_IN1_GPIO_Port, M1_IN1_Pin, GPIO_PIN_SET);
 800296c:	2201      	movs	r2, #1
 800296e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002972:	4824      	ldr	r0, [pc, #144]	@ (8002a04 <Brushed2DC_Control+0x194>)
 8002974:	f001 fabe 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_IN2_GPIO_Port, M1_IN2_Pin, GPIO_PIN_RESET);
 8002978:	2200      	movs	r2, #0
 800297a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800297e:	4821      	ldr	r0, [pc, #132]	@ (8002a04 <Brushed2DC_Control+0x194>)
 8002980:	f001 fab8 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M2_IN1_GPIO_Port, M2_IN1_Pin, GPIO_PIN_RESET);
 8002984:	2200      	movs	r2, #0
 8002986:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800298a:	481e      	ldr	r0, [pc, #120]	@ (8002a04 <Brushed2DC_Control+0x194>)
 800298c:	f001 fab2 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M2_IN2_GPIO_Port, M2_IN2_Pin, GPIO_PIN_SET);
 8002990:	2201      	movs	r2, #1
 8002992:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002996:	481a      	ldr	r0, [pc, #104]	@ (8002a00 <Brushed2DC_Control+0x190>)
 8002998:	f001 faac 	bl	8003ef4 <HAL_GPIO_WritePin>
				htim1->Instance->CCR1 = -accelPWM;
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	425a      	negs	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	635a      	str	r2, [r3, #52]	@ 0x34
				htim1->Instance->CCR2 = -accelPWM;
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	425a      	negs	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80029b0:	e01f      	b.n	80029f2 <Brushed2DC_Control+0x182>
				HAL_GPIO_WritePin(M1_IN1_GPIO_Port, M1_IN1_Pin, GPIO_PIN_RESET);
 80029b2:	2200      	movs	r2, #0
 80029b4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029b8:	4812      	ldr	r0, [pc, #72]	@ (8002a04 <Brushed2DC_Control+0x194>)
 80029ba:	f001 fa9b 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M1_IN2_GPIO_Port, M1_IN2_Pin, GPIO_PIN_SET);
 80029be:	2201      	movs	r2, #1
 80029c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80029c4:	480f      	ldr	r0, [pc, #60]	@ (8002a04 <Brushed2DC_Control+0x194>)
 80029c6:	f001 fa95 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M2_IN1_GPIO_Port, M2_IN1_Pin, GPIO_PIN_SET);
 80029ca:	2201      	movs	r2, #1
 80029cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80029d0:	480c      	ldr	r0, [pc, #48]	@ (8002a04 <Brushed2DC_Control+0x194>)
 80029d2:	f001 fa8f 	bl	8003ef4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(M2_IN2_GPIO_Port, M2_IN2_Pin, GPIO_PIN_RESET);
 80029d6:	2200      	movs	r2, #0
 80029d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80029dc:	4808      	ldr	r0, [pc, #32]	@ (8002a00 <Brushed2DC_Control+0x190>)
 80029de:	f001 fa89 	bl	8003ef4 <HAL_GPIO_WritePin>
				htim1->Instance->CCR1 = accelPWM;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	635a      	str	r2, [r3, #52]	@ 0x34
				htim1->Instance->CCR2 = accelPWM;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80029f2:	bf00      	nop
 80029f4:	3718      	adds	r7, #24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20000004 	.word	0x20000004
 8002a00:	40010c00 	.word	0x40010c00
 8002a04:	40011000 	.word	0x40011000

08002a08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a0c:	4b08      	ldr	r3, [pc, #32]	@ (8002a30 <HAL_Init+0x28>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a07      	ldr	r2, [pc, #28]	@ (8002a30 <HAL_Init+0x28>)
 8002a12:	f043 0310 	orr.w	r3, r3, #16
 8002a16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a18:	2003      	movs	r0, #3
 8002a1a:	f000 fe03 	bl	8003624 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a1e:	200f      	movs	r0, #15
 8002a20:	f000 f808 	bl	8002a34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a24:	f7ff fc82 	bl	800232c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	40022000 	.word	0x40022000

08002a34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a3c:	4b12      	ldr	r3, [pc, #72]	@ (8002a88 <HAL_InitTick+0x54>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	4b12      	ldr	r3, [pc, #72]	@ (8002a8c <HAL_InitTick+0x58>)
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	4619      	mov	r1, r3
 8002a46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 fe1b 	bl	800368e <HAL_SYSTICK_Config>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e00e      	b.n	8002a80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2b0f      	cmp	r3, #15
 8002a66:	d80a      	bhi.n	8002a7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a68:	2200      	movs	r2, #0
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a70:	f000 fde3 	bl	800363a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a74:	4a06      	ldr	r2, [pc, #24]	@ (8002a90 <HAL_InitTick+0x5c>)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	e000      	b.n	8002a80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	20000000 	.word	0x20000000
 8002a8c:	2000000c 	.word	0x2000000c
 8002a90:	20000008 	.word	0x20000008

08002a94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a98:	4b05      	ldr	r3, [pc, #20]	@ (8002ab0 <HAL_IncTick+0x1c>)
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	4b05      	ldr	r3, [pc, #20]	@ (8002ab4 <HAL_IncTick+0x20>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	4a03      	ldr	r2, [pc, #12]	@ (8002ab4 <HAL_IncTick+0x20>)
 8002aa6:	6013      	str	r3, [r2, #0]
}
 8002aa8:	bf00      	nop
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr
 8002ab0:	2000000c 	.word	0x2000000c
 8002ab4:	20000610 	.word	0x20000610

08002ab8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  return uwTick;
 8002abc:	4b02      	ldr	r3, [pc, #8]	@ (8002ac8 <HAL_GetTick+0x10>)
 8002abe:	681b      	ldr	r3, [r3, #0]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr
 8002ac8:	20000610 	.word	0x20000610

08002acc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ad4:	f7ff fff0 	bl	8002ab8 <HAL_GetTick>
 8002ad8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae4:	d005      	beq.n	8002af2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8002b10 <HAL_Delay+0x44>)
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	461a      	mov	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4413      	add	r3, r2
 8002af0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002af2:	bf00      	nop
 8002af4:	f7ff ffe0 	bl	8002ab8 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d8f7      	bhi.n	8002af4 <HAL_Delay+0x28>
  {
  }
}
 8002b04:	bf00      	nop
 8002b06:	bf00      	nop
 8002b08:	3710      	adds	r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	2000000c 	.word	0x2000000c

08002b14 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002b20:	2300      	movs	r3, #0
 8002b22:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002b24:	2300      	movs	r3, #0
 8002b26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e0be      	b.n	8002cb4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d109      	bne.n	8002b58 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f7ff fc22 	bl	800239c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 fb41 	bl	80031e0 <ADC_ConversionStop_Disable>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b66:	f003 0310 	and.w	r3, r3, #16
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f040 8099 	bne.w	8002ca2 <HAL_ADC_Init+0x18e>
 8002b70:	7dfb      	ldrb	r3, [r7, #23]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f040 8095 	bne.w	8002ca2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b80:	f023 0302 	bic.w	r3, r3, #2
 8002b84:	f043 0202 	orr.w	r2, r3, #2
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b94:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	7b1b      	ldrb	r3, [r3, #12]
 8002b9a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002b9c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bac:	d003      	beq.n	8002bb6 <HAL_ADC_Init+0xa2>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d102      	bne.n	8002bbc <HAL_ADC_Init+0xa8>
 8002bb6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bba:	e000      	b.n	8002bbe <HAL_ADC_Init+0xaa>
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	7d1b      	ldrb	r3, [r3, #20]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d119      	bne.n	8002c00 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	7b1b      	ldrb	r3, [r3, #12]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d109      	bne.n	8002be8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	035a      	lsls	r2, r3, #13
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002be4:	613b      	str	r3, [r7, #16]
 8002be6:	e00b      	b.n	8002c00 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bec:	f043 0220 	orr.w	r2, r3, #32
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf8:	f043 0201 	orr.w	r2, r3, #1
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	689a      	ldr	r2, [r3, #8]
 8002c1a:	4b28      	ldr	r3, [pc, #160]	@ (8002cbc <HAL_ADC_Init+0x1a8>)
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	6812      	ldr	r2, [r2, #0]
 8002c22:	68b9      	ldr	r1, [r7, #8]
 8002c24:	430b      	orrs	r3, r1
 8002c26:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c30:	d003      	beq.n	8002c3a <HAL_ADC_Init+0x126>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d104      	bne.n	8002c44 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	051b      	lsls	r3, r3, #20
 8002c42:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c4a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	430a      	orrs	r2, r1
 8002c56:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	689a      	ldr	r2, [r3, #8]
 8002c5e:	4b18      	ldr	r3, [pc, #96]	@ (8002cc0 <HAL_ADC_Init+0x1ac>)
 8002c60:	4013      	ands	r3, r2
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d10b      	bne.n	8002c80 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c72:	f023 0303 	bic.w	r3, r3, #3
 8002c76:	f043 0201 	orr.w	r2, r3, #1
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c7e:	e018      	b.n	8002cb2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c84:	f023 0312 	bic.w	r3, r3, #18
 8002c88:	f043 0210 	orr.w	r2, r3, #16
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c94:	f043 0201 	orr.w	r2, r3, #1
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ca0:	e007      	b.n	8002cb2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca6:	f043 0210 	orr.w	r2, r3, #16
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002cb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3718      	adds	r7, #24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	ffe1f7fd 	.word	0xffe1f7fd
 8002cc0:	ff1f0efe 	.word	0xff1f0efe

08002cc4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a64      	ldr	r2, [pc, #400]	@ (8002e6c <HAL_ADC_Start_DMA+0x1a8>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d004      	beq.n	8002ce8 <HAL_ADC_Start_DMA+0x24>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a63      	ldr	r2, [pc, #396]	@ (8002e70 <HAL_ADC_Start_DMA+0x1ac>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d106      	bne.n	8002cf6 <HAL_ADC_Start_DMA+0x32>
 8002ce8:	4b60      	ldr	r3, [pc, #384]	@ (8002e6c <HAL_ADC_Start_DMA+0x1a8>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f040 80b3 	bne.w	8002e5c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d101      	bne.n	8002d04 <HAL_ADC_Start_DMA+0x40>
 8002d00:	2302      	movs	r3, #2
 8002d02:	e0ae      	b.n	8002e62 <HAL_ADC_Start_DMA+0x19e>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f000 fa0d 	bl	800312c <ADC_Enable>
 8002d12:	4603      	mov	r3, r0
 8002d14:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002d16:	7dfb      	ldrb	r3, [r7, #23]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f040 809a 	bne.w	8002e52 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d22:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d26:	f023 0301 	bic.w	r3, r3, #1
 8002d2a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a4e      	ldr	r2, [pc, #312]	@ (8002e70 <HAL_ADC_Start_DMA+0x1ac>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d105      	bne.n	8002d48 <HAL_ADC_Start_DMA+0x84>
 8002d3c:	4b4b      	ldr	r3, [pc, #300]	@ (8002e6c <HAL_ADC_Start_DMA+0x1a8>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d115      	bne.n	8002d74 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d4c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d026      	beq.n	8002db0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d66:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d6a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d72:	e01d      	b.n	8002db0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d78:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a39      	ldr	r2, [pc, #228]	@ (8002e6c <HAL_ADC_Start_DMA+0x1a8>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d004      	beq.n	8002d94 <HAL_ADC_Start_DMA+0xd0>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a38      	ldr	r2, [pc, #224]	@ (8002e70 <HAL_ADC_Start_DMA+0x1ac>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d10d      	bne.n	8002db0 <HAL_ADC_Start_DMA+0xec>
 8002d94:	4b35      	ldr	r3, [pc, #212]	@ (8002e6c <HAL_ADC_Start_DMA+0x1a8>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d007      	beq.n	8002db0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002da8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d006      	beq.n	8002dca <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc0:	f023 0206 	bic.w	r2, r3, #6
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002dc8:	e002      	b.n	8002dd0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6a1b      	ldr	r3, [r3, #32]
 8002ddc:	4a25      	ldr	r2, [pc, #148]	@ (8002e74 <HAL_ADC_Start_DMA+0x1b0>)
 8002dde:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	4a24      	ldr	r2, [pc, #144]	@ (8002e78 <HAL_ADC_Start_DMA+0x1b4>)
 8002de6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	4a23      	ldr	r2, [pc, #140]	@ (8002e7c <HAL_ADC_Start_DMA+0x1b8>)
 8002dee:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f06f 0202 	mvn.w	r2, #2
 8002df8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689a      	ldr	r2, [r3, #8]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e08:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6a18      	ldr	r0, [r3, #32]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	334c      	adds	r3, #76	@ 0x4c
 8002e14:	4619      	mov	r1, r3
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f000 fc9f 	bl	800375c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002e28:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002e2c:	d108      	bne.n	8002e40 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002e3c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002e3e:	e00f      	b.n	8002e60 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689a      	ldr	r2, [r3, #8]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002e4e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002e50:	e006      	b.n	8002e60 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002e5a:	e001      	b.n	8002e60 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002e60:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3718      	adds	r7, #24
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40012400 	.word	0x40012400
 8002e70:	40012800 	.word	0x40012800
 8002e74:	08003263 	.word	0x08003263
 8002e78:	080032df 	.word	0x080032df
 8002e7c:	080032fb 	.word	0x080032fb

08002e80 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d101      	bne.n	8002e9a <HAL_ADC_Stop_DMA+0x1a>
 8002e96:	2302      	movs	r3, #2
 8002e98:	e03a      	b.n	8002f10 <HAL_ADC_Stop_DMA+0x90>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 f99c 	bl	80031e0 <ADC_ConversionStop_Disable>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002eac:	7bfb      	ldrb	r3, [r7, #15]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d129      	bne.n	8002f06 <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ec0:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d11a      	bne.n	8002f06 <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f000 fca1 	bl	800381c <HAL_DMA_Abort>
 8002eda:	4603      	mov	r3, r0
 8002edc:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8002ede:	7bfb      	ldrb	r3, [r7, #15]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10a      	bne.n	8002efa <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002eec:	f023 0301 	bic.w	r3, r3, #1
 8002ef0:	f043 0201 	orr.w	r2, r3, #1
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ef8:	e005      	b.n	8002f06 <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002efe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8002f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bc80      	pop	{r7}
 8002f28:	4770      	bx	lr

08002f2a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	b083      	sub	sp, #12
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002f32:	bf00      	nop
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bc80      	pop	{r7}
 8002f3a:	4770      	bx	lr

08002f3c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f46:	2300      	movs	r3, #0
 8002f48:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d101      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x20>
 8002f58:	2302      	movs	r3, #2
 8002f5a:	e0dc      	b.n	8003116 <HAL_ADC_ConfigChannel+0x1da>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b06      	cmp	r3, #6
 8002f6a:	d81c      	bhi.n	8002fa6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	4613      	mov	r3, r2
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	4413      	add	r3, r2
 8002f7c:	3b05      	subs	r3, #5
 8002f7e:	221f      	movs	r2, #31
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	4019      	ands	r1, r3
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	6818      	ldr	r0, [r3, #0]
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685a      	ldr	r2, [r3, #4]
 8002f90:	4613      	mov	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4413      	add	r3, r2
 8002f96:	3b05      	subs	r3, #5
 8002f98:	fa00 f203 	lsl.w	r2, r0, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fa4:	e03c      	b.n	8003020 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	2b0c      	cmp	r3, #12
 8002fac:	d81c      	bhi.n	8002fe8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685a      	ldr	r2, [r3, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	4413      	add	r3, r2
 8002fbe:	3b23      	subs	r3, #35	@ 0x23
 8002fc0:	221f      	movs	r2, #31
 8002fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc6:	43db      	mvns	r3, r3
 8002fc8:	4019      	ands	r1, r3
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	6818      	ldr	r0, [r3, #0]
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	4413      	add	r3, r2
 8002fd8:	3b23      	subs	r3, #35	@ 0x23
 8002fda:	fa00 f203 	lsl.w	r2, r0, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	631a      	str	r2, [r3, #48]	@ 0x30
 8002fe6:	e01b      	b.n	8003020 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4413      	add	r3, r2
 8002ff8:	3b41      	subs	r3, #65	@ 0x41
 8002ffa:	221f      	movs	r2, #31
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	43db      	mvns	r3, r3
 8003002:	4019      	ands	r1, r3
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	6818      	ldr	r0, [r3, #0]
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	3b41      	subs	r3, #65	@ 0x41
 8003014:	fa00 f203 	lsl.w	r2, r0, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	430a      	orrs	r2, r1
 800301e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b09      	cmp	r3, #9
 8003026:	d91c      	bls.n	8003062 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68d9      	ldr	r1, [r3, #12]
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	4613      	mov	r3, r2
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	4413      	add	r3, r2
 8003038:	3b1e      	subs	r3, #30
 800303a:	2207      	movs	r2, #7
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	43db      	mvns	r3, r3
 8003042:	4019      	ands	r1, r3
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	6898      	ldr	r0, [r3, #8]
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	4613      	mov	r3, r2
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	4413      	add	r3, r2
 8003052:	3b1e      	subs	r3, #30
 8003054:	fa00 f203 	lsl.w	r2, r0, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	430a      	orrs	r2, r1
 800305e:	60da      	str	r2, [r3, #12]
 8003060:	e019      	b.n	8003096 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6919      	ldr	r1, [r3, #16]
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	4613      	mov	r3, r2
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	4413      	add	r3, r2
 8003072:	2207      	movs	r2, #7
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	43db      	mvns	r3, r3
 800307a:	4019      	ands	r1, r3
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	6898      	ldr	r0, [r3, #8]
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	4613      	mov	r3, r2
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	4413      	add	r3, r2
 800308a:	fa00 f203 	lsl.w	r2, r0, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2b10      	cmp	r3, #16
 800309c:	d003      	beq.n	80030a6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80030a2:	2b11      	cmp	r3, #17
 80030a4:	d132      	bne.n	800310c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003120 <HAL_ADC_ConfigChannel+0x1e4>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d125      	bne.n	80030fc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d126      	bne.n	800310c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80030cc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2b10      	cmp	r3, #16
 80030d4:	d11a      	bne.n	800310c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030d6:	4b13      	ldr	r3, [pc, #76]	@ (8003124 <HAL_ADC_ConfigChannel+0x1e8>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a13      	ldr	r2, [pc, #76]	@ (8003128 <HAL_ADC_ConfigChannel+0x1ec>)
 80030dc:	fba2 2303 	umull	r2, r3, r2, r3
 80030e0:	0c9a      	lsrs	r2, r3, #18
 80030e2:	4613      	mov	r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	4413      	add	r3, r2
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80030ec:	e002      	b.n	80030f4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	3b01      	subs	r3, #1
 80030f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d1f9      	bne.n	80030ee <HAL_ADC_ConfigChannel+0x1b2>
 80030fa:	e007      	b.n	800310c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003100:	f043 0220 	orr.w	r2, r3, #32
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003114:	7bfb      	ldrb	r3, [r7, #15]
}
 8003116:	4618      	mov	r0, r3
 8003118:	3714      	adds	r7, #20
 800311a:	46bd      	mov	sp, r7
 800311c:	bc80      	pop	{r7}
 800311e:	4770      	bx	lr
 8003120:	40012400 	.word	0x40012400
 8003124:	20000000 	.word	0x20000000
 8003128:	431bde83 	.word	0x431bde83

0800312c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b01      	cmp	r3, #1
 8003148:	d040      	beq.n	80031cc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f042 0201 	orr.w	r2, r2, #1
 8003158:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800315a:	4b1f      	ldr	r3, [pc, #124]	@ (80031d8 <ADC_Enable+0xac>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a1f      	ldr	r2, [pc, #124]	@ (80031dc <ADC_Enable+0xb0>)
 8003160:	fba2 2303 	umull	r2, r3, r2, r3
 8003164:	0c9b      	lsrs	r3, r3, #18
 8003166:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003168:	e002      	b.n	8003170 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	3b01      	subs	r3, #1
 800316e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d1f9      	bne.n	800316a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003176:	f7ff fc9f 	bl	8002ab8 <HAL_GetTick>
 800317a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800317c:	e01f      	b.n	80031be <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800317e:	f7ff fc9b 	bl	8002ab8 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d918      	bls.n	80031be <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b01      	cmp	r3, #1
 8003198:	d011      	beq.n	80031be <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800319e:	f043 0210 	orr.w	r2, r3, #16
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031aa:	f043 0201 	orr.w	r2, r3, #1
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e007      	b.n	80031ce <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d1d8      	bne.n	800317e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20000000 	.word	0x20000000
 80031dc:	431bde83 	.word	0x431bde83

080031e0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031e8:	2300      	movs	r3, #0
 80031ea:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d12e      	bne.n	8003258 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 0201 	bic.w	r2, r2, #1
 8003208:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800320a:	f7ff fc55 	bl	8002ab8 <HAL_GetTick>
 800320e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003210:	e01b      	b.n	800324a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003212:	f7ff fc51 	bl	8002ab8 <HAL_GetTick>
 8003216:	4602      	mov	r2, r0
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d914      	bls.n	800324a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b01      	cmp	r3, #1
 800322c:	d10d      	bne.n	800324a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003232:	f043 0210 	orr.w	r2, r3, #16
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800323e:	f043 0201 	orr.w	r2, r3, #1
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e007      	b.n	800325a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f003 0301 	and.w	r3, r3, #1
 8003254:	2b01      	cmp	r3, #1
 8003256:	d0dc      	beq.n	8003212 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b084      	sub	sp, #16
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003274:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003278:	2b00      	cmp	r3, #0
 800327a:	d127      	bne.n	80032cc <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003280:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003292:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003296:	d115      	bne.n	80032c4 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800329c:	2b00      	cmp	r3, #0
 800329e:	d111      	bne.n	80032c4 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d105      	bne.n	80032c4 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032bc:	f043 0201 	orr.w	r2, r3, #1
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80032c4:	68f8      	ldr	r0, [r7, #12]
 80032c6:	f7fd ff1d 	bl	8001104 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80032ca:	e004      	b.n	80032d6 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	4798      	blx	r3
}
 80032d6:	bf00      	nop
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80032de:	b580      	push	{r7, lr}
 80032e0:	b084      	sub	sp, #16
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ea:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f7ff fe13 	bl	8002f18 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032f2:	bf00      	nop
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}

080032fa <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b084      	sub	sp, #16
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003306:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800330c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003318:	f043 0204 	orr.w	r2, r3, #4
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f7ff fe02 	bl	8002f2a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003326:	bf00      	nop
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003330:	b590      	push	{r4, r7, lr}
 8003332:	b087      	sub	sp, #28
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003338:	2300      	movs	r3, #0
 800333a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_ADCEx_Calibration_Start+0x1e>
 800334a:	2302      	movs	r3, #2
 800334c:	e097      	b.n	800347e <HAL_ADCEx_Calibration_Start+0x14e>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7ff ff42 	bl	80031e0 <ADC_ConversionStop_Disable>
 800335c:	4603      	mov	r3, r0
 800335e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f7ff fee3 	bl	800312c <ADC_Enable>
 8003366:	4603      	mov	r3, r0
 8003368:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800336a:	7dfb      	ldrb	r3, [r7, #23]
 800336c:	2b00      	cmp	r3, #0
 800336e:	f040 8081 	bne.w	8003474 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003376:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800337a:	f023 0302 	bic.w	r3, r3, #2
 800337e:	f043 0202 	orr.w	r2, r3, #2
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003386:	4b40      	ldr	r3, [pc, #256]	@ (8003488 <HAL_ADCEx_Calibration_Start+0x158>)
 8003388:	681c      	ldr	r4, [r3, #0]
 800338a:	2002      	movs	r0, #2
 800338c:	f001 faa8 	bl	80048e0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003390:	4603      	mov	r3, r0
 8003392:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003396:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003398:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800339a:	e002      	b.n	80033a2 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	3b01      	subs	r3, #1
 80033a0:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1f9      	bne.n	800339c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	689a      	ldr	r2, [r3, #8]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 0208 	orr.w	r2, r2, #8
 80033b6:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80033b8:	f7ff fb7e 	bl	8002ab8 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80033be:	e01b      	b.n	80033f8 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80033c0:	f7ff fb7a 	bl	8002ab8 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b0a      	cmp	r3, #10
 80033cc:	d914      	bls.n	80033f8 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f003 0308 	and.w	r3, r3, #8
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00d      	beq.n	80033f8 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e0:	f023 0312 	bic.w	r3, r3, #18
 80033e4:	f043 0210 	orr.w	r2, r3, #16
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e042      	b.n	800347e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f003 0308 	and.w	r3, r3, #8
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1dc      	bne.n	80033c0 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689a      	ldr	r2, [r3, #8]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f042 0204 	orr.w	r2, r2, #4
 8003414:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003416:	f7ff fb4f 	bl	8002ab8 <HAL_GetTick>
 800341a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800341c:	e01b      	b.n	8003456 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800341e:	f7ff fb4b 	bl	8002ab8 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	2b0a      	cmp	r3, #10
 800342a:	d914      	bls.n	8003456 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f003 0304 	and.w	r3, r3, #4
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00d      	beq.n	8003456 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343e:	f023 0312 	bic.w	r3, r3, #18
 8003442:	f043 0210 	orr.w	r2, r3, #16
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e013      	b.n	800347e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1dc      	bne.n	800341e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003468:	f023 0303 	bic.w	r3, r3, #3
 800346c:	f043 0201 	orr.w	r2, r3, #1
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800347c:	7dfb      	ldrb	r3, [r7, #23]
}
 800347e:	4618      	mov	r0, r3
 8003480:	371c      	adds	r7, #28
 8003482:	46bd      	mov	sp, r7
 8003484:	bd90      	pop	{r4, r7, pc}
 8003486:	bf00      	nop
 8003488:	20000000 	.word	0x20000000

0800348c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f003 0307 	and.w	r3, r3, #7
 800349a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800349c:	4b0c      	ldr	r3, [pc, #48]	@ (80034d0 <__NVIC_SetPriorityGrouping+0x44>)
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034a2:	68ba      	ldr	r2, [r7, #8]
 80034a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034a8:	4013      	ands	r3, r2
 80034aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034be:	4a04      	ldr	r2, [pc, #16]	@ (80034d0 <__NVIC_SetPriorityGrouping+0x44>)
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	60d3      	str	r3, [r2, #12]
}
 80034c4:	bf00      	nop
 80034c6:	3714      	adds	r7, #20
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bc80      	pop	{r7}
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	e000ed00 	.word	0xe000ed00

080034d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034d8:	4b04      	ldr	r3, [pc, #16]	@ (80034ec <__NVIC_GetPriorityGrouping+0x18>)
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	0a1b      	lsrs	r3, r3, #8
 80034de:	f003 0307 	and.w	r3, r3, #7
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bc80      	pop	{r7}
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	e000ed00 	.word	0xe000ed00

080034f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	4603      	mov	r3, r0
 80034f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	db0b      	blt.n	800351a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003502:	79fb      	ldrb	r3, [r7, #7]
 8003504:	f003 021f 	and.w	r2, r3, #31
 8003508:	4906      	ldr	r1, [pc, #24]	@ (8003524 <__NVIC_EnableIRQ+0x34>)
 800350a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800350e:	095b      	lsrs	r3, r3, #5
 8003510:	2001      	movs	r0, #1
 8003512:	fa00 f202 	lsl.w	r2, r0, r2
 8003516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr
 8003524:	e000e100 	.word	0xe000e100

08003528 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	4603      	mov	r3, r0
 8003530:	6039      	str	r1, [r7, #0]
 8003532:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003538:	2b00      	cmp	r3, #0
 800353a:	db0a      	blt.n	8003552 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	b2da      	uxtb	r2, r3
 8003540:	490c      	ldr	r1, [pc, #48]	@ (8003574 <__NVIC_SetPriority+0x4c>)
 8003542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003546:	0112      	lsls	r2, r2, #4
 8003548:	b2d2      	uxtb	r2, r2
 800354a:	440b      	add	r3, r1
 800354c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003550:	e00a      	b.n	8003568 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	b2da      	uxtb	r2, r3
 8003556:	4908      	ldr	r1, [pc, #32]	@ (8003578 <__NVIC_SetPriority+0x50>)
 8003558:	79fb      	ldrb	r3, [r7, #7]
 800355a:	f003 030f 	and.w	r3, r3, #15
 800355e:	3b04      	subs	r3, #4
 8003560:	0112      	lsls	r2, r2, #4
 8003562:	b2d2      	uxtb	r2, r2
 8003564:	440b      	add	r3, r1
 8003566:	761a      	strb	r2, [r3, #24]
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	bc80      	pop	{r7}
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	e000e100 	.word	0xe000e100
 8003578:	e000ed00 	.word	0xe000ed00

0800357c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800357c:	b480      	push	{r7}
 800357e:	b089      	sub	sp, #36	@ 0x24
 8003580:	af00      	add	r7, sp, #0
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	60b9      	str	r1, [r7, #8]
 8003586:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f003 0307 	and.w	r3, r3, #7
 800358e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	f1c3 0307 	rsb	r3, r3, #7
 8003596:	2b04      	cmp	r3, #4
 8003598:	bf28      	it	cs
 800359a:	2304      	movcs	r3, #4
 800359c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	3304      	adds	r3, #4
 80035a2:	2b06      	cmp	r3, #6
 80035a4:	d902      	bls.n	80035ac <NVIC_EncodePriority+0x30>
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	3b03      	subs	r3, #3
 80035aa:	e000      	b.n	80035ae <NVIC_EncodePriority+0x32>
 80035ac:	2300      	movs	r3, #0
 80035ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035b0:	f04f 32ff 	mov.w	r2, #4294967295
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ba:	43da      	mvns	r2, r3
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	401a      	ands	r2, r3
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035c4:	f04f 31ff 	mov.w	r1, #4294967295
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	fa01 f303 	lsl.w	r3, r1, r3
 80035ce:	43d9      	mvns	r1, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035d4:	4313      	orrs	r3, r2
         );
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3724      	adds	r7, #36	@ 0x24
 80035da:	46bd      	mov	sp, r7
 80035dc:	bc80      	pop	{r7}
 80035de:	4770      	bx	lr

080035e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035f0:	d301      	bcc.n	80035f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035f2:	2301      	movs	r3, #1
 80035f4:	e00f      	b.n	8003616 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003620 <SysTick_Config+0x40>)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035fe:	210f      	movs	r1, #15
 8003600:	f04f 30ff 	mov.w	r0, #4294967295
 8003604:	f7ff ff90 	bl	8003528 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003608:	4b05      	ldr	r3, [pc, #20]	@ (8003620 <SysTick_Config+0x40>)
 800360a:	2200      	movs	r2, #0
 800360c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800360e:	4b04      	ldr	r3, [pc, #16]	@ (8003620 <SysTick_Config+0x40>)
 8003610:	2207      	movs	r2, #7
 8003612:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	e000e010 	.word	0xe000e010

08003624 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f7ff ff2d 	bl	800348c <__NVIC_SetPriorityGrouping>
}
 8003632:	bf00      	nop
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800363a:	b580      	push	{r7, lr}
 800363c:	b086      	sub	sp, #24
 800363e:	af00      	add	r7, sp, #0
 8003640:	4603      	mov	r3, r0
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003648:	2300      	movs	r3, #0
 800364a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800364c:	f7ff ff42 	bl	80034d4 <__NVIC_GetPriorityGrouping>
 8003650:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	68b9      	ldr	r1, [r7, #8]
 8003656:	6978      	ldr	r0, [r7, #20]
 8003658:	f7ff ff90 	bl	800357c <NVIC_EncodePriority>
 800365c:	4602      	mov	r2, r0
 800365e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003662:	4611      	mov	r1, r2
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff ff5f 	bl	8003528 <__NVIC_SetPriority>
}
 800366a:	bf00      	nop
 800366c:	3718      	adds	r7, #24
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b082      	sub	sp, #8
 8003676:	af00      	add	r7, sp, #0
 8003678:	4603      	mov	r3, r0
 800367a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800367c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003680:	4618      	mov	r0, r3
 8003682:	f7ff ff35 	bl	80034f0 <__NVIC_EnableIRQ>
}
 8003686:	bf00      	nop
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b082      	sub	sp, #8
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f7ff ffa2 	bl	80035e0 <SysTick_Config>
 800369c:	4603      	mov	r3, r0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
	...

080036a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80036b0:	2300      	movs	r3, #0
 80036b2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d101      	bne.n	80036be <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e043      	b.n	8003746 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	461a      	mov	r2, r3
 80036c4:	4b22      	ldr	r3, [pc, #136]	@ (8003750 <HAL_DMA_Init+0xa8>)
 80036c6:	4413      	add	r3, r2
 80036c8:	4a22      	ldr	r2, [pc, #136]	@ (8003754 <HAL_DMA_Init+0xac>)
 80036ca:	fba2 2303 	umull	r2, r3, r2, r3
 80036ce:	091b      	lsrs	r3, r3, #4
 80036d0:	009a      	lsls	r2, r3, #2
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a1f      	ldr	r2, [pc, #124]	@ (8003758 <HAL_DMA_Init+0xb0>)
 80036da:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2202      	movs	r2, #2
 80036e0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80036f2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80036f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003700:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800370c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003718:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	4313      	orrs	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3714      	adds	r7, #20
 800374a:	46bd      	mov	sp, r7
 800374c:	bc80      	pop	{r7}
 800374e:	4770      	bx	lr
 8003750:	bffdfff8 	.word	0xbffdfff8
 8003754:	cccccccd 	.word	0xcccccccd
 8003758:	40020000 	.word	0x40020000

0800375c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b086      	sub	sp, #24
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
 8003768:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003774:	2b01      	cmp	r3, #1
 8003776:	d101      	bne.n	800377c <HAL_DMA_Start_IT+0x20>
 8003778:	2302      	movs	r3, #2
 800377a:	e04b      	b.n	8003814 <HAL_DMA_Start_IT+0xb8>
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b01      	cmp	r3, #1
 800378e:	d13a      	bne.n	8003806 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2202      	movs	r2, #2
 8003794:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2200      	movs	r2, #0
 800379c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 0201 	bic.w	r2, r2, #1
 80037ac:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	68b9      	ldr	r1, [r7, #8]
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f000 f9eb 	bl	8003b90 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d008      	beq.n	80037d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f042 020e 	orr.w	r2, r2, #14
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	e00f      	b.n	80037f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0204 	bic.w	r2, r2, #4
 80037e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 020a 	orr.w	r2, r2, #10
 80037f2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	e005      	b.n	8003812 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800380e:	2302      	movs	r3, #2
 8003810:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003812:	7dfb      	ldrb	r3, [r7, #23]
}
 8003814:	4618      	mov	r0, r3
 8003816:	3718      	adds	r7, #24
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003824:	2300      	movs	r3, #0
 8003826:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800382e:	b2db      	uxtb	r3, r3
 8003830:	2b02      	cmp	r3, #2
 8003832:	d008      	beq.n	8003846 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2204      	movs	r2, #4
 8003838:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e020      	b.n	8003888 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f022 020e 	bic.w	r2, r2, #14
 8003854:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f022 0201 	bic.w	r2, r2, #1
 8003864:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800386e:	2101      	movs	r1, #1
 8003870:	fa01 f202 	lsl.w	r2, r1, r2
 8003874:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003886:	7bfb      	ldrb	r3, [r7, #15]
}
 8003888:	4618      	mov	r0, r3
 800388a:	3714      	adds	r7, #20
 800388c:	46bd      	mov	sp, r7
 800388e:	bc80      	pop	{r7}
 8003890:	4770      	bx	lr
	...

08003894 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800389c:	2300      	movs	r3, #0
 800389e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d005      	beq.n	80038b8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2204      	movs	r2, #4
 80038b0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	73fb      	strb	r3, [r7, #15]
 80038b6:	e051      	b.n	800395c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f022 020e 	bic.w	r2, r2, #14
 80038c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f022 0201 	bic.w	r2, r2, #1
 80038d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a22      	ldr	r2, [pc, #136]	@ (8003968 <HAL_DMA_Abort_IT+0xd4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d029      	beq.n	8003936 <HAL_DMA_Abort_IT+0xa2>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a21      	ldr	r2, [pc, #132]	@ (800396c <HAL_DMA_Abort_IT+0xd8>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d022      	beq.n	8003932 <HAL_DMA_Abort_IT+0x9e>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a1f      	ldr	r2, [pc, #124]	@ (8003970 <HAL_DMA_Abort_IT+0xdc>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d01a      	beq.n	800392c <HAL_DMA_Abort_IT+0x98>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a1e      	ldr	r2, [pc, #120]	@ (8003974 <HAL_DMA_Abort_IT+0xe0>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d012      	beq.n	8003926 <HAL_DMA_Abort_IT+0x92>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a1c      	ldr	r2, [pc, #112]	@ (8003978 <HAL_DMA_Abort_IT+0xe4>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d00a      	beq.n	8003920 <HAL_DMA_Abort_IT+0x8c>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a1b      	ldr	r2, [pc, #108]	@ (800397c <HAL_DMA_Abort_IT+0xe8>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d102      	bne.n	800391a <HAL_DMA_Abort_IT+0x86>
 8003914:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003918:	e00e      	b.n	8003938 <HAL_DMA_Abort_IT+0xa4>
 800391a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800391e:	e00b      	b.n	8003938 <HAL_DMA_Abort_IT+0xa4>
 8003920:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003924:	e008      	b.n	8003938 <HAL_DMA_Abort_IT+0xa4>
 8003926:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800392a:	e005      	b.n	8003938 <HAL_DMA_Abort_IT+0xa4>
 800392c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003930:	e002      	b.n	8003938 <HAL_DMA_Abort_IT+0xa4>
 8003932:	2310      	movs	r3, #16
 8003934:	e000      	b.n	8003938 <HAL_DMA_Abort_IT+0xa4>
 8003936:	2301      	movs	r3, #1
 8003938:	4a11      	ldr	r2, [pc, #68]	@ (8003980 <HAL_DMA_Abort_IT+0xec>)
 800393a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	4798      	blx	r3
    } 
  }
  return status;
 800395c:	7bfb      	ldrb	r3, [r7, #15]
}
 800395e:	4618      	mov	r0, r3
 8003960:	3710      	adds	r7, #16
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	40020008 	.word	0x40020008
 800396c:	4002001c 	.word	0x4002001c
 8003970:	40020030 	.word	0x40020030
 8003974:	40020044 	.word	0x40020044
 8003978:	40020058 	.word	0x40020058
 800397c:	4002006c 	.word	0x4002006c
 8003980:	40020000 	.word	0x40020000

08003984 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a0:	2204      	movs	r2, #4
 80039a2:	409a      	lsls	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	4013      	ands	r3, r2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d04f      	beq.n	8003a4c <HAL_DMA_IRQHandler+0xc8>
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	f003 0304 	and.w	r3, r3, #4
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d04a      	beq.n	8003a4c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0320 	and.w	r3, r3, #32
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d107      	bne.n	80039d4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 0204 	bic.w	r2, r2, #4
 80039d2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a66      	ldr	r2, [pc, #408]	@ (8003b74 <HAL_DMA_IRQHandler+0x1f0>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d029      	beq.n	8003a32 <HAL_DMA_IRQHandler+0xae>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a65      	ldr	r2, [pc, #404]	@ (8003b78 <HAL_DMA_IRQHandler+0x1f4>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d022      	beq.n	8003a2e <HAL_DMA_IRQHandler+0xaa>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a63      	ldr	r2, [pc, #396]	@ (8003b7c <HAL_DMA_IRQHandler+0x1f8>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d01a      	beq.n	8003a28 <HAL_DMA_IRQHandler+0xa4>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a62      	ldr	r2, [pc, #392]	@ (8003b80 <HAL_DMA_IRQHandler+0x1fc>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d012      	beq.n	8003a22 <HAL_DMA_IRQHandler+0x9e>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a60      	ldr	r2, [pc, #384]	@ (8003b84 <HAL_DMA_IRQHandler+0x200>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d00a      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x98>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a5f      	ldr	r2, [pc, #380]	@ (8003b88 <HAL_DMA_IRQHandler+0x204>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d102      	bne.n	8003a16 <HAL_DMA_IRQHandler+0x92>
 8003a10:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003a14:	e00e      	b.n	8003a34 <HAL_DMA_IRQHandler+0xb0>
 8003a16:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003a1a:	e00b      	b.n	8003a34 <HAL_DMA_IRQHandler+0xb0>
 8003a1c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003a20:	e008      	b.n	8003a34 <HAL_DMA_IRQHandler+0xb0>
 8003a22:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a26:	e005      	b.n	8003a34 <HAL_DMA_IRQHandler+0xb0>
 8003a28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a2c:	e002      	b.n	8003a34 <HAL_DMA_IRQHandler+0xb0>
 8003a2e:	2340      	movs	r3, #64	@ 0x40
 8003a30:	e000      	b.n	8003a34 <HAL_DMA_IRQHandler+0xb0>
 8003a32:	2304      	movs	r3, #4
 8003a34:	4a55      	ldr	r2, [pc, #340]	@ (8003b8c <HAL_DMA_IRQHandler+0x208>)
 8003a36:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	f000 8094 	beq.w	8003b6a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003a4a:	e08e      	b.n	8003b6a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a50:	2202      	movs	r2, #2
 8003a52:	409a      	lsls	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	4013      	ands	r3, r2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d056      	beq.n	8003b0a <HAL_DMA_IRQHandler+0x186>
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	f003 0302 	and.w	r3, r3, #2
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d051      	beq.n	8003b0a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0320 	and.w	r3, r3, #32
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10b      	bne.n	8003a8c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 020a 	bic.w	r2, r2, #10
 8003a82:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a38      	ldr	r2, [pc, #224]	@ (8003b74 <HAL_DMA_IRQHandler+0x1f0>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d029      	beq.n	8003aea <HAL_DMA_IRQHandler+0x166>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a37      	ldr	r2, [pc, #220]	@ (8003b78 <HAL_DMA_IRQHandler+0x1f4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d022      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x162>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a35      	ldr	r2, [pc, #212]	@ (8003b7c <HAL_DMA_IRQHandler+0x1f8>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d01a      	beq.n	8003ae0 <HAL_DMA_IRQHandler+0x15c>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a34      	ldr	r2, [pc, #208]	@ (8003b80 <HAL_DMA_IRQHandler+0x1fc>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d012      	beq.n	8003ada <HAL_DMA_IRQHandler+0x156>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a32      	ldr	r2, [pc, #200]	@ (8003b84 <HAL_DMA_IRQHandler+0x200>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d00a      	beq.n	8003ad4 <HAL_DMA_IRQHandler+0x150>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a31      	ldr	r2, [pc, #196]	@ (8003b88 <HAL_DMA_IRQHandler+0x204>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d102      	bne.n	8003ace <HAL_DMA_IRQHandler+0x14a>
 8003ac8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003acc:	e00e      	b.n	8003aec <HAL_DMA_IRQHandler+0x168>
 8003ace:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ad2:	e00b      	b.n	8003aec <HAL_DMA_IRQHandler+0x168>
 8003ad4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ad8:	e008      	b.n	8003aec <HAL_DMA_IRQHandler+0x168>
 8003ada:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003ade:	e005      	b.n	8003aec <HAL_DMA_IRQHandler+0x168>
 8003ae0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ae4:	e002      	b.n	8003aec <HAL_DMA_IRQHandler+0x168>
 8003ae6:	2320      	movs	r3, #32
 8003ae8:	e000      	b.n	8003aec <HAL_DMA_IRQHandler+0x168>
 8003aea:	2302      	movs	r3, #2
 8003aec:	4a27      	ldr	r2, [pc, #156]	@ (8003b8c <HAL_DMA_IRQHandler+0x208>)
 8003aee:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d034      	beq.n	8003b6a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b08:	e02f      	b.n	8003b6a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0e:	2208      	movs	r2, #8
 8003b10:	409a      	lsls	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d028      	beq.n	8003b6c <HAL_DMA_IRQHandler+0x1e8>
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	f003 0308 	and.w	r3, r3, #8
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d023      	beq.n	8003b6c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 020e 	bic.w	r2, r2, #14
 8003b32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b42:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d004      	beq.n	8003b6c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	4798      	blx	r3
    }
  }
  return;
 8003b6a:	bf00      	nop
 8003b6c:	bf00      	nop
}
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	40020008 	.word	0x40020008
 8003b78:	4002001c 	.word	0x4002001c
 8003b7c:	40020030 	.word	0x40020030
 8003b80:	40020044 	.word	0x40020044
 8003b84:	40020058 	.word	0x40020058
 8003b88:	4002006c 	.word	0x4002006c
 8003b8c:	40020000 	.word	0x40020000

08003b90 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
 8003b9c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8003bac:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	683a      	ldr	r2, [r7, #0]
 8003bb4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2b10      	cmp	r3, #16
 8003bbc:	d108      	bne.n	8003bd0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	68ba      	ldr	r2, [r7, #8]
 8003bcc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003bce:	e007      	b.n	8003be0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68ba      	ldr	r2, [r7, #8]
 8003bd6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	60da      	str	r2, [r3, #12]
}
 8003be0:	bf00      	nop
 8003be2:	3714      	adds	r7, #20
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bc80      	pop	{r7}
 8003be8:	4770      	bx	lr
	...

08003bec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b08b      	sub	sp, #44	@ 0x2c
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bfe:	e169      	b.n	8003ed4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c00:	2201      	movs	r2, #1
 8003c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	69fa      	ldr	r2, [r7, #28]
 8003c10:	4013      	ands	r3, r2
 8003c12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	f040 8158 	bne.w	8003ece <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	4a9a      	ldr	r2, [pc, #616]	@ (8003e8c <HAL_GPIO_Init+0x2a0>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d05e      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
 8003c28:	4a98      	ldr	r2, [pc, #608]	@ (8003e8c <HAL_GPIO_Init+0x2a0>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d875      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c2e:	4a98      	ldr	r2, [pc, #608]	@ (8003e90 <HAL_GPIO_Init+0x2a4>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d058      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
 8003c34:	4a96      	ldr	r2, [pc, #600]	@ (8003e90 <HAL_GPIO_Init+0x2a4>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d86f      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c3a:	4a96      	ldr	r2, [pc, #600]	@ (8003e94 <HAL_GPIO_Init+0x2a8>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d052      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
 8003c40:	4a94      	ldr	r2, [pc, #592]	@ (8003e94 <HAL_GPIO_Init+0x2a8>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d869      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c46:	4a94      	ldr	r2, [pc, #592]	@ (8003e98 <HAL_GPIO_Init+0x2ac>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d04c      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
 8003c4c:	4a92      	ldr	r2, [pc, #584]	@ (8003e98 <HAL_GPIO_Init+0x2ac>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d863      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c52:	4a92      	ldr	r2, [pc, #584]	@ (8003e9c <HAL_GPIO_Init+0x2b0>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d046      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
 8003c58:	4a90      	ldr	r2, [pc, #576]	@ (8003e9c <HAL_GPIO_Init+0x2b0>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d85d      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c5e:	2b12      	cmp	r3, #18
 8003c60:	d82a      	bhi.n	8003cb8 <HAL_GPIO_Init+0xcc>
 8003c62:	2b12      	cmp	r3, #18
 8003c64:	d859      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c66:	a201      	add	r2, pc, #4	@ (adr r2, 8003c6c <HAL_GPIO_Init+0x80>)
 8003c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6c:	08003ce7 	.word	0x08003ce7
 8003c70:	08003cc1 	.word	0x08003cc1
 8003c74:	08003cd3 	.word	0x08003cd3
 8003c78:	08003d15 	.word	0x08003d15
 8003c7c:	08003d1b 	.word	0x08003d1b
 8003c80:	08003d1b 	.word	0x08003d1b
 8003c84:	08003d1b 	.word	0x08003d1b
 8003c88:	08003d1b 	.word	0x08003d1b
 8003c8c:	08003d1b 	.word	0x08003d1b
 8003c90:	08003d1b 	.word	0x08003d1b
 8003c94:	08003d1b 	.word	0x08003d1b
 8003c98:	08003d1b 	.word	0x08003d1b
 8003c9c:	08003d1b 	.word	0x08003d1b
 8003ca0:	08003d1b 	.word	0x08003d1b
 8003ca4:	08003d1b 	.word	0x08003d1b
 8003ca8:	08003d1b 	.word	0x08003d1b
 8003cac:	08003d1b 	.word	0x08003d1b
 8003cb0:	08003cc9 	.word	0x08003cc9
 8003cb4:	08003cdd 	.word	0x08003cdd
 8003cb8:	4a79      	ldr	r2, [pc, #484]	@ (8003ea0 <HAL_GPIO_Init+0x2b4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d013      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003cbe:	e02c      	b.n	8003d1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	623b      	str	r3, [r7, #32]
          break;
 8003cc6:	e029      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	3304      	adds	r3, #4
 8003cce:	623b      	str	r3, [r7, #32]
          break;
 8003cd0:	e024      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	3308      	adds	r3, #8
 8003cd8:	623b      	str	r3, [r7, #32]
          break;
 8003cda:	e01f      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	330c      	adds	r3, #12
 8003ce2:	623b      	str	r3, [r7, #32]
          break;
 8003ce4:	e01a      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d102      	bne.n	8003cf4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003cee:	2304      	movs	r3, #4
 8003cf0:	623b      	str	r3, [r7, #32]
          break;
 8003cf2:	e013      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d105      	bne.n	8003d08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003cfc:	2308      	movs	r3, #8
 8003cfe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	69fa      	ldr	r2, [r7, #28]
 8003d04:	611a      	str	r2, [r3, #16]
          break;
 8003d06:	e009      	b.n	8003d1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d08:	2308      	movs	r3, #8
 8003d0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	69fa      	ldr	r2, [r7, #28]
 8003d10:	615a      	str	r2, [r3, #20]
          break;
 8003d12:	e003      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d14:	2300      	movs	r3, #0
 8003d16:	623b      	str	r3, [r7, #32]
          break;
 8003d18:	e000      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          break;
 8003d1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	2bff      	cmp	r3, #255	@ 0xff
 8003d20:	d801      	bhi.n	8003d26 <HAL_GPIO_Init+0x13a>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	e001      	b.n	8003d2a <HAL_GPIO_Init+0x13e>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3304      	adds	r3, #4
 8003d2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	2bff      	cmp	r3, #255	@ 0xff
 8003d30:	d802      	bhi.n	8003d38 <HAL_GPIO_Init+0x14c>
 8003d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	e002      	b.n	8003d3e <HAL_GPIO_Init+0x152>
 8003d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d3a:	3b08      	subs	r3, #8
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	210f      	movs	r1, #15
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	fa01 f303 	lsl.w	r3, r1, r3
 8003d4c:	43db      	mvns	r3, r3
 8003d4e:	401a      	ands	r2, r3
 8003d50:	6a39      	ldr	r1, [r7, #32]
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	fa01 f303 	lsl.w	r3, r1, r3
 8003d58:	431a      	orrs	r2, r3
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 80b1 	beq.w	8003ece <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003d6c:	4b4d      	ldr	r3, [pc, #308]	@ (8003ea4 <HAL_GPIO_Init+0x2b8>)
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	4a4c      	ldr	r2, [pc, #304]	@ (8003ea4 <HAL_GPIO_Init+0x2b8>)
 8003d72:	f043 0301 	orr.w	r3, r3, #1
 8003d76:	6193      	str	r3, [r2, #24]
 8003d78:	4b4a      	ldr	r3, [pc, #296]	@ (8003ea4 <HAL_GPIO_Init+0x2b8>)
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	60bb      	str	r3, [r7, #8]
 8003d82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003d84:	4a48      	ldr	r2, [pc, #288]	@ (8003ea8 <HAL_GPIO_Init+0x2bc>)
 8003d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d88:	089b      	lsrs	r3, r3, #2
 8003d8a:	3302      	adds	r3, #2
 8003d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d94:	f003 0303 	and.w	r3, r3, #3
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	220f      	movs	r2, #15
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	43db      	mvns	r3, r3
 8003da2:	68fa      	ldr	r2, [r7, #12]
 8003da4:	4013      	ands	r3, r2
 8003da6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a40      	ldr	r2, [pc, #256]	@ (8003eac <HAL_GPIO_Init+0x2c0>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d013      	beq.n	8003dd8 <HAL_GPIO_Init+0x1ec>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a3f      	ldr	r2, [pc, #252]	@ (8003eb0 <HAL_GPIO_Init+0x2c4>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d00d      	beq.n	8003dd4 <HAL_GPIO_Init+0x1e8>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a3e      	ldr	r2, [pc, #248]	@ (8003eb4 <HAL_GPIO_Init+0x2c8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d007      	beq.n	8003dd0 <HAL_GPIO_Init+0x1e4>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a3d      	ldr	r2, [pc, #244]	@ (8003eb8 <HAL_GPIO_Init+0x2cc>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d101      	bne.n	8003dcc <HAL_GPIO_Init+0x1e0>
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e006      	b.n	8003dda <HAL_GPIO_Init+0x1ee>
 8003dcc:	2304      	movs	r3, #4
 8003dce:	e004      	b.n	8003dda <HAL_GPIO_Init+0x1ee>
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	e002      	b.n	8003dda <HAL_GPIO_Init+0x1ee>
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e000      	b.n	8003dda <HAL_GPIO_Init+0x1ee>
 8003dd8:	2300      	movs	r3, #0
 8003dda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ddc:	f002 0203 	and.w	r2, r2, #3
 8003de0:	0092      	lsls	r2, r2, #2
 8003de2:	4093      	lsls	r3, r2
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003dea:	492f      	ldr	r1, [pc, #188]	@ (8003ea8 <HAL_GPIO_Init+0x2bc>)
 8003dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dee:	089b      	lsrs	r3, r3, #2
 8003df0:	3302      	adds	r3, #2
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d006      	beq.n	8003e12 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e04:	4b2d      	ldr	r3, [pc, #180]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e06:	689a      	ldr	r2, [r3, #8]
 8003e08:	492c      	ldr	r1, [pc, #176]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	608b      	str	r3, [r1, #8]
 8003e10:	e006      	b.n	8003e20 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e12:	4b2a      	ldr	r3, [pc, #168]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e14:	689a      	ldr	r2, [r3, #8]
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	43db      	mvns	r3, r3
 8003e1a:	4928      	ldr	r1, [pc, #160]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d006      	beq.n	8003e3a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e2c:	4b23      	ldr	r3, [pc, #140]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e2e:	68da      	ldr	r2, [r3, #12]
 8003e30:	4922      	ldr	r1, [pc, #136]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	60cb      	str	r3, [r1, #12]
 8003e38:	e006      	b.n	8003e48 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003e3a:	4b20      	ldr	r3, [pc, #128]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e3c:	68da      	ldr	r2, [r3, #12]
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	43db      	mvns	r3, r3
 8003e42:	491e      	ldr	r1, [pc, #120]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e44:	4013      	ands	r3, r2
 8003e46:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d006      	beq.n	8003e62 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003e54:	4b19      	ldr	r3, [pc, #100]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e56:	685a      	ldr	r2, [r3, #4]
 8003e58:	4918      	ldr	r1, [pc, #96]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	604b      	str	r3, [r1, #4]
 8003e60:	e006      	b.n	8003e70 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003e62:	4b16      	ldr	r3, [pc, #88]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e64:	685a      	ldr	r2, [r3, #4]
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	43db      	mvns	r3, r3
 8003e6a:	4914      	ldr	r1, [pc, #80]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d021      	beq.n	8003ec0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	490e      	ldr	r1, [pc, #56]	@ (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	600b      	str	r3, [r1, #0]
 8003e88:	e021      	b.n	8003ece <HAL_GPIO_Init+0x2e2>
 8003e8a:	bf00      	nop
 8003e8c:	10320000 	.word	0x10320000
 8003e90:	10310000 	.word	0x10310000
 8003e94:	10220000 	.word	0x10220000
 8003e98:	10210000 	.word	0x10210000
 8003e9c:	10120000 	.word	0x10120000
 8003ea0:	10110000 	.word	0x10110000
 8003ea4:	40021000 	.word	0x40021000
 8003ea8:	40010000 	.word	0x40010000
 8003eac:	40010800 	.word	0x40010800
 8003eb0:	40010c00 	.word	0x40010c00
 8003eb4:	40011000 	.word	0x40011000
 8003eb8:	40011400 	.word	0x40011400
 8003ebc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ef0 <HAL_GPIO_Init+0x304>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	4909      	ldr	r1, [pc, #36]	@ (8003ef0 <HAL_GPIO_Init+0x304>)
 8003eca:	4013      	ands	r3, r2
 8003ecc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eda:	fa22 f303 	lsr.w	r3, r2, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f47f ae8e 	bne.w	8003c00 <HAL_GPIO_Init+0x14>
  }
}
 8003ee4:	bf00      	nop
 8003ee6:	bf00      	nop
 8003ee8:	372c      	adds	r7, #44	@ 0x2c
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bc80      	pop	{r7}
 8003eee:	4770      	bx	lr
 8003ef0:	40010400 	.word	0x40010400

08003ef4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	460b      	mov	r3, r1
 8003efe:	807b      	strh	r3, [r7, #2]
 8003f00:	4613      	mov	r3, r2
 8003f02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f04:	787b      	ldrb	r3, [r7, #1]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d003      	beq.n	8003f12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f0a:	887a      	ldrh	r2, [r7, #2]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003f10:	e003      	b.n	8003f1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f12:	887b      	ldrh	r3, [r7, #2]
 8003f14:	041a      	lsls	r2, r3, #16
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	611a      	str	r2, [r3, #16]
}
 8003f1a:	bf00      	nop
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bc80      	pop	{r7}
 8003f22:	4770      	bx	lr

08003f24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003f2e:	4b08      	ldr	r3, [pc, #32]	@ (8003f50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f30:	695a      	ldr	r2, [r3, #20]
 8003f32:	88fb      	ldrh	r3, [r7, #6]
 8003f34:	4013      	ands	r3, r2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d006      	beq.n	8003f48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f3a:	4a05      	ldr	r2, [pc, #20]	@ (8003f50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f3c:	88fb      	ldrh	r3, [r7, #6]
 8003f3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f40:	88fb      	ldrh	r3, [r7, #6]
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fd f8fc 	bl	8001140 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f48:	bf00      	nop
 8003f4a:	3708      	adds	r7, #8
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	40010400 	.word	0x40010400

08003f54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e272      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f000 8087 	beq.w	8004082 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f74:	4b92      	ldr	r3, [pc, #584]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 030c 	and.w	r3, r3, #12
 8003f7c:	2b04      	cmp	r3, #4
 8003f7e:	d00c      	beq.n	8003f9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f80:	4b8f      	ldr	r3, [pc, #572]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f003 030c 	and.w	r3, r3, #12
 8003f88:	2b08      	cmp	r3, #8
 8003f8a:	d112      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x5e>
 8003f8c:	4b8c      	ldr	r3, [pc, #560]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f98:	d10b      	bne.n	8003fb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f9a:	4b89      	ldr	r3, [pc, #548]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d06c      	beq.n	8004080 <HAL_RCC_OscConfig+0x12c>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d168      	bne.n	8004080 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e24c      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fba:	d106      	bne.n	8003fca <HAL_RCC_OscConfig+0x76>
 8003fbc:	4b80      	ldr	r3, [pc, #512]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a7f      	ldr	r2, [pc, #508]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003fc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fc6:	6013      	str	r3, [r2, #0]
 8003fc8:	e02e      	b.n	8004028 <HAL_RCC_OscConfig+0xd4>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10c      	bne.n	8003fec <HAL_RCC_OscConfig+0x98>
 8003fd2:	4b7b      	ldr	r3, [pc, #492]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a7a      	ldr	r2, [pc, #488]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003fd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	4b78      	ldr	r3, [pc, #480]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a77      	ldr	r2, [pc, #476]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003fe4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fe8:	6013      	str	r3, [r2, #0]
 8003fea:	e01d      	b.n	8004028 <HAL_RCC_OscConfig+0xd4>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ff4:	d10c      	bne.n	8004010 <HAL_RCC_OscConfig+0xbc>
 8003ff6:	4b72      	ldr	r3, [pc, #456]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a71      	ldr	r2, [pc, #452]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8003ffc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	4b6f      	ldr	r3, [pc, #444]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a6e      	ldr	r2, [pc, #440]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8004008:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800400c:	6013      	str	r3, [r2, #0]
 800400e:	e00b      	b.n	8004028 <HAL_RCC_OscConfig+0xd4>
 8004010:	4b6b      	ldr	r3, [pc, #428]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a6a      	ldr	r2, [pc, #424]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8004016:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800401a:	6013      	str	r3, [r2, #0]
 800401c:	4b68      	ldr	r3, [pc, #416]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a67      	ldr	r2, [pc, #412]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8004022:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004026:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d013      	beq.n	8004058 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004030:	f7fe fd42 	bl	8002ab8 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004038:	f7fe fd3e 	bl	8002ab8 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b64      	cmp	r3, #100	@ 0x64
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e200      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800404a:	4b5d      	ldr	r3, [pc, #372]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0f0      	beq.n	8004038 <HAL_RCC_OscConfig+0xe4>
 8004056:	e014      	b.n	8004082 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004058:	f7fe fd2e 	bl	8002ab8 <HAL_GetTick>
 800405c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800405e:	e008      	b.n	8004072 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004060:	f7fe fd2a 	bl	8002ab8 <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	2b64      	cmp	r3, #100	@ 0x64
 800406c:	d901      	bls.n	8004072 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e1ec      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004072:	4b53      	ldr	r3, [pc, #332]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1f0      	bne.n	8004060 <HAL_RCC_OscConfig+0x10c>
 800407e:	e000      	b.n	8004082 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004080:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d063      	beq.n	8004156 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800408e:	4b4c      	ldr	r3, [pc, #304]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f003 030c 	and.w	r3, r3, #12
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00b      	beq.n	80040b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800409a:	4b49      	ldr	r3, [pc, #292]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f003 030c 	and.w	r3, r3, #12
 80040a2:	2b08      	cmp	r3, #8
 80040a4:	d11c      	bne.n	80040e0 <HAL_RCC_OscConfig+0x18c>
 80040a6:	4b46      	ldr	r3, [pc, #280]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d116      	bne.n	80040e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040b2:	4b43      	ldr	r3, [pc, #268]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d005      	beq.n	80040ca <HAL_RCC_OscConfig+0x176>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d001      	beq.n	80040ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e1c0      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ca:	4b3d      	ldr	r3, [pc, #244]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	4939      	ldr	r1, [pc, #228]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040de:	e03a      	b.n	8004156 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d020      	beq.n	800412a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040e8:	4b36      	ldr	r3, [pc, #216]	@ (80041c4 <HAL_RCC_OscConfig+0x270>)
 80040ea:	2201      	movs	r2, #1
 80040ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ee:	f7fe fce3 	bl	8002ab8 <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040f4:	e008      	b.n	8004108 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040f6:	f7fe fcdf 	bl	8002ab8 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d901      	bls.n	8004108 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e1a1      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004108:	4b2d      	ldr	r3, [pc, #180]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0302 	and.w	r3, r3, #2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d0f0      	beq.n	80040f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004114:	4b2a      	ldr	r3, [pc, #168]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	695b      	ldr	r3, [r3, #20]
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	4927      	ldr	r1, [pc, #156]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 8004124:	4313      	orrs	r3, r2
 8004126:	600b      	str	r3, [r1, #0]
 8004128:	e015      	b.n	8004156 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800412a:	4b26      	ldr	r3, [pc, #152]	@ (80041c4 <HAL_RCC_OscConfig+0x270>)
 800412c:	2200      	movs	r2, #0
 800412e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004130:	f7fe fcc2 	bl	8002ab8 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004138:	f7fe fcbe 	bl	8002ab8 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e180      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800414a:	4b1d      	ldr	r3, [pc, #116]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1f0      	bne.n	8004138 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0308 	and.w	r3, r3, #8
 800415e:	2b00      	cmp	r3, #0
 8004160:	d03a      	beq.n	80041d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d019      	beq.n	800419e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800416a:	4b17      	ldr	r3, [pc, #92]	@ (80041c8 <HAL_RCC_OscConfig+0x274>)
 800416c:	2201      	movs	r2, #1
 800416e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004170:	f7fe fca2 	bl	8002ab8 <HAL_GetTick>
 8004174:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004176:	e008      	b.n	800418a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004178:	f7fe fc9e 	bl	8002ab8 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b02      	cmp	r3, #2
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e160      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800418a:	4b0d      	ldr	r3, [pc, #52]	@ (80041c0 <HAL_RCC_OscConfig+0x26c>)
 800418c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d0f0      	beq.n	8004178 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004196:	2001      	movs	r0, #1
 8004198:	f000 face 	bl	8004738 <RCC_Delay>
 800419c:	e01c      	b.n	80041d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800419e:	4b0a      	ldr	r3, [pc, #40]	@ (80041c8 <HAL_RCC_OscConfig+0x274>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041a4:	f7fe fc88 	bl	8002ab8 <HAL_GetTick>
 80041a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041aa:	e00f      	b.n	80041cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ac:	f7fe fc84 	bl	8002ab8 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d908      	bls.n	80041cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e146      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
 80041be:	bf00      	nop
 80041c0:	40021000 	.word	0x40021000
 80041c4:	42420000 	.word	0x42420000
 80041c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041cc:	4b92      	ldr	r3, [pc, #584]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80041ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1e9      	bne.n	80041ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0304 	and.w	r3, r3, #4
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f000 80a6 	beq.w	8004332 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041e6:	2300      	movs	r3, #0
 80041e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041ea:	4b8b      	ldr	r3, [pc, #556]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80041ec:	69db      	ldr	r3, [r3, #28]
 80041ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d10d      	bne.n	8004212 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041f6:	4b88      	ldr	r3, [pc, #544]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	4a87      	ldr	r2, [pc, #540]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80041fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004200:	61d3      	str	r3, [r2, #28]
 8004202:	4b85      	ldr	r3, [pc, #532]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004204:	69db      	ldr	r3, [r3, #28]
 8004206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800420a:	60bb      	str	r3, [r7, #8]
 800420c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800420e:	2301      	movs	r3, #1
 8004210:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004212:	4b82      	ldr	r3, [pc, #520]	@ (800441c <HAL_RCC_OscConfig+0x4c8>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800421a:	2b00      	cmp	r3, #0
 800421c:	d118      	bne.n	8004250 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800421e:	4b7f      	ldr	r3, [pc, #508]	@ (800441c <HAL_RCC_OscConfig+0x4c8>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a7e      	ldr	r2, [pc, #504]	@ (800441c <HAL_RCC_OscConfig+0x4c8>)
 8004224:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004228:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800422a:	f7fe fc45 	bl	8002ab8 <HAL_GetTick>
 800422e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004230:	e008      	b.n	8004244 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004232:	f7fe fc41 	bl	8002ab8 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	2b64      	cmp	r3, #100	@ 0x64
 800423e:	d901      	bls.n	8004244 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e103      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004244:	4b75      	ldr	r3, [pc, #468]	@ (800441c <HAL_RCC_OscConfig+0x4c8>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800424c:	2b00      	cmp	r3, #0
 800424e:	d0f0      	beq.n	8004232 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d106      	bne.n	8004266 <HAL_RCC_OscConfig+0x312>
 8004258:	4b6f      	ldr	r3, [pc, #444]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	4a6e      	ldr	r2, [pc, #440]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 800425e:	f043 0301 	orr.w	r3, r3, #1
 8004262:	6213      	str	r3, [r2, #32]
 8004264:	e02d      	b.n	80042c2 <HAL_RCC_OscConfig+0x36e>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d10c      	bne.n	8004288 <HAL_RCC_OscConfig+0x334>
 800426e:	4b6a      	ldr	r3, [pc, #424]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	4a69      	ldr	r2, [pc, #420]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004274:	f023 0301 	bic.w	r3, r3, #1
 8004278:	6213      	str	r3, [r2, #32]
 800427a:	4b67      	ldr	r3, [pc, #412]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	4a66      	ldr	r2, [pc, #408]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004280:	f023 0304 	bic.w	r3, r3, #4
 8004284:	6213      	str	r3, [r2, #32]
 8004286:	e01c      	b.n	80042c2 <HAL_RCC_OscConfig+0x36e>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	2b05      	cmp	r3, #5
 800428e:	d10c      	bne.n	80042aa <HAL_RCC_OscConfig+0x356>
 8004290:	4b61      	ldr	r3, [pc, #388]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	4a60      	ldr	r2, [pc, #384]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004296:	f043 0304 	orr.w	r3, r3, #4
 800429a:	6213      	str	r3, [r2, #32]
 800429c:	4b5e      	ldr	r3, [pc, #376]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	4a5d      	ldr	r2, [pc, #372]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80042a2:	f043 0301 	orr.w	r3, r3, #1
 80042a6:	6213      	str	r3, [r2, #32]
 80042a8:	e00b      	b.n	80042c2 <HAL_RCC_OscConfig+0x36e>
 80042aa:	4b5b      	ldr	r3, [pc, #364]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	4a5a      	ldr	r2, [pc, #360]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80042b0:	f023 0301 	bic.w	r3, r3, #1
 80042b4:	6213      	str	r3, [r2, #32]
 80042b6:	4b58      	ldr	r3, [pc, #352]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	4a57      	ldr	r2, [pc, #348]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80042bc:	f023 0304 	bic.w	r3, r3, #4
 80042c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d015      	beq.n	80042f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ca:	f7fe fbf5 	bl	8002ab8 <HAL_GetTick>
 80042ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042d0:	e00a      	b.n	80042e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042d2:	f7fe fbf1 	bl	8002ab8 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d901      	bls.n	80042e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e0b1      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042e8:	4b4b      	ldr	r3, [pc, #300]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	f003 0302 	and.w	r3, r3, #2
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d0ee      	beq.n	80042d2 <HAL_RCC_OscConfig+0x37e>
 80042f4:	e014      	b.n	8004320 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042f6:	f7fe fbdf 	bl	8002ab8 <HAL_GetTick>
 80042fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042fc:	e00a      	b.n	8004314 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042fe:	f7fe fbdb 	bl	8002ab8 <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800430c:	4293      	cmp	r3, r2
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e09b      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004314:	4b40      	ldr	r3, [pc, #256]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004316:	6a1b      	ldr	r3, [r3, #32]
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d1ee      	bne.n	80042fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004320:	7dfb      	ldrb	r3, [r7, #23]
 8004322:	2b01      	cmp	r3, #1
 8004324:	d105      	bne.n	8004332 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004326:	4b3c      	ldr	r3, [pc, #240]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004328:	69db      	ldr	r3, [r3, #28]
 800432a:	4a3b      	ldr	r2, [pc, #236]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 800432c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004330:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	2b00      	cmp	r3, #0
 8004338:	f000 8087 	beq.w	800444a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800433c:	4b36      	ldr	r3, [pc, #216]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f003 030c 	and.w	r3, r3, #12
 8004344:	2b08      	cmp	r3, #8
 8004346:	d061      	beq.n	800440c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	2b02      	cmp	r3, #2
 800434e:	d146      	bne.n	80043de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004350:	4b33      	ldr	r3, [pc, #204]	@ (8004420 <HAL_RCC_OscConfig+0x4cc>)
 8004352:	2200      	movs	r2, #0
 8004354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004356:	f7fe fbaf 	bl	8002ab8 <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800435e:	f7fe fbab 	bl	8002ab8 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b02      	cmp	r3, #2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e06d      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004370:	4b29      	ldr	r3, [pc, #164]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1f0      	bne.n	800435e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a1b      	ldr	r3, [r3, #32]
 8004380:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004384:	d108      	bne.n	8004398 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004386:	4b24      	ldr	r3, [pc, #144]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	4921      	ldr	r1, [pc, #132]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004394:	4313      	orrs	r3, r2
 8004396:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004398:	4b1f      	ldr	r3, [pc, #124]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a19      	ldr	r1, [r3, #32]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a8:	430b      	orrs	r3, r1
 80043aa:	491b      	ldr	r1, [pc, #108]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043b0:	4b1b      	ldr	r3, [pc, #108]	@ (8004420 <HAL_RCC_OscConfig+0x4cc>)
 80043b2:	2201      	movs	r2, #1
 80043b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b6:	f7fe fb7f 	bl	8002ab8 <HAL_GetTick>
 80043ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043bc:	e008      	b.n	80043d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043be:	f7fe fb7b 	bl	8002ab8 <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d901      	bls.n	80043d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	e03d      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043d0:	4b11      	ldr	r3, [pc, #68]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d0f0      	beq.n	80043be <HAL_RCC_OscConfig+0x46a>
 80043dc:	e035      	b.n	800444a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043de:	4b10      	ldr	r3, [pc, #64]	@ (8004420 <HAL_RCC_OscConfig+0x4cc>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e4:	f7fe fb68 	bl	8002ab8 <HAL_GetTick>
 80043e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043ea:	e008      	b.n	80043fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ec:	f7fe fb64 	bl	8002ab8 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e026      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043fe:	4b06      	ldr	r3, [pc, #24]	@ (8004418 <HAL_RCC_OscConfig+0x4c4>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1f0      	bne.n	80043ec <HAL_RCC_OscConfig+0x498>
 800440a:	e01e      	b.n	800444a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	69db      	ldr	r3, [r3, #28]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d107      	bne.n	8004424 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e019      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
 8004418:	40021000 	.word	0x40021000
 800441c:	40007000 	.word	0x40007000
 8004420:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004424:	4b0b      	ldr	r3, [pc, #44]	@ (8004454 <HAL_RCC_OscConfig+0x500>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a1b      	ldr	r3, [r3, #32]
 8004434:	429a      	cmp	r2, r3
 8004436:	d106      	bne.n	8004446 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004442:	429a      	cmp	r2, r3
 8004444:	d001      	beq.n	800444a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e000      	b.n	800444c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800444a:	2300      	movs	r3, #0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3718      	adds	r7, #24
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	40021000 	.word	0x40021000

08004458 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d101      	bne.n	800446c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e0d0      	b.n	800460e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800446c:	4b6a      	ldr	r3, [pc, #424]	@ (8004618 <HAL_RCC_ClockConfig+0x1c0>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0307 	and.w	r3, r3, #7
 8004474:	683a      	ldr	r2, [r7, #0]
 8004476:	429a      	cmp	r2, r3
 8004478:	d910      	bls.n	800449c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800447a:	4b67      	ldr	r3, [pc, #412]	@ (8004618 <HAL_RCC_ClockConfig+0x1c0>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f023 0207 	bic.w	r2, r3, #7
 8004482:	4965      	ldr	r1, [pc, #404]	@ (8004618 <HAL_RCC_ClockConfig+0x1c0>)
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	4313      	orrs	r3, r2
 8004488:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800448a:	4b63      	ldr	r3, [pc, #396]	@ (8004618 <HAL_RCC_ClockConfig+0x1c0>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0307 	and.w	r3, r3, #7
 8004492:	683a      	ldr	r2, [r7, #0]
 8004494:	429a      	cmp	r2, r3
 8004496:	d001      	beq.n	800449c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e0b8      	b.n	800460e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d020      	beq.n	80044ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0304 	and.w	r3, r3, #4
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d005      	beq.n	80044c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044b4:	4b59      	ldr	r3, [pc, #356]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	4a58      	ldr	r2, [pc, #352]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 80044ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80044be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0308 	and.w	r3, r3, #8
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d005      	beq.n	80044d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044cc:	4b53      	ldr	r3, [pc, #332]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	4a52      	ldr	r2, [pc, #328]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 80044d2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80044d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044d8:	4b50      	ldr	r3, [pc, #320]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	494d      	ldr	r1, [pc, #308]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d040      	beq.n	8004578 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d107      	bne.n	800450e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044fe:	4b47      	ldr	r3, [pc, #284]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d115      	bne.n	8004536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e07f      	b.n	800460e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	2b02      	cmp	r3, #2
 8004514:	d107      	bne.n	8004526 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004516:	4b41      	ldr	r3, [pc, #260]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d109      	bne.n	8004536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e073      	b.n	800460e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004526:	4b3d      	ldr	r3, [pc, #244]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d101      	bne.n	8004536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e06b      	b.n	800460e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004536:	4b39      	ldr	r3, [pc, #228]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f023 0203 	bic.w	r2, r3, #3
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	4936      	ldr	r1, [pc, #216]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 8004544:	4313      	orrs	r3, r2
 8004546:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004548:	f7fe fab6 	bl	8002ab8 <HAL_GetTick>
 800454c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800454e:	e00a      	b.n	8004566 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004550:	f7fe fab2 	bl	8002ab8 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800455e:	4293      	cmp	r3, r2
 8004560:	d901      	bls.n	8004566 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e053      	b.n	800460e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004566:	4b2d      	ldr	r3, [pc, #180]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f003 020c 	and.w	r2, r3, #12
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	429a      	cmp	r2, r3
 8004576:	d1eb      	bne.n	8004550 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004578:	4b27      	ldr	r3, [pc, #156]	@ (8004618 <HAL_RCC_ClockConfig+0x1c0>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0307 	and.w	r3, r3, #7
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	429a      	cmp	r2, r3
 8004584:	d210      	bcs.n	80045a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004586:	4b24      	ldr	r3, [pc, #144]	@ (8004618 <HAL_RCC_ClockConfig+0x1c0>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f023 0207 	bic.w	r2, r3, #7
 800458e:	4922      	ldr	r1, [pc, #136]	@ (8004618 <HAL_RCC_ClockConfig+0x1c0>)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	4313      	orrs	r3, r2
 8004594:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004596:	4b20      	ldr	r3, [pc, #128]	@ (8004618 <HAL_RCC_ClockConfig+0x1c0>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0307 	and.w	r3, r3, #7
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d001      	beq.n	80045a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e032      	b.n	800460e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0304 	and.w	r3, r3, #4
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d008      	beq.n	80045c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045b4:	4b19      	ldr	r3, [pc, #100]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	4916      	ldr	r1, [pc, #88]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0308 	and.w	r3, r3, #8
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d009      	beq.n	80045e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045d2:	4b12      	ldr	r3, [pc, #72]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	00db      	lsls	r3, r3, #3
 80045e0:	490e      	ldr	r1, [pc, #56]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 80045e2:	4313      	orrs	r3, r2
 80045e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045e6:	f000 f821 	bl	800462c <HAL_RCC_GetSysClockFreq>
 80045ea:	4602      	mov	r2, r0
 80045ec:	4b0b      	ldr	r3, [pc, #44]	@ (800461c <HAL_RCC_ClockConfig+0x1c4>)
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	091b      	lsrs	r3, r3, #4
 80045f2:	f003 030f 	and.w	r3, r3, #15
 80045f6:	490a      	ldr	r1, [pc, #40]	@ (8004620 <HAL_RCC_ClockConfig+0x1c8>)
 80045f8:	5ccb      	ldrb	r3, [r1, r3]
 80045fa:	fa22 f303 	lsr.w	r3, r2, r3
 80045fe:	4a09      	ldr	r2, [pc, #36]	@ (8004624 <HAL_RCC_ClockConfig+0x1cc>)
 8004600:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004602:	4b09      	ldr	r3, [pc, #36]	@ (8004628 <HAL_RCC_ClockConfig+0x1d0>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4618      	mov	r0, r3
 8004608:	f7fe fa14 	bl	8002a34 <HAL_InitTick>

  return HAL_OK;
 800460c:	2300      	movs	r3, #0
}
 800460e:	4618      	mov	r0, r3
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	40022000 	.word	0x40022000
 800461c:	40021000 	.word	0x40021000
 8004620:	0800a854 	.word	0x0800a854
 8004624:	20000000 	.word	0x20000000
 8004628:	20000008 	.word	0x20000008

0800462c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800462c:	b480      	push	{r7}
 800462e:	b087      	sub	sp, #28
 8004630:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004632:	2300      	movs	r3, #0
 8004634:	60fb      	str	r3, [r7, #12]
 8004636:	2300      	movs	r3, #0
 8004638:	60bb      	str	r3, [r7, #8]
 800463a:	2300      	movs	r3, #0
 800463c:	617b      	str	r3, [r7, #20]
 800463e:	2300      	movs	r3, #0
 8004640:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004642:	2300      	movs	r3, #0
 8004644:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004646:	4b1e      	ldr	r3, [pc, #120]	@ (80046c0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f003 030c 	and.w	r3, r3, #12
 8004652:	2b04      	cmp	r3, #4
 8004654:	d002      	beq.n	800465c <HAL_RCC_GetSysClockFreq+0x30>
 8004656:	2b08      	cmp	r3, #8
 8004658:	d003      	beq.n	8004662 <HAL_RCC_GetSysClockFreq+0x36>
 800465a:	e027      	b.n	80046ac <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800465c:	4b19      	ldr	r3, [pc, #100]	@ (80046c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800465e:	613b      	str	r3, [r7, #16]
      break;
 8004660:	e027      	b.n	80046b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	0c9b      	lsrs	r3, r3, #18
 8004666:	f003 030f 	and.w	r3, r3, #15
 800466a:	4a17      	ldr	r2, [pc, #92]	@ (80046c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800466c:	5cd3      	ldrb	r3, [r2, r3]
 800466e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d010      	beq.n	800469c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800467a:	4b11      	ldr	r3, [pc, #68]	@ (80046c0 <HAL_RCC_GetSysClockFreq+0x94>)
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	0c5b      	lsrs	r3, r3, #17
 8004680:	f003 0301 	and.w	r3, r3, #1
 8004684:	4a11      	ldr	r2, [pc, #68]	@ (80046cc <HAL_RCC_GetSysClockFreq+0xa0>)
 8004686:	5cd3      	ldrb	r3, [r2, r3]
 8004688:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a0d      	ldr	r2, [pc, #52]	@ (80046c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800468e:	fb03 f202 	mul.w	r2, r3, r2
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	fbb2 f3f3 	udiv	r3, r2, r3
 8004698:	617b      	str	r3, [r7, #20]
 800469a:	e004      	b.n	80046a6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4a0c      	ldr	r2, [pc, #48]	@ (80046d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80046a0:	fb02 f303 	mul.w	r3, r2, r3
 80046a4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	613b      	str	r3, [r7, #16]
      break;
 80046aa:	e002      	b.n	80046b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80046ac:	4b05      	ldr	r3, [pc, #20]	@ (80046c4 <HAL_RCC_GetSysClockFreq+0x98>)
 80046ae:	613b      	str	r3, [r7, #16]
      break;
 80046b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046b2:	693b      	ldr	r3, [r7, #16]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	371c      	adds	r7, #28
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bc80      	pop	{r7}
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	40021000 	.word	0x40021000
 80046c4:	007a1200 	.word	0x007a1200
 80046c8:	0800a86c 	.word	0x0800a86c
 80046cc:	0800a87c 	.word	0x0800a87c
 80046d0:	003d0900 	.word	0x003d0900

080046d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046d4:	b480      	push	{r7}
 80046d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046d8:	4b02      	ldr	r3, [pc, #8]	@ (80046e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80046da:	681b      	ldr	r3, [r3, #0]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	46bd      	mov	sp, r7
 80046e0:	bc80      	pop	{r7}
 80046e2:	4770      	bx	lr
 80046e4:	20000000 	.word	0x20000000

080046e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046ec:	f7ff fff2 	bl	80046d4 <HAL_RCC_GetHCLKFreq>
 80046f0:	4602      	mov	r2, r0
 80046f2:	4b05      	ldr	r3, [pc, #20]	@ (8004708 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	0a1b      	lsrs	r3, r3, #8
 80046f8:	f003 0307 	and.w	r3, r3, #7
 80046fc:	4903      	ldr	r1, [pc, #12]	@ (800470c <HAL_RCC_GetPCLK1Freq+0x24>)
 80046fe:	5ccb      	ldrb	r3, [r1, r3]
 8004700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004704:	4618      	mov	r0, r3
 8004706:	bd80      	pop	{r7, pc}
 8004708:	40021000 	.word	0x40021000
 800470c:	0800a864 	.word	0x0800a864

08004710 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004714:	f7ff ffde 	bl	80046d4 <HAL_RCC_GetHCLKFreq>
 8004718:	4602      	mov	r2, r0
 800471a:	4b05      	ldr	r3, [pc, #20]	@ (8004730 <HAL_RCC_GetPCLK2Freq+0x20>)
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	0adb      	lsrs	r3, r3, #11
 8004720:	f003 0307 	and.w	r3, r3, #7
 8004724:	4903      	ldr	r1, [pc, #12]	@ (8004734 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004726:	5ccb      	ldrb	r3, [r1, r3]
 8004728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800472c:	4618      	mov	r0, r3
 800472e:	bd80      	pop	{r7, pc}
 8004730:	40021000 	.word	0x40021000
 8004734:	0800a864 	.word	0x0800a864

08004738 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004738:	b480      	push	{r7}
 800473a:	b085      	sub	sp, #20
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004740:	4b0a      	ldr	r3, [pc, #40]	@ (800476c <RCC_Delay+0x34>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a0a      	ldr	r2, [pc, #40]	@ (8004770 <RCC_Delay+0x38>)
 8004746:	fba2 2303 	umull	r2, r3, r2, r3
 800474a:	0a5b      	lsrs	r3, r3, #9
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	fb02 f303 	mul.w	r3, r2, r3
 8004752:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004754:	bf00      	nop
  }
  while (Delay --);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	1e5a      	subs	r2, r3, #1
 800475a:	60fa      	str	r2, [r7, #12]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1f9      	bne.n	8004754 <RCC_Delay+0x1c>
}
 8004760:	bf00      	nop
 8004762:	bf00      	nop
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr
 800476c:	20000000 	.word	0x20000000
 8004770:	10624dd3 	.word	0x10624dd3

08004774 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b086      	sub	sp, #24
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800477c:	2300      	movs	r3, #0
 800477e:	613b      	str	r3, [r7, #16]
 8004780:	2300      	movs	r3, #0
 8004782:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0301 	and.w	r3, r3, #1
 800478c:	2b00      	cmp	r3, #0
 800478e:	d07d      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004790:	2300      	movs	r3, #0
 8004792:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004794:	4b4f      	ldr	r3, [pc, #316]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004796:	69db      	ldr	r3, [r3, #28]
 8004798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d10d      	bne.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047a0:	4b4c      	ldr	r3, [pc, #304]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	4a4b      	ldr	r2, [pc, #300]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047aa:	61d3      	str	r3, [r2, #28]
 80047ac:	4b49      	ldr	r3, [pc, #292]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047ae:	69db      	ldr	r3, [r3, #28]
 80047b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047b4:	60bb      	str	r3, [r7, #8]
 80047b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047b8:	2301      	movs	r3, #1
 80047ba:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047bc:	4b46      	ldr	r3, [pc, #280]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d118      	bne.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047c8:	4b43      	ldr	r3, [pc, #268]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a42      	ldr	r2, [pc, #264]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80047ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047d4:	f7fe f970 	bl	8002ab8 <HAL_GetTick>
 80047d8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047da:	e008      	b.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047dc:	f7fe f96c 	bl	8002ab8 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	2b64      	cmp	r3, #100	@ 0x64
 80047e8:	d901      	bls.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e06d      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ee:	4b3a      	ldr	r3, [pc, #232]	@ (80048d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d0f0      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80047fa:	4b36      	ldr	r3, [pc, #216]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047fc:	6a1b      	ldr	r3, [r3, #32]
 80047fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004802:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d02e      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	429a      	cmp	r2, r3
 8004816:	d027      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004818:	4b2e      	ldr	r3, [pc, #184]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800481a:	6a1b      	ldr	r3, [r3, #32]
 800481c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004820:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004822:	4b2e      	ldr	r3, [pc, #184]	@ (80048dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004824:	2201      	movs	r2, #1
 8004826:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004828:	4b2c      	ldr	r3, [pc, #176]	@ (80048dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800482a:	2200      	movs	r2, #0
 800482c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800482e:	4a29      	ldr	r2, [pc, #164]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d014      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800483e:	f7fe f93b 	bl	8002ab8 <HAL_GetTick>
 8004842:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004844:	e00a      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004846:	f7fe f937 	bl	8002ab8 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004854:	4293      	cmp	r3, r2
 8004856:	d901      	bls.n	800485c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e036      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800485c:	4b1d      	ldr	r3, [pc, #116]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800485e:	6a1b      	ldr	r3, [r3, #32]
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d0ee      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004868:	4b1a      	ldr	r3, [pc, #104]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800486a:	6a1b      	ldr	r3, [r3, #32]
 800486c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	4917      	ldr	r1, [pc, #92]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004876:	4313      	orrs	r3, r2
 8004878:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800487a:	7dfb      	ldrb	r3, [r7, #23]
 800487c:	2b01      	cmp	r3, #1
 800487e:	d105      	bne.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004880:	4b14      	ldr	r3, [pc, #80]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004882:	69db      	ldr	r3, [r3, #28]
 8004884:	4a13      	ldr	r2, [pc, #76]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004886:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800488a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d008      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004898:	4b0e      	ldr	r3, [pc, #56]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	490b      	ldr	r1, [pc, #44]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0310 	and.w	r3, r3, #16
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d008      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80048b6:	4b07      	ldr	r3, [pc, #28]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	4904      	ldr	r1, [pc, #16]	@ (80048d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3718      	adds	r7, #24
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	40021000 	.word	0x40021000
 80048d8:	40007000 	.word	0x40007000
 80048dc:	42420440 	.word	0x42420440

080048e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b088      	sub	sp, #32
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	617b      	str	r3, [r7, #20]
 80048ec:	2300      	movs	r3, #0
 80048ee:	61fb      	str	r3, [r7, #28]
 80048f0:	2300      	movs	r3, #0
 80048f2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80048f4:	2300      	movs	r3, #0
 80048f6:	60fb      	str	r3, [r7, #12]
 80048f8:	2300      	movs	r3, #0
 80048fa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2b10      	cmp	r3, #16
 8004900:	d00a      	beq.n	8004918 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2b10      	cmp	r3, #16
 8004906:	f200 808a 	bhi.w	8004a1e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2b01      	cmp	r3, #1
 800490e:	d045      	beq.n	800499c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b02      	cmp	r3, #2
 8004914:	d075      	beq.n	8004a02 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004916:	e082      	b.n	8004a1e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004918:	4b46      	ldr	r3, [pc, #280]	@ (8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800491e:	4b45      	ldr	r3, [pc, #276]	@ (8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d07b      	beq.n	8004a22 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	0c9b      	lsrs	r3, r3, #18
 800492e:	f003 030f 	and.w	r3, r3, #15
 8004932:	4a41      	ldr	r2, [pc, #260]	@ (8004a38 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004934:	5cd3      	ldrb	r3, [r2, r3]
 8004936:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d015      	beq.n	800496e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004942:	4b3c      	ldr	r3, [pc, #240]	@ (8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	0c5b      	lsrs	r3, r3, #17
 8004948:	f003 0301 	and.w	r3, r3, #1
 800494c:	4a3b      	ldr	r2, [pc, #236]	@ (8004a3c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800494e:	5cd3      	ldrb	r3, [r2, r3]
 8004950:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d00d      	beq.n	8004978 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800495c:	4a38      	ldr	r2, [pc, #224]	@ (8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	fbb2 f2f3 	udiv	r2, r2, r3
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	fb02 f303 	mul.w	r3, r2, r3
 800496a:	61fb      	str	r3, [r7, #28]
 800496c:	e004      	b.n	8004978 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	4a34      	ldr	r2, [pc, #208]	@ (8004a44 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004972:	fb02 f303 	mul.w	r3, r2, r3
 8004976:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004978:	4b2e      	ldr	r3, [pc, #184]	@ (8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004980:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004984:	d102      	bne.n	800498c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	61bb      	str	r3, [r7, #24]
      break;
 800498a:	e04a      	b.n	8004a22 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	005b      	lsls	r3, r3, #1
 8004990:	4a2d      	ldr	r2, [pc, #180]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004992:	fba2 2303 	umull	r2, r3, r2, r3
 8004996:	085b      	lsrs	r3, r3, #1
 8004998:	61bb      	str	r3, [r7, #24]
      break;
 800499a:	e042      	b.n	8004a22 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800499c:	4b25      	ldr	r3, [pc, #148]	@ (8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049ac:	d108      	bne.n	80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d003      	beq.n	80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80049b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049bc:	61bb      	str	r3, [r7, #24]
 80049be:	e01f      	b.n	8004a00 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049ca:	d109      	bne.n	80049e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80049cc:	4b19      	ldr	r3, [pc, #100]	@ (8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80049ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d0:	f003 0302 	and.w	r3, r3, #2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d003      	beq.n	80049e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80049d8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80049dc:	61bb      	str	r3, [r7, #24]
 80049de:	e00f      	b.n	8004a00 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049ea:	d11c      	bne.n	8004a26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80049ec:	4b11      	ldr	r3, [pc, #68]	@ (8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d016      	beq.n	8004a26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80049f8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80049fc:	61bb      	str	r3, [r7, #24]
      break;
 80049fe:	e012      	b.n	8004a26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004a00:	e011      	b.n	8004a26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004a02:	f7ff fe85 	bl	8004710 <HAL_RCC_GetPCLK2Freq>
 8004a06:	4602      	mov	r2, r0
 8004a08:	4b0a      	ldr	r3, [pc, #40]	@ (8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	0b9b      	lsrs	r3, r3, #14
 8004a0e:	f003 0303 	and.w	r3, r3, #3
 8004a12:	3301      	adds	r3, #1
 8004a14:	005b      	lsls	r3, r3, #1
 8004a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a1a:	61bb      	str	r3, [r7, #24]
      break;
 8004a1c:	e004      	b.n	8004a28 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004a1e:	bf00      	nop
 8004a20:	e002      	b.n	8004a28 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004a22:	bf00      	nop
 8004a24:	e000      	b.n	8004a28 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004a26:	bf00      	nop
    }
  }
  return (frequency);
 8004a28:	69bb      	ldr	r3, [r7, #24]
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3720      	adds	r7, #32
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	40021000 	.word	0x40021000
 8004a38:	0800a880 	.word	0x0800a880
 8004a3c:	0800a890 	.word	0x0800a890
 8004a40:	007a1200 	.word	0x007a1200
 8004a44:	003d0900 	.word	0x003d0900
 8004a48:	aaaaaaab 	.word	0xaaaaaaab

08004a4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d101      	bne.n	8004a5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e076      	b.n	8004b4c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d108      	bne.n	8004a78 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a6e:	d009      	beq.n	8004a84 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	61da      	str	r2, [r3, #28]
 8004a76:	e005      	b.n	8004a84 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d106      	bne.n	8004aa4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f7fd fce4 	bl	800246c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2202      	movs	r2, #2
 8004aa8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004aba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004acc:	431a      	orrs	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ad6:	431a      	orrs	r2, r3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	f003 0302 	and.w	r3, r3, #2
 8004ae0:	431a      	orrs	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	431a      	orrs	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004af4:	431a      	orrs	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	69db      	ldr	r3, [r3, #28]
 8004afa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004afe:	431a      	orrs	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b08:	ea42 0103 	orr.w	r1, r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b10:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	0c1a      	lsrs	r2, r3, #16
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f002 0204 	and.w	r2, r2, #4
 8004b2a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	69da      	ldr	r2, [r3, #28]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b3a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b088      	sub	sp, #32
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	603b      	str	r3, [r7, #0]
 8004b60:	4613      	mov	r3, r2
 8004b62:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b64:	f7fd ffa8 	bl	8002ab8 <HAL_GetTick>
 8004b68:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004b6a:	88fb      	ldrh	r3, [r7, #6]
 8004b6c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d001      	beq.n	8004b7e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	e12a      	b.n	8004dd4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d002      	beq.n	8004b8a <HAL_SPI_Transmit+0x36>
 8004b84:	88fb      	ldrh	r3, [r7, #6]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e122      	b.n	8004dd4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d101      	bne.n	8004b9c <HAL_SPI_Transmit+0x48>
 8004b98:	2302      	movs	r3, #2
 8004b9a:	e11b      	b.n	8004dd4 <HAL_SPI_Transmit+0x280>
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2203      	movs	r2, #3
 8004ba8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	68ba      	ldr	r2, [r7, #8]
 8004bb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	88fa      	ldrh	r2, [r7, #6]
 8004bbc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	88fa      	ldrh	r2, [r7, #6]
 8004bc2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bea:	d10f      	bne.n	8004c0c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bfa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c0a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c16:	2b40      	cmp	r3, #64	@ 0x40
 8004c18:	d007      	beq.n	8004c2a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c28:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c32:	d152      	bne.n	8004cda <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d002      	beq.n	8004c42 <HAL_SPI_Transmit+0xee>
 8004c3c:	8b7b      	ldrh	r3, [r7, #26]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d145      	bne.n	8004cce <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c46:	881a      	ldrh	r2, [r3, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c52:	1c9a      	adds	r2, r3, #2
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	b29a      	uxth	r2, r3
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c66:	e032      	b.n	8004cce <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d112      	bne.n	8004c9c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7a:	881a      	ldrh	r2, [r3, #0]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c86:	1c9a      	adds	r2, r3, #2
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	3b01      	subs	r3, #1
 8004c94:	b29a      	uxth	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c9a:	e018      	b.n	8004cce <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c9c:	f7fd ff0c 	bl	8002ab8 <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	683a      	ldr	r2, [r7, #0]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d803      	bhi.n	8004cb4 <HAL_SPI_Transmit+0x160>
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cb2:	d102      	bne.n	8004cba <HAL_SPI_Transmit+0x166>
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d109      	bne.n	8004cce <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e082      	b.n	8004dd4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1c7      	bne.n	8004c68 <HAL_SPI_Transmit+0x114>
 8004cd8:	e053      	b.n	8004d82 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d002      	beq.n	8004ce8 <HAL_SPI_Transmit+0x194>
 8004ce2:	8b7b      	ldrh	r3, [r7, #26]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d147      	bne.n	8004d78 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	330c      	adds	r3, #12
 8004cf2:	7812      	ldrb	r2, [r2, #0]
 8004cf4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfa:	1c5a      	adds	r2, r3, #1
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	3b01      	subs	r3, #1
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004d0e:	e033      	b.n	8004d78 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d113      	bne.n	8004d46 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	330c      	adds	r3, #12
 8004d28:	7812      	ldrb	r2, [r2, #0]
 8004d2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d30:	1c5a      	adds	r2, r3, #1
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004d44:	e018      	b.n	8004d78 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d46:	f7fd feb7 	bl	8002ab8 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	683a      	ldr	r2, [r7, #0]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d803      	bhi.n	8004d5e <HAL_SPI_Transmit+0x20a>
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5c:	d102      	bne.n	8004d64 <HAL_SPI_Transmit+0x210>
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d109      	bne.n	8004d78 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e02d      	b.n	8004dd4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1c6      	bne.n	8004d10 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d82:	69fa      	ldr	r2, [r7, #28]
 8004d84:	6839      	ldr	r1, [r7, #0]
 8004d86:	68f8      	ldr	r0, [r7, #12]
 8004d88:	f000 fbc4 	bl	8005514 <SPI_EndRxTxTransaction>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d002      	beq.n	8004d98 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2220      	movs	r2, #32
 8004d96:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d10a      	bne.n	8004db6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004da0:	2300      	movs	r3, #0
 8004da2:	617b      	str	r3, [r7, #20]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	617b      	str	r3, [r7, #20]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	617b      	str	r3, [r7, #20]
 8004db4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d001      	beq.n	8004dd2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e000      	b.n	8004dd4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
  }
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3720      	adds	r7, #32
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b088      	sub	sp, #32
 8004de0:	af02      	add	r7, sp, #8
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	603b      	str	r3, [r7, #0]
 8004de8:	4613      	mov	r3, r2
 8004dea:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d001      	beq.n	8004dfc <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004df8:	2302      	movs	r3, #2
 8004dfa:	e104      	b.n	8005006 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e04:	d112      	bne.n	8004e2c <HAL_SPI_Receive+0x50>
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d10e      	bne.n	8004e2c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2204      	movs	r2, #4
 8004e12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004e16:	88fa      	ldrh	r2, [r7, #6]
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	9300      	str	r3, [sp, #0]
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	68ba      	ldr	r2, [r7, #8]
 8004e20:	68b9      	ldr	r1, [r7, #8]
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	f000 f8f3 	bl	800500e <HAL_SPI_TransmitReceive>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	e0ec      	b.n	8005006 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e2c:	f7fd fe44 	bl	8002ab8 <HAL_GetTick>
 8004e30:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d002      	beq.n	8004e3e <HAL_SPI_Receive+0x62>
 8004e38:	88fb      	ldrh	r3, [r7, #6]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e0e1      	b.n	8005006 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d101      	bne.n	8004e50 <HAL_SPI_Receive+0x74>
 8004e4c:	2302      	movs	r3, #2
 8004e4e:	e0da      	b.n	8005006 <HAL_SPI_Receive+0x22a>
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2204      	movs	r2, #4
 8004e5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	68ba      	ldr	r2, [r7, #8]
 8004e6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	88fa      	ldrh	r2, [r7, #6]
 8004e70:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	88fa      	ldrh	r2, [r7, #6]
 8004e76:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2200      	movs	r2, #0
 8004e82:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2200      	movs	r2, #0
 8004e94:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e9e:	d10f      	bne.n	8004ec0 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004eae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004ebe:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eca:	2b40      	cmp	r3, #64	@ 0x40
 8004ecc:	d007      	beq.n	8004ede <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004edc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d170      	bne.n	8004fc8 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004ee6:	e035      	b.n	8004f54 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f003 0301 	and.w	r3, r3, #1
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d115      	bne.n	8004f22 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f103 020c 	add.w	r2, r3, #12
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f02:	7812      	ldrb	r2, [r2, #0]
 8004f04:	b2d2      	uxtb	r2, r2
 8004f06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f0c:	1c5a      	adds	r2, r3, #1
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f20:	e018      	b.n	8004f54 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f22:	f7fd fdc9 	bl	8002ab8 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	683a      	ldr	r2, [r7, #0]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d803      	bhi.n	8004f3a <HAL_SPI_Receive+0x15e>
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f38:	d102      	bne.n	8004f40 <HAL_SPI_Receive+0x164>
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d109      	bne.n	8004f54 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e058      	b.n	8005006 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1c4      	bne.n	8004ee8 <HAL_SPI_Receive+0x10c>
 8004f5e:	e038      	b.n	8004fd2 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d113      	bne.n	8004f96 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	68da      	ldr	r2, [r3, #12]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f78:	b292      	uxth	r2, r2
 8004f7a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f80:	1c9a      	adds	r2, r3, #2
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f94:	e018      	b.n	8004fc8 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f96:	f7fd fd8f 	bl	8002ab8 <HAL_GetTick>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	683a      	ldr	r2, [r7, #0]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d803      	bhi.n	8004fae <HAL_SPI_Receive+0x1d2>
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fac:	d102      	bne.n	8004fb4 <HAL_SPI_Receive+0x1d8>
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d109      	bne.n	8004fc8 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e01e      	b.n	8005006 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1c6      	bne.n	8004f60 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	6839      	ldr	r1, [r7, #0]
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f000 fa4a 	bl	8005470 <SPI_EndRxTransaction>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d002      	beq.n	8004fe8 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d001      	beq.n	8005004 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e000      	b.n	8005006 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005004:	2300      	movs	r3, #0
  }
}
 8005006:	4618      	mov	r0, r3
 8005008:	3718      	adds	r7, #24
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}

0800500e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800500e:	b580      	push	{r7, lr}
 8005010:	b08a      	sub	sp, #40	@ 0x28
 8005012:	af00      	add	r7, sp, #0
 8005014:	60f8      	str	r0, [r7, #12]
 8005016:	60b9      	str	r1, [r7, #8]
 8005018:	607a      	str	r2, [r7, #4]
 800501a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800501c:	2301      	movs	r3, #1
 800501e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005020:	f7fd fd4a 	bl	8002ab8 <HAL_GetTick>
 8005024:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800502c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005034:	887b      	ldrh	r3, [r7, #2]
 8005036:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005038:	7ffb      	ldrb	r3, [r7, #31]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d00c      	beq.n	8005058 <HAL_SPI_TransmitReceive+0x4a>
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005044:	d106      	bne.n	8005054 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d102      	bne.n	8005054 <HAL_SPI_TransmitReceive+0x46>
 800504e:	7ffb      	ldrb	r3, [r7, #31]
 8005050:	2b04      	cmp	r3, #4
 8005052:	d001      	beq.n	8005058 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005054:	2302      	movs	r3, #2
 8005056:	e17f      	b.n	8005358 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d005      	beq.n	800506a <HAL_SPI_TransmitReceive+0x5c>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d002      	beq.n	800506a <HAL_SPI_TransmitReceive+0x5c>
 8005064:	887b      	ldrh	r3, [r7, #2]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d101      	bne.n	800506e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e174      	b.n	8005358 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005074:	2b01      	cmp	r3, #1
 8005076:	d101      	bne.n	800507c <HAL_SPI_TransmitReceive+0x6e>
 8005078:	2302      	movs	r3, #2
 800507a:	e16d      	b.n	8005358 <HAL_SPI_TransmitReceive+0x34a>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b04      	cmp	r3, #4
 800508e:	d003      	beq.n	8005098 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2205      	movs	r2, #5
 8005094:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	887a      	ldrh	r2, [r7, #2]
 80050a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	887a      	ldrh	r2, [r7, #2]
 80050ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	887a      	ldrh	r2, [r7, #2]
 80050ba:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	887a      	ldrh	r2, [r7, #2]
 80050c0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050d8:	2b40      	cmp	r3, #64	@ 0x40
 80050da:	d007      	beq.n	80050ec <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050f4:	d17e      	bne.n	80051f4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d002      	beq.n	8005104 <HAL_SPI_TransmitReceive+0xf6>
 80050fe:	8afb      	ldrh	r3, [r7, #22]
 8005100:	2b01      	cmp	r3, #1
 8005102:	d16c      	bne.n	80051de <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005108:	881a      	ldrh	r2, [r3, #0]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005114:	1c9a      	adds	r2, r3, #2
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800511e:	b29b      	uxth	r3, r3
 8005120:	3b01      	subs	r3, #1
 8005122:	b29a      	uxth	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005128:	e059      	b.n	80051de <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f003 0302 	and.w	r3, r3, #2
 8005134:	2b02      	cmp	r3, #2
 8005136:	d11b      	bne.n	8005170 <HAL_SPI_TransmitReceive+0x162>
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800513c:	b29b      	uxth	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d016      	beq.n	8005170 <HAL_SPI_TransmitReceive+0x162>
 8005142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005144:	2b01      	cmp	r3, #1
 8005146:	d113      	bne.n	8005170 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800514c:	881a      	ldrh	r2, [r3, #0]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005158:	1c9a      	adds	r2, r3, #2
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005162:	b29b      	uxth	r3, r3
 8005164:	3b01      	subs	r3, #1
 8005166:	b29a      	uxth	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b01      	cmp	r3, #1
 800517c:	d119      	bne.n	80051b2 <HAL_SPI_TransmitReceive+0x1a4>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005182:	b29b      	uxth	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	d014      	beq.n	80051b2 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68da      	ldr	r2, [r3, #12]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005192:	b292      	uxth	r2, r2
 8005194:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519a:	1c9a      	adds	r2, r3, #2
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	3b01      	subs	r3, #1
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051ae:	2301      	movs	r3, #1
 80051b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051b2:	f7fd fc81 	bl	8002ab8 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	6a3b      	ldr	r3, [r7, #32]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051be:	429a      	cmp	r2, r3
 80051c0:	d80d      	bhi.n	80051de <HAL_SPI_TransmitReceive+0x1d0>
 80051c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c8:	d009      	beq.n	80051de <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e0bc      	b.n	8005358 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1a0      	bne.n	800512a <HAL_SPI_TransmitReceive+0x11c>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d19b      	bne.n	800512a <HAL_SPI_TransmitReceive+0x11c>
 80051f2:	e082      	b.n	80052fa <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d002      	beq.n	8005202 <HAL_SPI_TransmitReceive+0x1f4>
 80051fc:	8afb      	ldrh	r3, [r7, #22]
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d171      	bne.n	80052e6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	330c      	adds	r3, #12
 800520c:	7812      	ldrb	r2, [r2, #0]
 800520e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005214:	1c5a      	adds	r2, r3, #1
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800521e:	b29b      	uxth	r3, r3
 8005220:	3b01      	subs	r3, #1
 8005222:	b29a      	uxth	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005228:	e05d      	b.n	80052e6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f003 0302 	and.w	r3, r3, #2
 8005234:	2b02      	cmp	r3, #2
 8005236:	d11c      	bne.n	8005272 <HAL_SPI_TransmitReceive+0x264>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800523c:	b29b      	uxth	r3, r3
 800523e:	2b00      	cmp	r3, #0
 8005240:	d017      	beq.n	8005272 <HAL_SPI_TransmitReceive+0x264>
 8005242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005244:	2b01      	cmp	r3, #1
 8005246:	d114      	bne.n	8005272 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	330c      	adds	r3, #12
 8005252:	7812      	ldrb	r2, [r2, #0]
 8005254:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800525a:	1c5a      	adds	r2, r3, #1
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005264:	b29b      	uxth	r3, r3
 8005266:	3b01      	subs	r3, #1
 8005268:	b29a      	uxth	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800526e:	2300      	movs	r3, #0
 8005270:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	f003 0301 	and.w	r3, r3, #1
 800527c:	2b01      	cmp	r3, #1
 800527e:	d119      	bne.n	80052b4 <HAL_SPI_TransmitReceive+0x2a6>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005284:	b29b      	uxth	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d014      	beq.n	80052b4 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68da      	ldr	r2, [r3, #12]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005294:	b2d2      	uxtb	r2, r2
 8005296:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529c:	1c5a      	adds	r2, r3, #1
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	3b01      	subs	r3, #1
 80052aa:	b29a      	uxth	r2, r3
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052b0:	2301      	movs	r3, #1
 80052b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80052b4:	f7fd fc00 	bl	8002ab8 <HAL_GetTick>
 80052b8:	4602      	mov	r2, r0
 80052ba:	6a3b      	ldr	r3, [r7, #32]
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d803      	bhi.n	80052cc <HAL_SPI_TransmitReceive+0x2be>
 80052c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ca:	d102      	bne.n	80052d2 <HAL_SPI_TransmitReceive+0x2c4>
 80052cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d109      	bne.n	80052e6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80052e2:	2303      	movs	r3, #3
 80052e4:	e038      	b.n	8005358 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d19c      	bne.n	800522a <HAL_SPI_TransmitReceive+0x21c>
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d197      	bne.n	800522a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052fa:	6a3a      	ldr	r2, [r7, #32]
 80052fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80052fe:	68f8      	ldr	r0, [r7, #12]
 8005300:	f000 f908 	bl	8005514 <SPI_EndRxTxTransaction>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d008      	beq.n	800531c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2220      	movs	r2, #32
 800530e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e01d      	b.n	8005358 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d10a      	bne.n	800533a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005324:	2300      	movs	r3, #0
 8005326:	613b      	str	r3, [r7, #16]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	613b      	str	r3, [r7, #16]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	613b      	str	r3, [r7, #16]
 8005338:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e000      	b.n	8005358 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005356:	2300      	movs	r3, #0
  }
}
 8005358:	4618      	mov	r0, r3
 800535a:	3728      	adds	r7, #40	@ 0x28
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}

08005360 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b088      	sub	sp, #32
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	603b      	str	r3, [r7, #0]
 800536c:	4613      	mov	r3, r2
 800536e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005370:	f7fd fba2 	bl	8002ab8 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005378:	1a9b      	subs	r3, r3, r2
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	4413      	add	r3, r2
 800537e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005380:	f7fd fb9a 	bl	8002ab8 <HAL_GetTick>
 8005384:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005386:	4b39      	ldr	r3, [pc, #228]	@ (800546c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	015b      	lsls	r3, r3, #5
 800538c:	0d1b      	lsrs	r3, r3, #20
 800538e:	69fa      	ldr	r2, [r7, #28]
 8005390:	fb02 f303 	mul.w	r3, r2, r3
 8005394:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005396:	e054      	b.n	8005442 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800539e:	d050      	beq.n	8005442 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80053a0:	f7fd fb8a 	bl	8002ab8 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	69fa      	ldr	r2, [r7, #28]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d902      	bls.n	80053b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d13d      	bne.n	8005432 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	685a      	ldr	r2, [r3, #4]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80053c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053ce:	d111      	bne.n	80053f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053d8:	d004      	beq.n	80053e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053e2:	d107      	bne.n	80053f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053fc:	d10f      	bne.n	800541e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800540c:	601a      	str	r2, [r3, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800541c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2201      	movs	r2, #1
 8005422:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e017      	b.n	8005462 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d101      	bne.n	800543c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005438:	2300      	movs	r3, #0
 800543a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	3b01      	subs	r3, #1
 8005440:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	689a      	ldr	r2, [r3, #8]
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	4013      	ands	r3, r2
 800544c:	68ba      	ldr	r2, [r7, #8]
 800544e:	429a      	cmp	r2, r3
 8005450:	bf0c      	ite	eq
 8005452:	2301      	moveq	r3, #1
 8005454:	2300      	movne	r3, #0
 8005456:	b2db      	uxtb	r3, r3
 8005458:	461a      	mov	r2, r3
 800545a:	79fb      	ldrb	r3, [r7, #7]
 800545c:	429a      	cmp	r2, r3
 800545e:	d19b      	bne.n	8005398 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3720      	adds	r7, #32
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	20000000 	.word	0x20000000

08005470 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af02      	add	r7, sp, #8
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005484:	d111      	bne.n	80054aa <SPI_EndRxTransaction+0x3a>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800548e:	d004      	beq.n	800549a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005498:	d107      	bne.n	80054aa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054a8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054b2:	d117      	bne.n	80054e4 <SPI_EndRxTransaction+0x74>
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054bc:	d112      	bne.n	80054e4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	2200      	movs	r2, #0
 80054c6:	2101      	movs	r1, #1
 80054c8:	68f8      	ldr	r0, [r7, #12]
 80054ca:	f7ff ff49 	bl	8005360 <SPI_WaitFlagStateUntilTimeout>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d01a      	beq.n	800550a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d8:	f043 0220 	orr.w	r2, r3, #32
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e013      	b.n	800550c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	9300      	str	r3, [sp, #0]
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	2200      	movs	r2, #0
 80054ec:	2180      	movs	r1, #128	@ 0x80
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f7ff ff36 	bl	8005360 <SPI_WaitFlagStateUntilTimeout>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d007      	beq.n	800550a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054fe:	f043 0220 	orr.w	r2, r3, #32
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e000      	b.n	800550c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800550a:	2300      	movs	r3, #0
}
 800550c:	4618      	mov	r0, r3
 800550e:	3710      	adds	r7, #16
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b086      	sub	sp, #24
 8005518:	af02      	add	r7, sp, #8
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	9300      	str	r3, [sp, #0]
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2201      	movs	r2, #1
 8005528:	2102      	movs	r1, #2
 800552a:	68f8      	ldr	r0, [r7, #12]
 800552c:	f7ff ff18 	bl	8005360 <SPI_WaitFlagStateUntilTimeout>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d007      	beq.n	8005546 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800553a:	f043 0220 	orr.w	r2, r3, #32
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e013      	b.n	800556e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	2200      	movs	r2, #0
 800554e:	2180      	movs	r1, #128	@ 0x80
 8005550:	68f8      	ldr	r0, [r7, #12]
 8005552:	f7ff ff05 	bl	8005360 <SPI_WaitFlagStateUntilTimeout>
 8005556:	4603      	mov	r3, r0
 8005558:	2b00      	cmp	r3, #0
 800555a:	d007      	beq.n	800556c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005560:	f043 0220 	orr.w	r2, r3, #32
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005568:	2303      	movs	r3, #3
 800556a:	e000      	b.n	800556e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3710      	adds	r7, #16
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}

08005576 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005576:	b580      	push	{r7, lr}
 8005578:	b082      	sub	sp, #8
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d101      	bne.n	8005588 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e041      	b.n	800560c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800558e:	b2db      	uxtb	r3, r3
 8005590:	2b00      	cmp	r3, #0
 8005592:	d106      	bne.n	80055a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f7fc ffbf 	bl	8002520 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2202      	movs	r2, #2
 80055a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	3304      	adds	r3, #4
 80055b2:	4619      	mov	r1, r3
 80055b4:	4610      	mov	r0, r2
 80055b6:	f000 fc73 	bl	8005ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2201      	movs	r2, #1
 80055de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800560a:	2300      	movs	r3, #0
}
 800560c:	4618      	mov	r0, r3
 800560e:	3708      	adds	r7, #8
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005614:	b480      	push	{r7}
 8005616:	b085      	sub	sp, #20
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005622:	b2db      	uxtb	r3, r3
 8005624:	2b01      	cmp	r3, #1
 8005626:	d001      	beq.n	800562c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e03a      	b.n	80056a2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68da      	ldr	r2, [r3, #12]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f042 0201 	orr.w	r2, r2, #1
 8005642:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a18      	ldr	r2, [pc, #96]	@ (80056ac <HAL_TIM_Base_Start_IT+0x98>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d00e      	beq.n	800566c <HAL_TIM_Base_Start_IT+0x58>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005656:	d009      	beq.n	800566c <HAL_TIM_Base_Start_IT+0x58>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a14      	ldr	r2, [pc, #80]	@ (80056b0 <HAL_TIM_Base_Start_IT+0x9c>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d004      	beq.n	800566c <HAL_TIM_Base_Start_IT+0x58>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a13      	ldr	r2, [pc, #76]	@ (80056b4 <HAL_TIM_Base_Start_IT+0xa0>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d111      	bne.n	8005690 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	f003 0307 	and.w	r3, r3, #7
 8005676:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2b06      	cmp	r3, #6
 800567c:	d010      	beq.n	80056a0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f042 0201 	orr.w	r2, r2, #1
 800568c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800568e:	e007      	b.n	80056a0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f042 0201 	orr.w	r2, r2, #1
 800569e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bc80      	pop	{r7}
 80056aa:	4770      	bx	lr
 80056ac:	40012c00 	.word	0x40012c00
 80056b0:	40000400 	.word	0x40000400
 80056b4:	40000800 	.word	0x40000800

080056b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e041      	b.n	800574e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d106      	bne.n	80056e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f7fc ff44 	bl	800256c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	3304      	adds	r3, #4
 80056f4:	4619      	mov	r1, r3
 80056f6:	4610      	mov	r0, r2
 80056f8:	f000 fbd2 	bl	8005ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3708      	adds	r7, #8
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
	...

08005758 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d109      	bne.n	800577c <HAL_TIM_PWM_Start+0x24>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b01      	cmp	r3, #1
 8005772:	bf14      	ite	ne
 8005774:	2301      	movne	r3, #1
 8005776:	2300      	moveq	r3, #0
 8005778:	b2db      	uxtb	r3, r3
 800577a:	e022      	b.n	80057c2 <HAL_TIM_PWM_Start+0x6a>
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	2b04      	cmp	r3, #4
 8005780:	d109      	bne.n	8005796 <HAL_TIM_PWM_Start+0x3e>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005788:	b2db      	uxtb	r3, r3
 800578a:	2b01      	cmp	r3, #1
 800578c:	bf14      	ite	ne
 800578e:	2301      	movne	r3, #1
 8005790:	2300      	moveq	r3, #0
 8005792:	b2db      	uxtb	r3, r3
 8005794:	e015      	b.n	80057c2 <HAL_TIM_PWM_Start+0x6a>
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	2b08      	cmp	r3, #8
 800579a:	d109      	bne.n	80057b0 <HAL_TIM_PWM_Start+0x58>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	bf14      	ite	ne
 80057a8:	2301      	movne	r3, #1
 80057aa:	2300      	moveq	r3, #0
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	e008      	b.n	80057c2 <HAL_TIM_PWM_Start+0x6a>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	bf14      	ite	ne
 80057bc:	2301      	movne	r3, #1
 80057be:	2300      	moveq	r3, #0
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d001      	beq.n	80057ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e05e      	b.n	8005888 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d104      	bne.n	80057da <HAL_TIM_PWM_Start+0x82>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2202      	movs	r2, #2
 80057d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057d8:	e013      	b.n	8005802 <HAL_TIM_PWM_Start+0xaa>
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	2b04      	cmp	r3, #4
 80057de:	d104      	bne.n	80057ea <HAL_TIM_PWM_Start+0x92>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2202      	movs	r2, #2
 80057e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057e8:	e00b      	b.n	8005802 <HAL_TIM_PWM_Start+0xaa>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b08      	cmp	r3, #8
 80057ee:	d104      	bne.n	80057fa <HAL_TIM_PWM_Start+0xa2>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057f8:	e003      	b.n	8005802 <HAL_TIM_PWM_Start+0xaa>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2202      	movs	r2, #2
 80057fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2201      	movs	r2, #1
 8005808:	6839      	ldr	r1, [r7, #0]
 800580a:	4618      	mov	r0, r3
 800580c:	f000 fdd4 	bl	80063b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a1e      	ldr	r2, [pc, #120]	@ (8005890 <HAL_TIM_PWM_Start+0x138>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d107      	bne.n	800582a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005828:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a18      	ldr	r2, [pc, #96]	@ (8005890 <HAL_TIM_PWM_Start+0x138>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d00e      	beq.n	8005852 <HAL_TIM_PWM_Start+0xfa>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800583c:	d009      	beq.n	8005852 <HAL_TIM_PWM_Start+0xfa>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a14      	ldr	r2, [pc, #80]	@ (8005894 <HAL_TIM_PWM_Start+0x13c>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d004      	beq.n	8005852 <HAL_TIM_PWM_Start+0xfa>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a12      	ldr	r2, [pc, #72]	@ (8005898 <HAL_TIM_PWM_Start+0x140>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d111      	bne.n	8005876 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	f003 0307 	and.w	r3, r3, #7
 800585c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2b06      	cmp	r3, #6
 8005862:	d010      	beq.n	8005886 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f042 0201 	orr.w	r2, r2, #1
 8005872:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005874:	e007      	b.n	8005886 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f042 0201 	orr.w	r2, r2, #1
 8005884:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005886:	2300      	movs	r3, #0
}
 8005888:	4618      	mov	r0, r3
 800588a:	3710      	adds	r7, #16
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}
 8005890:	40012c00 	.word	0x40012c00
 8005894:	40000400 	.word	0x40000400
 8005898:	40000800 	.word	0x40000800

0800589c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b082      	sub	sp, #8
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2200      	movs	r2, #0
 80058ac:	6839      	ldr	r1, [r7, #0]
 80058ae:	4618      	mov	r0, r3
 80058b0:	f000 fd82 	bl	80063b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a29      	ldr	r2, [pc, #164]	@ (8005960 <HAL_TIM_PWM_Stop+0xc4>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d117      	bne.n	80058ee <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	6a1a      	ldr	r2, [r3, #32]
 80058c4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80058c8:	4013      	ands	r3, r2
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10f      	bne.n	80058ee <HAL_TIM_PWM_Stop+0x52>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	6a1a      	ldr	r2, [r3, #32]
 80058d4:	f240 4344 	movw	r3, #1092	@ 0x444
 80058d8:	4013      	ands	r3, r2
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d107      	bne.n	80058ee <HAL_TIM_PWM_Stop+0x52>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80058ec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	6a1a      	ldr	r2, [r3, #32]
 80058f4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80058f8:	4013      	ands	r3, r2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d10f      	bne.n	800591e <HAL_TIM_PWM_Stop+0x82>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	6a1a      	ldr	r2, [r3, #32]
 8005904:	f240 4344 	movw	r3, #1092	@ 0x444
 8005908:	4013      	ands	r3, r2
 800590a:	2b00      	cmp	r3, #0
 800590c:	d107      	bne.n	800591e <HAL_TIM_PWM_Stop+0x82>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f022 0201 	bic.w	r2, r2, #1
 800591c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d104      	bne.n	800592e <HAL_TIM_PWM_Stop+0x92>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800592c:	e013      	b.n	8005956 <HAL_TIM_PWM_Stop+0xba>
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	2b04      	cmp	r3, #4
 8005932:	d104      	bne.n	800593e <HAL_TIM_PWM_Stop+0xa2>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800593c:	e00b      	b.n	8005956 <HAL_TIM_PWM_Stop+0xba>
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	2b08      	cmp	r3, #8
 8005942:	d104      	bne.n	800594e <HAL_TIM_PWM_Stop+0xb2>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800594c:	e003      	b.n	8005956 <HAL_TIM_PWM_Stop+0xba>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2201      	movs	r2, #1
 8005952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	3708      	adds	r7, #8
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}
 8005960:	40012c00 	.word	0x40012c00

08005964 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d020      	beq.n	80059c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f003 0302 	and.w	r3, r3, #2
 800598c:	2b00      	cmp	r3, #0
 800598e:	d01b      	beq.n	80059c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f06f 0202 	mvn.w	r2, #2
 8005998:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	f003 0303 	and.w	r3, r3, #3
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d003      	beq.n	80059b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 fa5a 	bl	8005e68 <HAL_TIM_IC_CaptureCallback>
 80059b4:	e005      	b.n	80059c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 fa4d 	bl	8005e56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 fa5c 	bl	8005e7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	f003 0304 	and.w	r3, r3, #4
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d020      	beq.n	8005a14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f003 0304 	and.w	r3, r3, #4
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d01b      	beq.n	8005a14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f06f 0204 	mvn.w	r2, #4
 80059e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2202      	movs	r2, #2
 80059ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	699b      	ldr	r3, [r3, #24]
 80059f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d003      	beq.n	8005a02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 fa34 	bl	8005e68 <HAL_TIM_IC_CaptureCallback>
 8005a00:	e005      	b.n	8005a0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f000 fa27 	bl	8005e56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 fa36 	bl	8005e7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	f003 0308 	and.w	r3, r3, #8
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d020      	beq.n	8005a60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f003 0308 	and.w	r3, r3, #8
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d01b      	beq.n	8005a60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f06f 0208 	mvn.w	r2, #8
 8005a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2204      	movs	r2, #4
 8005a36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	f003 0303 	and.w	r3, r3, #3
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d003      	beq.n	8005a4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f000 fa0e 	bl	8005e68 <HAL_TIM_IC_CaptureCallback>
 8005a4c:	e005      	b.n	8005a5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 fa01 	bl	8005e56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 fa10 	bl	8005e7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	f003 0310 	and.w	r3, r3, #16
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d020      	beq.n	8005aac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f003 0310 	and.w	r3, r3, #16
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d01b      	beq.n	8005aac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f06f 0210 	mvn.w	r2, #16
 8005a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2208      	movs	r2, #8
 8005a82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	69db      	ldr	r3, [r3, #28]
 8005a8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d003      	beq.n	8005a9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 f9e8 	bl	8005e68 <HAL_TIM_IC_CaptureCallback>
 8005a98:	e005      	b.n	8005aa6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 f9db 	bl	8005e56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 f9ea 	bl	8005e7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	f003 0301 	and.w	r3, r3, #1
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00c      	beq.n	8005ad0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f003 0301 	and.w	r3, r3, #1
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d007      	beq.n	8005ad0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f06f 0201 	mvn.w	r2, #1
 8005ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f7fb fbe4 	bl	8001298 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d00c      	beq.n	8005af4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d007      	beq.n	8005af4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 fced 	bl	80064ce <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00c      	beq.n	8005b18 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d007      	beq.n	8005b18 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f000 f9ba 	bl	8005e8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	f003 0320 	and.w	r3, r3, #32
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d00c      	beq.n	8005b3c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f003 0320 	and.w	r3, r3, #32
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d007      	beq.n	8005b3c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f06f 0220 	mvn.w	r2, #32
 8005b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 fcc0 	bl	80064bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b3c:	bf00      	nop
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b50:	2300      	movs	r3, #0
 8005b52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d101      	bne.n	8005b62 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b5e:	2302      	movs	r3, #2
 8005b60:	e0ae      	b.n	8005cc0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2b0c      	cmp	r3, #12
 8005b6e:	f200 809f 	bhi.w	8005cb0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005b72:	a201      	add	r2, pc, #4	@ (adr r2, 8005b78 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b78:	08005bad 	.word	0x08005bad
 8005b7c:	08005cb1 	.word	0x08005cb1
 8005b80:	08005cb1 	.word	0x08005cb1
 8005b84:	08005cb1 	.word	0x08005cb1
 8005b88:	08005bed 	.word	0x08005bed
 8005b8c:	08005cb1 	.word	0x08005cb1
 8005b90:	08005cb1 	.word	0x08005cb1
 8005b94:	08005cb1 	.word	0x08005cb1
 8005b98:	08005c2f 	.word	0x08005c2f
 8005b9c:	08005cb1 	.word	0x08005cb1
 8005ba0:	08005cb1 	.word	0x08005cb1
 8005ba4:	08005cb1 	.word	0x08005cb1
 8005ba8:	08005c6f 	.word	0x08005c6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68b9      	ldr	r1, [r7, #8]
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f000 f9e2 	bl	8005f7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	699a      	ldr	r2, [r3, #24]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f042 0208 	orr.w	r2, r2, #8
 8005bc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	699a      	ldr	r2, [r3, #24]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f022 0204 	bic.w	r2, r2, #4
 8005bd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	6999      	ldr	r1, [r3, #24]
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	691a      	ldr	r2, [r3, #16]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	619a      	str	r2, [r3, #24]
      break;
 8005bea:	e064      	b.n	8005cb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68b9      	ldr	r1, [r7, #8]
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f000 fa28 	bl	8006048 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	699a      	ldr	r2, [r3, #24]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	699a      	ldr	r2, [r3, #24]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6999      	ldr	r1, [r3, #24]
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	691b      	ldr	r3, [r3, #16]
 8005c22:	021a      	lsls	r2, r3, #8
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	619a      	str	r2, [r3, #24]
      break;
 8005c2c:	e043      	b.n	8005cb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	68b9      	ldr	r1, [r7, #8]
 8005c34:	4618      	mov	r0, r3
 8005c36:	f000 fa71 	bl	800611c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	69da      	ldr	r2, [r3, #28]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f042 0208 	orr.w	r2, r2, #8
 8005c48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	69da      	ldr	r2, [r3, #28]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f022 0204 	bic.w	r2, r2, #4
 8005c58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	69d9      	ldr	r1, [r3, #28]
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	691a      	ldr	r2, [r3, #16]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	61da      	str	r2, [r3, #28]
      break;
 8005c6c:	e023      	b.n	8005cb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68b9      	ldr	r1, [r7, #8]
 8005c74:	4618      	mov	r0, r3
 8005c76:	f000 fabb 	bl	80061f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	69da      	ldr	r2, [r3, #28]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	69da      	ldr	r2, [r3, #28]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	69d9      	ldr	r1, [r3, #28]
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	021a      	lsls	r2, r3, #8
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	430a      	orrs	r2, r1
 8005cac:	61da      	str	r2, [r3, #28]
      break;
 8005cae:	e002      	b.n	8005cb6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	75fb      	strb	r3, [r7, #23]
      break;
 8005cb4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3718      	adds	r7, #24
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d101      	bne.n	8005ce4 <HAL_TIM_ConfigClockSource+0x1c>
 8005ce0:	2302      	movs	r3, #2
 8005ce2:	e0b4      	b.n	8005e4e <HAL_TIM_ConfigClockSource+0x186>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2202      	movs	r2, #2
 8005cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d1c:	d03e      	beq.n	8005d9c <HAL_TIM_ConfigClockSource+0xd4>
 8005d1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d22:	f200 8087 	bhi.w	8005e34 <HAL_TIM_ConfigClockSource+0x16c>
 8005d26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d2a:	f000 8086 	beq.w	8005e3a <HAL_TIM_ConfigClockSource+0x172>
 8005d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d32:	d87f      	bhi.n	8005e34 <HAL_TIM_ConfigClockSource+0x16c>
 8005d34:	2b70      	cmp	r3, #112	@ 0x70
 8005d36:	d01a      	beq.n	8005d6e <HAL_TIM_ConfigClockSource+0xa6>
 8005d38:	2b70      	cmp	r3, #112	@ 0x70
 8005d3a:	d87b      	bhi.n	8005e34 <HAL_TIM_ConfigClockSource+0x16c>
 8005d3c:	2b60      	cmp	r3, #96	@ 0x60
 8005d3e:	d050      	beq.n	8005de2 <HAL_TIM_ConfigClockSource+0x11a>
 8005d40:	2b60      	cmp	r3, #96	@ 0x60
 8005d42:	d877      	bhi.n	8005e34 <HAL_TIM_ConfigClockSource+0x16c>
 8005d44:	2b50      	cmp	r3, #80	@ 0x50
 8005d46:	d03c      	beq.n	8005dc2 <HAL_TIM_ConfigClockSource+0xfa>
 8005d48:	2b50      	cmp	r3, #80	@ 0x50
 8005d4a:	d873      	bhi.n	8005e34 <HAL_TIM_ConfigClockSource+0x16c>
 8005d4c:	2b40      	cmp	r3, #64	@ 0x40
 8005d4e:	d058      	beq.n	8005e02 <HAL_TIM_ConfigClockSource+0x13a>
 8005d50:	2b40      	cmp	r3, #64	@ 0x40
 8005d52:	d86f      	bhi.n	8005e34 <HAL_TIM_ConfigClockSource+0x16c>
 8005d54:	2b30      	cmp	r3, #48	@ 0x30
 8005d56:	d064      	beq.n	8005e22 <HAL_TIM_ConfigClockSource+0x15a>
 8005d58:	2b30      	cmp	r3, #48	@ 0x30
 8005d5a:	d86b      	bhi.n	8005e34 <HAL_TIM_ConfigClockSource+0x16c>
 8005d5c:	2b20      	cmp	r3, #32
 8005d5e:	d060      	beq.n	8005e22 <HAL_TIM_ConfigClockSource+0x15a>
 8005d60:	2b20      	cmp	r3, #32
 8005d62:	d867      	bhi.n	8005e34 <HAL_TIM_ConfigClockSource+0x16c>
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d05c      	beq.n	8005e22 <HAL_TIM_ConfigClockSource+0x15a>
 8005d68:	2b10      	cmp	r3, #16
 8005d6a:	d05a      	beq.n	8005e22 <HAL_TIM_ConfigClockSource+0x15a>
 8005d6c:	e062      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d7e:	f000 fafc 	bl	800637a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005d90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68ba      	ldr	r2, [r7, #8]
 8005d98:	609a      	str	r2, [r3, #8]
      break;
 8005d9a:	e04f      	b.n	8005e3c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005dac:	f000 fae5 	bl	800637a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	689a      	ldr	r2, [r3, #8]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005dbe:	609a      	str	r2, [r3, #8]
      break;
 8005dc0:	e03c      	b.n	8005e3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dce:	461a      	mov	r2, r3
 8005dd0:	f000 fa5c 	bl	800628c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2150      	movs	r1, #80	@ 0x50
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f000 fab3 	bl	8006346 <TIM_ITRx_SetConfig>
      break;
 8005de0:	e02c      	b.n	8005e3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dee:	461a      	mov	r2, r3
 8005df0:	f000 fa7a 	bl	80062e8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2160      	movs	r1, #96	@ 0x60
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f000 faa3 	bl	8006346 <TIM_ITRx_SetConfig>
      break;
 8005e00:	e01c      	b.n	8005e3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e0e:	461a      	mov	r2, r3
 8005e10:	f000 fa3c 	bl	800628c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	2140      	movs	r1, #64	@ 0x40
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f000 fa93 	bl	8006346 <TIM_ITRx_SetConfig>
      break;
 8005e20:	e00c      	b.n	8005e3c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	4610      	mov	r0, r2
 8005e2e:	f000 fa8a 	bl	8006346 <TIM_ITRx_SetConfig>
      break;
 8005e32:	e003      	b.n	8005e3c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	73fb      	strb	r3, [r7, #15]
      break;
 8005e38:	e000      	b.n	8005e3c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3710      	adds	r7, #16
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e56:	b480      	push	{r7}
 8005e58:	b083      	sub	sp, #12
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e5e:	bf00      	nop
 8005e60:	370c      	adds	r7, #12
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bc80      	pop	{r7}
 8005e66:	4770      	bx	lr

08005e68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bc80      	pop	{r7}
 8005e78:	4770      	bx	lr

08005e7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e7a:	b480      	push	{r7}
 8005e7c:	b083      	sub	sp, #12
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e82:	bf00      	nop
 8005e84:	370c      	adds	r7, #12
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bc80      	pop	{r7}
 8005e8a:	4770      	bx	lr

08005e8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e94:	bf00      	nop
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bc80      	pop	{r7}
 8005e9c:	4770      	bx	lr
	...

08005ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a2f      	ldr	r2, [pc, #188]	@ (8005f70 <TIM_Base_SetConfig+0xd0>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d00b      	beq.n	8005ed0 <TIM_Base_SetConfig+0x30>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ebe:	d007      	beq.n	8005ed0 <TIM_Base_SetConfig+0x30>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a2c      	ldr	r2, [pc, #176]	@ (8005f74 <TIM_Base_SetConfig+0xd4>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d003      	beq.n	8005ed0 <TIM_Base_SetConfig+0x30>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a2b      	ldr	r2, [pc, #172]	@ (8005f78 <TIM_Base_SetConfig+0xd8>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d108      	bne.n	8005ee2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ed6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	68fa      	ldr	r2, [r7, #12]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a22      	ldr	r2, [pc, #136]	@ (8005f70 <TIM_Base_SetConfig+0xd0>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d00b      	beq.n	8005f02 <TIM_Base_SetConfig+0x62>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ef0:	d007      	beq.n	8005f02 <TIM_Base_SetConfig+0x62>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8005f74 <TIM_Base_SetConfig+0xd4>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d003      	beq.n	8005f02 <TIM_Base_SetConfig+0x62>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a1e      	ldr	r2, [pc, #120]	@ (8005f78 <TIM_Base_SetConfig+0xd8>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d108      	bne.n	8005f14 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	689a      	ldr	r2, [r3, #8]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a0d      	ldr	r2, [pc, #52]	@ (8005f70 <TIM_Base_SetConfig+0xd0>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d103      	bne.n	8005f48 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	691a      	ldr	r2, [r3, #16]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	691b      	ldr	r3, [r3, #16]
 8005f52:	f003 0301 	and.w	r3, r3, #1
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d005      	beq.n	8005f66 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	f023 0201 	bic.w	r2, r3, #1
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	611a      	str	r2, [r3, #16]
  }
}
 8005f66:	bf00      	nop
 8005f68:	3714      	adds	r7, #20
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bc80      	pop	{r7}
 8005f6e:	4770      	bx	lr
 8005f70:	40012c00 	.word	0x40012c00
 8005f74:	40000400 	.word	0x40000400
 8005f78:	40000800 	.word	0x40000800

08005f7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b087      	sub	sp, #28
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a1b      	ldr	r3, [r3, #32]
 8005f8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6a1b      	ldr	r3, [r3, #32]
 8005f90:	f023 0201 	bic.w	r2, r3, #1
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f023 0303 	bic.w	r3, r3, #3
 8005fb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68fa      	ldr	r2, [r7, #12]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f023 0302 	bic.w	r3, r3, #2
 8005fc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a1c      	ldr	r2, [pc, #112]	@ (8006044 <TIM_OC1_SetConfig+0xc8>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d10c      	bne.n	8005ff2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	f023 0308 	bic.w	r3, r3, #8
 8005fde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	f023 0304 	bic.w	r3, r3, #4
 8005ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a13      	ldr	r2, [pc, #76]	@ (8006044 <TIM_OC1_SetConfig+0xc8>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d111      	bne.n	800601e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006000:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006008:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	4313      	orrs	r3, r2
 8006012:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	699b      	ldr	r3, [r3, #24]
 8006018:	693a      	ldr	r2, [r7, #16]
 800601a:	4313      	orrs	r3, r2
 800601c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	693a      	ldr	r2, [r7, #16]
 8006022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	685a      	ldr	r2, [r3, #4]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	621a      	str	r2, [r3, #32]
}
 8006038:	bf00      	nop
 800603a:	371c      	adds	r7, #28
 800603c:	46bd      	mov	sp, r7
 800603e:	bc80      	pop	{r7}
 8006040:	4770      	bx	lr
 8006042:	bf00      	nop
 8006044:	40012c00 	.word	0x40012c00

08006048 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006048:	b480      	push	{r7}
 800604a:	b087      	sub	sp, #28
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6a1b      	ldr	r3, [r3, #32]
 800605c:	f023 0210 	bic.w	r2, r3, #16
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006076:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800607e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	021b      	lsls	r3, r3, #8
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	4313      	orrs	r3, r2
 800608a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	f023 0320 	bic.w	r3, r3, #32
 8006092:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	011b      	lsls	r3, r3, #4
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	4313      	orrs	r3, r2
 800609e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a1d      	ldr	r2, [pc, #116]	@ (8006118 <TIM_OC2_SetConfig+0xd0>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d10d      	bne.n	80060c4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	011b      	lsls	r3, r3, #4
 80060b6:	697a      	ldr	r2, [r7, #20]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a14      	ldr	r2, [pc, #80]	@ (8006118 <TIM_OC2_SetConfig+0xd0>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d113      	bne.n	80060f4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80060d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80060da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	693a      	ldr	r2, [r7, #16]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	693a      	ldr	r2, [r7, #16]
 80060f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	68fa      	ldr	r2, [r7, #12]
 80060fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	685a      	ldr	r2, [r3, #4]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	697a      	ldr	r2, [r7, #20]
 800610c:	621a      	str	r2, [r3, #32]
}
 800610e:	bf00      	nop
 8006110:	371c      	adds	r7, #28
 8006112:	46bd      	mov	sp, r7
 8006114:	bc80      	pop	{r7}
 8006116:	4770      	bx	lr
 8006118:	40012c00 	.word	0x40012c00

0800611c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800611c:	b480      	push	{r7}
 800611e:	b087      	sub	sp, #28
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6a1b      	ldr	r3, [r3, #32]
 8006130:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	69db      	ldr	r3, [r3, #28]
 8006142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800614a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f023 0303 	bic.w	r3, r3, #3
 8006152:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	4313      	orrs	r3, r2
 800615c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006164:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	021b      	lsls	r3, r3, #8
 800616c:	697a      	ldr	r2, [r7, #20]
 800616e:	4313      	orrs	r3, r2
 8006170:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a1d      	ldr	r2, [pc, #116]	@ (80061ec <TIM_OC3_SetConfig+0xd0>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d10d      	bne.n	8006196 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006180:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	021b      	lsls	r3, r3, #8
 8006188:	697a      	ldr	r2, [r7, #20]
 800618a:	4313      	orrs	r3, r2
 800618c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006194:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a14      	ldr	r2, [pc, #80]	@ (80061ec <TIM_OC3_SetConfig+0xd0>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d113      	bne.n	80061c6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	695b      	ldr	r3, [r3, #20]
 80061b2:	011b      	lsls	r3, r3, #4
 80061b4:	693a      	ldr	r2, [r7, #16]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	699b      	ldr	r3, [r3, #24]
 80061be:	011b      	lsls	r3, r3, #4
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	68fa      	ldr	r2, [r7, #12]
 80061d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	697a      	ldr	r2, [r7, #20]
 80061de:	621a      	str	r2, [r3, #32]
}
 80061e0:	bf00      	nop
 80061e2:	371c      	adds	r7, #28
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bc80      	pop	{r7}
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	40012c00 	.word	0x40012c00

080061f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b087      	sub	sp, #28
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a1b      	ldr	r3, [r3, #32]
 8006204:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	69db      	ldr	r3, [r3, #28]
 8006216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800621e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006226:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	021b      	lsls	r3, r3, #8
 800622e:	68fa      	ldr	r2, [r7, #12]
 8006230:	4313      	orrs	r3, r2
 8006232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800623a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	031b      	lsls	r3, r3, #12
 8006242:	693a      	ldr	r2, [r7, #16]
 8006244:	4313      	orrs	r3, r2
 8006246:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a0f      	ldr	r2, [pc, #60]	@ (8006288 <TIM_OC4_SetConfig+0x98>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d109      	bne.n	8006264 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006256:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	019b      	lsls	r3, r3, #6
 800625e:	697a      	ldr	r2, [r7, #20]
 8006260:	4313      	orrs	r3, r2
 8006262:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	697a      	ldr	r2, [r7, #20]
 8006268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	68fa      	ldr	r2, [r7, #12]
 800626e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	685a      	ldr	r2, [r3, #4]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	693a      	ldr	r2, [r7, #16]
 800627c:	621a      	str	r2, [r3, #32]
}
 800627e:	bf00      	nop
 8006280:	371c      	adds	r7, #28
 8006282:	46bd      	mov	sp, r7
 8006284:	bc80      	pop	{r7}
 8006286:	4770      	bx	lr
 8006288:	40012c00 	.word	0x40012c00

0800628c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800628c:	b480      	push	{r7}
 800628e:	b087      	sub	sp, #28
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	6a1b      	ldr	r3, [r3, #32]
 800629c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6a1b      	ldr	r3, [r3, #32]
 80062a2:	f023 0201 	bic.w	r2, r3, #1
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	011b      	lsls	r3, r3, #4
 80062bc:	693a      	ldr	r2, [r7, #16]
 80062be:	4313      	orrs	r3, r2
 80062c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	f023 030a 	bic.w	r3, r3, #10
 80062c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	621a      	str	r2, [r3, #32]
}
 80062de:	bf00      	nop
 80062e0:	371c      	adds	r7, #28
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bc80      	pop	{r7}
 80062e6:	4770      	bx	lr

080062e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b087      	sub	sp, #28
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6a1b      	ldr	r3, [r3, #32]
 80062f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	f023 0210 	bic.w	r2, r3, #16
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	699b      	ldr	r3, [r3, #24]
 800630a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006312:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	031b      	lsls	r3, r3, #12
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	4313      	orrs	r3, r2
 800631c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006324:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	011b      	lsls	r3, r3, #4
 800632a:	697a      	ldr	r2, [r7, #20]
 800632c:	4313      	orrs	r3, r2
 800632e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	693a      	ldr	r2, [r7, #16]
 8006334:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	697a      	ldr	r2, [r7, #20]
 800633a:	621a      	str	r2, [r3, #32]
}
 800633c:	bf00      	nop
 800633e:	371c      	adds	r7, #28
 8006340:	46bd      	mov	sp, r7
 8006342:	bc80      	pop	{r7}
 8006344:	4770      	bx	lr

08006346 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006346:	b480      	push	{r7}
 8006348:	b085      	sub	sp, #20
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
 800634e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800635c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800635e:	683a      	ldr	r2, [r7, #0]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	4313      	orrs	r3, r2
 8006364:	f043 0307 	orr.w	r3, r3, #7
 8006368:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	609a      	str	r2, [r3, #8]
}
 8006370:	bf00      	nop
 8006372:	3714      	adds	r7, #20
 8006374:	46bd      	mov	sp, r7
 8006376:	bc80      	pop	{r7}
 8006378:	4770      	bx	lr

0800637a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800637a:	b480      	push	{r7}
 800637c:	b087      	sub	sp, #28
 800637e:	af00      	add	r7, sp, #0
 8006380:	60f8      	str	r0, [r7, #12]
 8006382:	60b9      	str	r1, [r7, #8]
 8006384:	607a      	str	r2, [r7, #4]
 8006386:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006394:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	021a      	lsls	r2, r3, #8
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	431a      	orrs	r2, r3
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	697a      	ldr	r2, [r7, #20]
 80063ac:	609a      	str	r2, [r3, #8]
}
 80063ae:	bf00      	nop
 80063b0:	371c      	adds	r7, #28
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bc80      	pop	{r7}
 80063b6:	4770      	bx	lr

080063b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b087      	sub	sp, #28
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	f003 031f 	and.w	r3, r3, #31
 80063ca:	2201      	movs	r2, #1
 80063cc:	fa02 f303 	lsl.w	r3, r2, r3
 80063d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6a1a      	ldr	r2, [r3, #32]
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	43db      	mvns	r3, r3
 80063da:	401a      	ands	r2, r3
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6a1a      	ldr	r2, [r3, #32]
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	f003 031f 	and.w	r3, r3, #31
 80063ea:	6879      	ldr	r1, [r7, #4]
 80063ec:	fa01 f303 	lsl.w	r3, r1, r3
 80063f0:	431a      	orrs	r2, r3
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	621a      	str	r2, [r3, #32]
}
 80063f6:	bf00      	nop
 80063f8:	371c      	adds	r7, #28
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bc80      	pop	{r7}
 80063fe:	4770      	bx	lr

08006400 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006400:	b480      	push	{r7}
 8006402:	b085      	sub	sp, #20
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006410:	2b01      	cmp	r3, #1
 8006412:	d101      	bne.n	8006418 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006414:	2302      	movs	r3, #2
 8006416:	e046      	b.n	80064a6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2202      	movs	r2, #2
 8006424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800643e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	4313      	orrs	r3, r2
 8006448:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a16      	ldr	r2, [pc, #88]	@ (80064b0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d00e      	beq.n	800647a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006464:	d009      	beq.n	800647a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a12      	ldr	r2, [pc, #72]	@ (80064b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d004      	beq.n	800647a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a10      	ldr	r2, [pc, #64]	@ (80064b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d10c      	bne.n	8006494 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006480:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	68ba      	ldr	r2, [r7, #8]
 8006488:	4313      	orrs	r3, r2
 800648a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	68ba      	ldr	r2, [r7, #8]
 8006492:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2201      	movs	r2, #1
 8006498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064a4:	2300      	movs	r3, #0
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3714      	adds	r7, #20
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bc80      	pop	{r7}
 80064ae:	4770      	bx	lr
 80064b0:	40012c00 	.word	0x40012c00
 80064b4:	40000400 	.word	0x40000400
 80064b8:	40000800 	.word	0x40000800

080064bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064c4:	bf00      	nop
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bc80      	pop	{r7}
 80064cc:	4770      	bx	lr

080064ce <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064ce:	b480      	push	{r7}
 80064d0:	b083      	sub	sp, #12
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064d6:	bf00      	nop
 80064d8:	370c      	adds	r7, #12
 80064da:	46bd      	mov	sp, r7
 80064dc:	bc80      	pop	{r7}
 80064de:	4770      	bx	lr

080064e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b082      	sub	sp, #8
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d101      	bne.n	80064f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e042      	b.n	8006578 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d106      	bne.n	800650c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2200      	movs	r2, #0
 8006502:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f7fc f8b0 	bl	800266c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2224      	movs	r2, #36	@ 0x24
 8006510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68da      	ldr	r2, [r3, #12]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006522:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 fc75 	bl	8006e14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	691a      	ldr	r2, [r3, #16]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006538:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	695a      	ldr	r2, [r3, #20]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006548:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	68da      	ldr	r2, [r3, #12]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006558:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2220      	movs	r2, #32
 8006564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2220      	movs	r2, #32
 800656c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006576:	2300      	movs	r3, #0
}
 8006578:	4618      	mov	r0, r3
 800657a:	3708      	adds	r7, #8
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}

08006580 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b0ba      	sub	sp, #232	@ 0xe8
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	695b      	ldr	r3, [r3, #20]
 80065a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80065a6:	2300      	movs	r3, #0
 80065a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80065ac:	2300      	movs	r3, #0
 80065ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80065b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065b6:	f003 030f 	and.w	r3, r3, #15
 80065ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80065be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d10f      	bne.n	80065e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065ca:	f003 0320 	and.w	r3, r3, #32
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d009      	beq.n	80065e6 <HAL_UART_IRQHandler+0x66>
 80065d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065d6:	f003 0320 	and.w	r3, r3, #32
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d003      	beq.n	80065e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 fb5a 	bl	8006c98 <UART_Receive_IT>
      return;
 80065e4:	e25b      	b.n	8006a9e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80065e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	f000 80de 	beq.w	80067ac <HAL_UART_IRQHandler+0x22c>
 80065f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065f4:	f003 0301 	and.w	r3, r3, #1
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d106      	bne.n	800660a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80065fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006600:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 80d1 	beq.w	80067ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800660a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800660e:	f003 0301 	and.w	r3, r3, #1
 8006612:	2b00      	cmp	r3, #0
 8006614:	d00b      	beq.n	800662e <HAL_UART_IRQHandler+0xae>
 8006616:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800661a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800661e:	2b00      	cmp	r3, #0
 8006620:	d005      	beq.n	800662e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006626:	f043 0201 	orr.w	r2, r3, #1
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800662e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006632:	f003 0304 	and.w	r3, r3, #4
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00b      	beq.n	8006652 <HAL_UART_IRQHandler+0xd2>
 800663a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800663e:	f003 0301 	and.w	r3, r3, #1
 8006642:	2b00      	cmp	r3, #0
 8006644:	d005      	beq.n	8006652 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800664a:	f043 0202 	orr.w	r2, r3, #2
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006656:	f003 0302 	and.w	r3, r3, #2
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00b      	beq.n	8006676 <HAL_UART_IRQHandler+0xf6>
 800665e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006662:	f003 0301 	and.w	r3, r3, #1
 8006666:	2b00      	cmp	r3, #0
 8006668:	d005      	beq.n	8006676 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800666e:	f043 0204 	orr.w	r2, r3, #4
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800667a:	f003 0308 	and.w	r3, r3, #8
 800667e:	2b00      	cmp	r3, #0
 8006680:	d011      	beq.n	80066a6 <HAL_UART_IRQHandler+0x126>
 8006682:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006686:	f003 0320 	and.w	r3, r3, #32
 800668a:	2b00      	cmp	r3, #0
 800668c:	d105      	bne.n	800669a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800668e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006692:	f003 0301 	and.w	r3, r3, #1
 8006696:	2b00      	cmp	r3, #0
 8006698:	d005      	beq.n	80066a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800669e:	f043 0208 	orr.w	r2, r3, #8
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	f000 81f2 	beq.w	8006a94 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80066b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066b4:	f003 0320 	and.w	r3, r3, #32
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d008      	beq.n	80066ce <HAL_UART_IRQHandler+0x14e>
 80066bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066c0:	f003 0320 	and.w	r3, r3, #32
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d002      	beq.n	80066ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f000 fae5 	bl	8006c98 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	695b      	ldr	r3, [r3, #20]
 80066d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066d8:	2b00      	cmp	r3, #0
 80066da:	bf14      	ite	ne
 80066dc:	2301      	movne	r3, #1
 80066de:	2300      	moveq	r3, #0
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ea:	f003 0308 	and.w	r3, r3, #8
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d103      	bne.n	80066fa <HAL_UART_IRQHandler+0x17a>
 80066f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d04f      	beq.n	800679a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 f9ef 	bl	8006ade <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800670a:	2b00      	cmp	r3, #0
 800670c:	d041      	beq.n	8006792 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3314      	adds	r3, #20
 8006714:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006718:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800671c:	e853 3f00 	ldrex	r3, [r3]
 8006720:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006724:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006728:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800672c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	3314      	adds	r3, #20
 8006736:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800673a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800673e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006742:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006746:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800674a:	e841 2300 	strex	r3, r2, [r1]
 800674e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006752:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1d9      	bne.n	800670e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800675e:	2b00      	cmp	r3, #0
 8006760:	d013      	beq.n	800678a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006766:	4a7e      	ldr	r2, [pc, #504]	@ (8006960 <HAL_UART_IRQHandler+0x3e0>)
 8006768:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800676e:	4618      	mov	r0, r3
 8006770:	f7fd f890 	bl	8003894 <HAL_DMA_Abort_IT>
 8006774:	4603      	mov	r3, r0
 8006776:	2b00      	cmp	r3, #0
 8006778:	d016      	beq.n	80067a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800677e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006780:	687a      	ldr	r2, [r7, #4]
 8006782:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006784:	4610      	mov	r0, r2
 8006786:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006788:	e00e      	b.n	80067a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 f993 	bl	8006ab6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006790:	e00a      	b.n	80067a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 f98f 	bl	8006ab6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006798:	e006      	b.n	80067a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 f98b 	bl	8006ab6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80067a6:	e175      	b.n	8006a94 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067a8:	bf00      	nop
    return;
 80067aa:	e173      	b.n	8006a94 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	f040 814f 	bne.w	8006a54 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80067b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ba:	f003 0310 	and.w	r3, r3, #16
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f000 8148 	beq.w	8006a54 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80067c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067c8:	f003 0310 	and.w	r3, r3, #16
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	f000 8141 	beq.w	8006a54 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80067d2:	2300      	movs	r3, #0
 80067d4:	60bb      	str	r3, [r7, #8]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	60bb      	str	r3, [r7, #8]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	60bb      	str	r3, [r7, #8]
 80067e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	695b      	ldr	r3, [r3, #20]
 80067ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 80b6 	beq.w	8006964 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006804:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006808:	2b00      	cmp	r3, #0
 800680a:	f000 8145 	beq.w	8006a98 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006812:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006816:	429a      	cmp	r2, r3
 8006818:	f080 813e 	bcs.w	8006a98 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006822:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006828:	699b      	ldr	r3, [r3, #24]
 800682a:	2b20      	cmp	r3, #32
 800682c:	f000 8088 	beq.w	8006940 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	330c      	adds	r3, #12
 8006836:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800683e:	e853 3f00 	ldrex	r3, [r3]
 8006842:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006846:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800684a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800684e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	330c      	adds	r3, #12
 8006858:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800685c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006860:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006864:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006868:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800686c:	e841 2300 	strex	r3, r2, [r1]
 8006870:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006874:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1d9      	bne.n	8006830 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	3314      	adds	r3, #20
 8006882:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006884:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006886:	e853 3f00 	ldrex	r3, [r3]
 800688a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800688c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800688e:	f023 0301 	bic.w	r3, r3, #1
 8006892:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	3314      	adds	r3, #20
 800689c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80068a0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80068a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80068a8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80068ac:	e841 2300 	strex	r3, r2, [r1]
 80068b0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80068b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1e1      	bne.n	800687c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	3314      	adds	r3, #20
 80068be:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80068c2:	e853 3f00 	ldrex	r3, [r3]
 80068c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80068c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	3314      	adds	r3, #20
 80068d8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80068dc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80068de:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80068e2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80068e4:	e841 2300 	strex	r3, r2, [r1]
 80068e8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80068ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d1e3      	bne.n	80068b8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2220      	movs	r2, #32
 80068f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	330c      	adds	r3, #12
 8006904:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006906:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006908:	e853 3f00 	ldrex	r3, [r3]
 800690c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800690e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006910:	f023 0310 	bic.w	r3, r3, #16
 8006914:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	330c      	adds	r3, #12
 800691e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006922:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006924:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006926:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006928:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800692a:	e841 2300 	strex	r3, r2, [r1]
 800692e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006930:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1e3      	bne.n	80068fe <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800693a:	4618      	mov	r0, r3
 800693c:	f7fc ff6e 	bl	800381c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2202      	movs	r2, #2
 8006944:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800694e:	b29b      	uxth	r3, r3
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	b29b      	uxth	r3, r3
 8006954:	4619      	mov	r1, r3
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f000 f8b6 	bl	8006ac8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800695c:	e09c      	b.n	8006a98 <HAL_UART_IRQHandler+0x518>
 800695e:	bf00      	nop
 8006960:	08006ba3 	.word	0x08006ba3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800696c:	b29b      	uxth	r3, r3
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006978:	b29b      	uxth	r3, r3
 800697a:	2b00      	cmp	r3, #0
 800697c:	f000 808e 	beq.w	8006a9c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006980:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006984:	2b00      	cmp	r3, #0
 8006986:	f000 8089 	beq.w	8006a9c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	330c      	adds	r3, #12
 8006990:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006994:	e853 3f00 	ldrex	r3, [r3]
 8006998:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800699a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800699c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	330c      	adds	r3, #12
 80069aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80069ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80069b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069b6:	e841 2300 	strex	r3, r2, [r1]
 80069ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80069bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1e3      	bne.n	800698a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	3314      	adds	r3, #20
 80069c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069cc:	e853 3f00 	ldrex	r3, [r3]
 80069d0:	623b      	str	r3, [r7, #32]
   return(result);
 80069d2:	6a3b      	ldr	r3, [r7, #32]
 80069d4:	f023 0301 	bic.w	r3, r3, #1
 80069d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	3314      	adds	r3, #20
 80069e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80069e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80069e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069ee:	e841 2300 	strex	r3, r2, [r1]
 80069f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d1e3      	bne.n	80069c2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2220      	movs	r2, #32
 80069fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	330c      	adds	r3, #12
 8006a0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	e853 3f00 	ldrex	r3, [r3]
 8006a16:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f023 0310 	bic.w	r3, r3, #16
 8006a1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	330c      	adds	r3, #12
 8006a28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006a2c:	61fa      	str	r2, [r7, #28]
 8006a2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a30:	69b9      	ldr	r1, [r7, #24]
 8006a32:	69fa      	ldr	r2, [r7, #28]
 8006a34:	e841 2300 	strex	r3, r2, [r1]
 8006a38:	617b      	str	r3, [r7, #20]
   return(result);
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d1e3      	bne.n	8006a08 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2202      	movs	r2, #2
 8006a44:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f000 f83b 	bl	8006ac8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006a52:	e023      	b.n	8006a9c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006a54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d009      	beq.n	8006a74 <HAL_UART_IRQHandler+0x4f4>
 8006a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d003      	beq.n	8006a74 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 f8ac 	bl	8006bca <UART_Transmit_IT>
    return;
 8006a72:	e014      	b.n	8006a9e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006a74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00e      	beq.n	8006a9e <HAL_UART_IRQHandler+0x51e>
 8006a80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d008      	beq.n	8006a9e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 f8eb 	bl	8006c68 <UART_EndTransmit_IT>
    return;
 8006a92:	e004      	b.n	8006a9e <HAL_UART_IRQHandler+0x51e>
    return;
 8006a94:	bf00      	nop
 8006a96:	e002      	b.n	8006a9e <HAL_UART_IRQHandler+0x51e>
      return;
 8006a98:	bf00      	nop
 8006a9a:	e000      	b.n	8006a9e <HAL_UART_IRQHandler+0x51e>
      return;
 8006a9c:	bf00      	nop
  }
}
 8006a9e:	37e8      	adds	r7, #232	@ 0xe8
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006aac:	bf00      	nop
 8006aae:	370c      	adds	r7, #12
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bc80      	pop	{r7}
 8006ab4:	4770      	bx	lr

08006ab6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ab6:	b480      	push	{r7}
 8006ab8:	b083      	sub	sp, #12
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006abe:	bf00      	nop
 8006ac0:	370c      	adds	r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bc80      	pop	{r7}
 8006ac6:	4770      	bx	lr

08006ac8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b083      	sub	sp, #12
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ad4:	bf00      	nop
 8006ad6:	370c      	adds	r7, #12
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bc80      	pop	{r7}
 8006adc:	4770      	bx	lr

08006ade <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ade:	b480      	push	{r7}
 8006ae0:	b095      	sub	sp, #84	@ 0x54
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	330c      	adds	r3, #12
 8006aec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006af0:	e853 3f00 	ldrex	r3, [r3]
 8006af4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006afc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	330c      	adds	r3, #12
 8006b04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b06:	643a      	str	r2, [r7, #64]	@ 0x40
 8006b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b0e:	e841 2300 	strex	r3, r2, [r1]
 8006b12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d1e5      	bne.n	8006ae6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	3314      	adds	r3, #20
 8006b20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b22:	6a3b      	ldr	r3, [r7, #32]
 8006b24:	e853 3f00 	ldrex	r3, [r3]
 8006b28:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	f023 0301 	bic.w	r3, r3, #1
 8006b30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	3314      	adds	r3, #20
 8006b38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b42:	e841 2300 	strex	r3, r2, [r1]
 8006b46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1e5      	bne.n	8006b1a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d119      	bne.n	8006b8a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	330c      	adds	r3, #12
 8006b5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	e853 3f00 	ldrex	r3, [r3]
 8006b64:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	f023 0310 	bic.w	r3, r3, #16
 8006b6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	330c      	adds	r3, #12
 8006b74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b76:	61ba      	str	r2, [r7, #24]
 8006b78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7a:	6979      	ldr	r1, [r7, #20]
 8006b7c:	69ba      	ldr	r2, [r7, #24]
 8006b7e:	e841 2300 	strex	r3, r2, [r1]
 8006b82:	613b      	str	r3, [r7, #16]
   return(result);
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1e5      	bne.n	8006b56 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006b98:	bf00      	nop
 8006b9a:	3754      	adds	r7, #84	@ 0x54
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bc80      	pop	{r7}
 8006ba0:	4770      	bx	lr

08006ba2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ba2:	b580      	push	{r7, lr}
 8006ba4:	b084      	sub	sp, #16
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	f7ff ff7a 	bl	8006ab6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bc2:	bf00      	nop
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006bca:	b480      	push	{r7}
 8006bcc:	b085      	sub	sp, #20
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	2b21      	cmp	r3, #33	@ 0x21
 8006bdc:	d13e      	bne.n	8006c5c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006be6:	d114      	bne.n	8006c12 <UART_Transmit_IT+0x48>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	691b      	ldr	r3, [r3, #16]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d110      	bne.n	8006c12 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6a1b      	ldr	r3, [r3, #32]
 8006bf4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	881b      	ldrh	r3, [r3, #0]
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c04:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6a1b      	ldr	r3, [r3, #32]
 8006c0a:	1c9a      	adds	r2, r3, #2
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	621a      	str	r2, [r3, #32]
 8006c10:	e008      	b.n	8006c24 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6a1b      	ldr	r3, [r3, #32]
 8006c16:	1c59      	adds	r1, r3, #1
 8006c18:	687a      	ldr	r2, [r7, #4]
 8006c1a:	6211      	str	r1, [r2, #32]
 8006c1c:	781a      	ldrb	r2, [r3, #0]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	4619      	mov	r1, r3
 8006c32:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d10f      	bne.n	8006c58 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	68da      	ldr	r2, [r3, #12]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c46:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68da      	ldr	r2, [r3, #12]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c56:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	e000      	b.n	8006c5e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c5c:	2302      	movs	r3, #2
  }
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3714      	adds	r7, #20
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bc80      	pop	{r7}
 8006c66:	4770      	bx	lr

08006c68 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68da      	ldr	r2, [r3, #12]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c7e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2220      	movs	r2, #32
 8006c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f003 fc1b 	bl	800a4c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3708      	adds	r7, #8
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b08c      	sub	sp, #48	@ 0x30
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	2b22      	cmp	r3, #34	@ 0x22
 8006caa:	f040 80ae 	bne.w	8006e0a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cb6:	d117      	bne.n	8006ce8 <UART_Receive_IT+0x50>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	691b      	ldr	r3, [r3, #16]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d113      	bne.n	8006ce8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cd6:	b29a      	uxth	r2, r3
 8006cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cda:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce0:	1c9a      	adds	r2, r3, #2
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ce6:	e026      	b.n	8006d36 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cfa:	d007      	beq.n	8006d0c <UART_Receive_IT+0x74>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d10a      	bne.n	8006d1a <UART_Receive_IT+0x82>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	691b      	ldr	r3, [r3, #16]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d106      	bne.n	8006d1a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d16:	701a      	strb	r2, [r3, #0]
 8006d18:	e008      	b.n	8006d2c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d26:	b2da      	uxtb	r2, r3
 8006d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d2a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d30:	1c5a      	adds	r2, r3, #1
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	4619      	mov	r1, r3
 8006d44:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d15d      	bne.n	8006e06 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	68da      	ldr	r2, [r3, #12]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f022 0220 	bic.w	r2, r2, #32
 8006d58:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	68da      	ldr	r2, [r3, #12]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	695a      	ldr	r2, [r3, #20]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f022 0201 	bic.w	r2, r2, #1
 8006d78:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2220      	movs	r2, #32
 8006d7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d135      	bne.n	8006dfc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	330c      	adds	r3, #12
 8006d9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	e853 3f00 	ldrex	r3, [r3]
 8006da4:	613b      	str	r3, [r7, #16]
   return(result);
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	f023 0310 	bic.w	r3, r3, #16
 8006dac:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	330c      	adds	r3, #12
 8006db4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006db6:	623a      	str	r2, [r7, #32]
 8006db8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dba:	69f9      	ldr	r1, [r7, #28]
 8006dbc:	6a3a      	ldr	r2, [r7, #32]
 8006dbe:	e841 2300 	strex	r3, r2, [r1]
 8006dc2:	61bb      	str	r3, [r7, #24]
   return(result);
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d1e5      	bne.n	8006d96 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f003 0310 	and.w	r3, r3, #16
 8006dd4:	2b10      	cmp	r3, #16
 8006dd6:	d10a      	bne.n	8006dee <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dd8:	2300      	movs	r3, #0
 8006dda:	60fb      	str	r3, [r7, #12]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	60fb      	str	r3, [r7, #12]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	60fb      	str	r3, [r7, #12]
 8006dec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006df2:	4619      	mov	r1, r3
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f7ff fe67 	bl	8006ac8 <HAL_UARTEx_RxEventCallback>
 8006dfa:	e002      	b.n	8006e02 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f7ff fe51 	bl	8006aa4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e02:	2300      	movs	r3, #0
 8006e04:	e002      	b.n	8006e0c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006e06:	2300      	movs	r3, #0
 8006e08:	e000      	b.n	8006e0c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006e0a:	2302      	movs	r3, #2
  }
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3730      	adds	r7, #48	@ 0x30
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}

08006e14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	691b      	ldr	r3, [r3, #16]
 8006e22:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	68da      	ldr	r2, [r3, #12]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	430a      	orrs	r2, r1
 8006e30:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	689a      	ldr	r2, [r3, #8]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	431a      	orrs	r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	695b      	ldr	r3, [r3, #20]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006e4e:	f023 030c 	bic.w	r3, r3, #12
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	6812      	ldr	r2, [r2, #0]
 8006e56:	68b9      	ldr	r1, [r7, #8]
 8006e58:	430b      	orrs	r3, r1
 8006e5a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	699a      	ldr	r2, [r3, #24]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	430a      	orrs	r2, r1
 8006e70:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a2c      	ldr	r2, [pc, #176]	@ (8006f28 <UART_SetConfig+0x114>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d103      	bne.n	8006e84 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006e7c:	f7fd fc48 	bl	8004710 <HAL_RCC_GetPCLK2Freq>
 8006e80:	60f8      	str	r0, [r7, #12]
 8006e82:	e002      	b.n	8006e8a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006e84:	f7fd fc30 	bl	80046e8 <HAL_RCC_GetPCLK1Freq>
 8006e88:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	4613      	mov	r3, r2
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	4413      	add	r3, r2
 8006e92:	009a      	lsls	r2, r3, #2
 8006e94:	441a      	add	r2, r3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea0:	4a22      	ldr	r2, [pc, #136]	@ (8006f2c <UART_SetConfig+0x118>)
 8006ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ea6:	095b      	lsrs	r3, r3, #5
 8006ea8:	0119      	lsls	r1, r3, #4
 8006eaa:	68fa      	ldr	r2, [r7, #12]
 8006eac:	4613      	mov	r3, r2
 8006eae:	009b      	lsls	r3, r3, #2
 8006eb0:	4413      	add	r3, r2
 8006eb2:	009a      	lsls	r2, r3, #2
 8006eb4:	441a      	add	r2, r3
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ec0:	4b1a      	ldr	r3, [pc, #104]	@ (8006f2c <UART_SetConfig+0x118>)
 8006ec2:	fba3 0302 	umull	r0, r3, r3, r2
 8006ec6:	095b      	lsrs	r3, r3, #5
 8006ec8:	2064      	movs	r0, #100	@ 0x64
 8006eca:	fb00 f303 	mul.w	r3, r0, r3
 8006ece:	1ad3      	subs	r3, r2, r3
 8006ed0:	011b      	lsls	r3, r3, #4
 8006ed2:	3332      	adds	r3, #50	@ 0x32
 8006ed4:	4a15      	ldr	r2, [pc, #84]	@ (8006f2c <UART_SetConfig+0x118>)
 8006ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8006eda:	095b      	lsrs	r3, r3, #5
 8006edc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ee0:	4419      	add	r1, r3
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	4413      	add	r3, r2
 8006eea:	009a      	lsls	r2, r3, #2
 8006eec:	441a      	add	r2, r3
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	009b      	lsls	r3, r3, #2
 8006ef4:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8006f2c <UART_SetConfig+0x118>)
 8006efa:	fba3 0302 	umull	r0, r3, r3, r2
 8006efe:	095b      	lsrs	r3, r3, #5
 8006f00:	2064      	movs	r0, #100	@ 0x64
 8006f02:	fb00 f303 	mul.w	r3, r0, r3
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	011b      	lsls	r3, r3, #4
 8006f0a:	3332      	adds	r3, #50	@ 0x32
 8006f0c:	4a07      	ldr	r2, [pc, #28]	@ (8006f2c <UART_SetConfig+0x118>)
 8006f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f12:	095b      	lsrs	r3, r3, #5
 8006f14:	f003 020f 	and.w	r2, r3, #15
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	440a      	add	r2, r1
 8006f1e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006f20:	bf00      	nop
 8006f22:	3710      	adds	r7, #16
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}
 8006f28:	40013800 	.word	0x40013800
 8006f2c:	51eb851f 	.word	0x51eb851f

08006f30 <ServoStartInit>:
 *
 * -   0  .
 * -  .
 */

void ServoStartInit(TIM_HandleTypeDef *htim, uint32_t Channel){
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
	switch (Channel){
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	2b0c      	cmp	r3, #12
 8006f3e:	d835      	bhi.n	8006fac <ServoStartInit+0x7c>
 8006f40:	a201      	add	r2, pc, #4	@ (adr r2, 8006f48 <ServoStartInit+0x18>)
 8006f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f46:	bf00      	nop
 8006f48:	08006f7d 	.word	0x08006f7d
 8006f4c:	08006fad 	.word	0x08006fad
 8006f50:	08006fad 	.word	0x08006fad
 8006f54:	08006fad 	.word	0x08006fad
 8006f58:	08006f89 	.word	0x08006f89
 8006f5c:	08006fad 	.word	0x08006fad
 8006f60:	08006fad 	.word	0x08006fad
 8006f64:	08006fad 	.word	0x08006fad
 8006f68:	08006f95 	.word	0x08006f95
 8006f6c:	08006fad 	.word	0x08006fad
 8006f70:	08006fad 	.word	0x08006fad
 8006f74:	08006fad 	.word	0x08006fad
 8006f78:	08006fa1 	.word	0x08006fa1
		case TIM_CHANNEL_1 : {
			htim->Instance->CCR1 = SERV_ZERO;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f241 02fe 	movw	r2, #4350	@ 0x10fe
 8006f84:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 8006f86:	e011      	b.n	8006fac <ServoStartInit+0x7c>
		}
		case TIM_CHANNEL_2 : {
			htim->Instance->CCR2 = SERV_ZERO;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f241 02fe 	movw	r2, #4350	@ 0x10fe
 8006f90:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 8006f92:	e00b      	b.n	8006fac <ServoStartInit+0x7c>
		}
		case TIM_CHANNEL_3 : {
			htim->Instance->CCR3 = SERV_ZERO;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f241 02fe 	movw	r2, #4350	@ 0x10fe
 8006f9c:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 8006f9e:	e005      	b.n	8006fac <ServoStartInit+0x7c>
		}
		case TIM_CHANNEL_4 : {
			htim->Instance->CCR4 = SERV_ZERO;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f241 02fe 	movw	r2, #4350	@ 0x10fe
 8006fa8:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8006faa:	bf00      	nop
		}
	}
	HAL_TIM_PWM_Start(htim, Channel);
 8006fac:	6839      	ldr	r1, [r7, #0]
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f7fe fbd2 	bl	8005758 <HAL_TIM_PWM_Start>
}
 8006fb4:	bf00      	nop
 8006fb6:	3708      	adds	r7, #8
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <SteeringWheel>:
 * 	-   
 * 	-  .
 *  -   .
 */

void SteeringWheel(TIM_HandleTypeDef *htim, uint32_t Channel, int8_t TurnNum){
 8006fbc:	b480      	push	{r7}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	4613      	mov	r3, r2
 8006fc8:	71fb      	strb	r3, [r7, #7]
	int32_t ServoNumber = SERV_ZERO;
 8006fca:	f241 03fe 	movw	r3, #4350	@ 0x10fe
 8006fce:	617b      	str	r3, [r7, #20]
	ServoNumber = SERV_ZERO+(TurnNum*SERV_PITCH);
 8006fd0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	009b      	lsls	r3, r3, #2
 8006fd8:	4413      	add	r3, r2
 8006fda:	009a      	lsls	r2, r3, #2
 8006fdc:	4413      	add	r3, r2
 8006fde:	f503 5387 	add.w	r3, r3, #4320	@ 0x10e0
 8006fe2:	331e      	adds	r3, #30
 8006fe4:	617b      	str	r3, [r7, #20]
//	else {
//		ServoNumber += TurnNum * SERV_PITCH;
//		ServoNumber < SERV_MINUS_90 ? ServoNumber = SERV_MINUS_90 : ServoNumber;
//	}

	switch (Channel){
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	2b0c      	cmp	r3, #12
 8006fea:	d831      	bhi.n	8007050 <SteeringWheel+0x94>
 8006fec:	a201      	add	r2, pc, #4	@ (adr r2, 8006ff4 <SteeringWheel+0x38>)
 8006fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ff2:	bf00      	nop
 8006ff4:	08007029 	.word	0x08007029
 8006ff8:	08007051 	.word	0x08007051
 8006ffc:	08007051 	.word	0x08007051
 8007000:	08007051 	.word	0x08007051
 8007004:	08007033 	.word	0x08007033
 8007008:	08007051 	.word	0x08007051
 800700c:	08007051 	.word	0x08007051
 8007010:	08007051 	.word	0x08007051
 8007014:	0800703d 	.word	0x0800703d
 8007018:	08007051 	.word	0x08007051
 800701c:	08007051 	.word	0x08007051
 8007020:	08007051 	.word	0x08007051
 8007024:	08007047 	.word	0x08007047
			case TIM_CHANNEL_1 : {
				htim->Instance->CCR1 = ServoNumber;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	635a      	str	r2, [r3, #52]	@ 0x34
				break;
 8007030:	e00e      	b.n	8007050 <SteeringWheel+0x94>
			}
			case TIM_CHANNEL_2 : {
				htim->Instance->CCR2 = ServoNumber;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	697a      	ldr	r2, [r7, #20]
 8007038:	639a      	str	r2, [r3, #56]	@ 0x38
				break;
 800703a:	e009      	b.n	8007050 <SteeringWheel+0x94>
			}
			case TIM_CHANNEL_3 : {
				htim->Instance->CCR3 = ServoNumber;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	697a      	ldr	r2, [r7, #20]
 8007042:	63da      	str	r2, [r3, #60]	@ 0x3c
				break;
 8007044:	e004      	b.n	8007050 <SteeringWheel+0x94>
			}
			case TIM_CHANNEL_4 : {
				htim->Instance->CCR4 = ServoNumber;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	697a      	ldr	r2, [r7, #20]
 800704c:	641a      	str	r2, [r3, #64]	@ 0x40
				break;
 800704e:	bf00      	nop
			}
		}
}
 8007050:	bf00      	nop
 8007052:	371c      	adds	r7, #28
 8007054:	46bd      	mov	sp, r7
 8007056:	bc80      	pop	{r7}
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop

0800705c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	4603      	mov	r3, r0
 8007064:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007066:	2300      	movs	r3, #0
 8007068:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800706a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800706e:	2b84      	cmp	r3, #132	@ 0x84
 8007070:	d005      	beq.n	800707e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007072:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	4413      	add	r3, r2
 800707a:	3303      	adds	r3, #3
 800707c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800707e:	68fb      	ldr	r3, [r7, #12]
}
 8007080:	4618      	mov	r0, r3
 8007082:	3714      	adds	r7, #20
 8007084:	46bd      	mov	sp, r7
 8007086:	bc80      	pop	{r7}
 8007088:	4770      	bx	lr

0800708a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800708a:	b480      	push	{r7}
 800708c:	b083      	sub	sp, #12
 800708e:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007090:	f3ef 8305 	mrs	r3, IPSR
 8007094:	607b      	str	r3, [r7, #4]
  return(result);
 8007096:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007098:	2b00      	cmp	r3, #0
 800709a:	bf14      	ite	ne
 800709c:	2301      	movne	r3, #1
 800709e:	2300      	moveq	r3, #0
 80070a0:	b2db      	uxtb	r3, r3
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	370c      	adds	r7, #12
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bc80      	pop	{r7}
 80070aa:	4770      	bx	lr

080070ac <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80070b0:	f001 fa2a 	bl	8008508 <vTaskStartScheduler>
  
  return osOK;
 80070b4:	2300      	movs	r3, #0
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	bd80      	pop	{r7, pc}

080070ba <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80070ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070bc:	b089      	sub	sp, #36	@ 0x24
 80070be:	af04      	add	r7, sp, #16
 80070c0:	6078      	str	r0, [r7, #4]
 80070c2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	695b      	ldr	r3, [r3, #20]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d020      	beq.n	800710e <osThreadCreate+0x54>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d01c      	beq.n	800710e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	685c      	ldr	r4, [r3, #4]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	691e      	ldr	r6, [r3, #16]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7ff ffb8 	bl	800705c <makeFreeRtosPriority>
 80070ec:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	695b      	ldr	r3, [r3, #20]
 80070f2:	687a      	ldr	r2, [r7, #4]
 80070f4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80070f6:	9202      	str	r2, [sp, #8]
 80070f8:	9301      	str	r3, [sp, #4]
 80070fa:	9100      	str	r1, [sp, #0]
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	4632      	mov	r2, r6
 8007100:	4629      	mov	r1, r5
 8007102:	4620      	mov	r0, r4
 8007104:	f000 fef7 	bl	8007ef6 <xTaskCreateStatic>
 8007108:	4603      	mov	r3, r0
 800710a:	60fb      	str	r3, [r7, #12]
 800710c:	e01c      	b.n	8007148 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	685c      	ldr	r4, [r3, #4]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800711a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007122:	4618      	mov	r0, r3
 8007124:	f7ff ff9a 	bl	800705c <makeFreeRtosPriority>
 8007128:	4602      	mov	r2, r0
 800712a:	f107 030c 	add.w	r3, r7, #12
 800712e:	9301      	str	r3, [sp, #4]
 8007130:	9200      	str	r2, [sp, #0]
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	4632      	mov	r2, r6
 8007136:	4629      	mov	r1, r5
 8007138:	4620      	mov	r0, r4
 800713a:	f000 ff3c 	bl	8007fb6 <xTaskCreate>
 800713e:	4603      	mov	r3, r0
 8007140:	2b01      	cmp	r3, #1
 8007142:	d001      	beq.n	8007148 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007144:	2300      	movs	r3, #0
 8007146:	e000      	b.n	800714a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007148:	68fb      	ldr	r3, [r7, #12]
}
 800714a:	4618      	mov	r0, r3
 800714c:	3714      	adds	r7, #20
 800714e:	46bd      	mov	sp, r7
 8007150:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007152 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007152:	b580      	push	{r7, lr}
 8007154:	b084      	sub	sp, #16
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d001      	beq.n	8007168 <osDelay+0x16>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	e000      	b.n	800716a <osDelay+0x18>
 8007168:	2301      	movs	r3, #1
 800716a:	4618      	mov	r0, r3
 800716c:	f001 f872 	bl	8008254 <vTaskDelay>
  
  return osOK;
 8007170:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007172:	4618      	mov	r0, r3
 8007174:	3710      	adds	r7, #16
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800717a:	b580      	push	{r7, lr}
 800717c:	b086      	sub	sp, #24
 800717e:	af02      	add	r7, sp, #8
 8007180:	6078      	str	r0, [r7, #4]
 8007182:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00f      	beq.n	80071ac <osSemaphoreCreate+0x32>
    if (count == 1) {
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	2b01      	cmp	r3, #1
 8007190:	d10a      	bne.n	80071a8 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	2203      	movs	r2, #3
 8007198:	9200      	str	r2, [sp, #0]
 800719a:	2200      	movs	r2, #0
 800719c:	2100      	movs	r1, #0
 800719e:	2001      	movs	r0, #1
 80071a0:	f000 f986 	bl	80074b0 <xQueueGenericCreateStatic>
 80071a4:	4603      	mov	r3, r0
 80071a6:	e016      	b.n	80071d6 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80071a8:	2300      	movs	r3, #0
 80071aa:	e014      	b.n	80071d6 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	2b01      	cmp	r3, #1
 80071b0:	d110      	bne.n	80071d4 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80071b2:	2203      	movs	r2, #3
 80071b4:	2100      	movs	r1, #0
 80071b6:	2001      	movs	r0, #1
 80071b8:	f000 f9f7 	bl	80075aa <xQueueGenericCreate>
 80071bc:	60f8      	str	r0, [r7, #12]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d005      	beq.n	80071d0 <osSemaphoreCreate+0x56>
 80071c4:	2300      	movs	r3, #0
 80071c6:	2200      	movs	r2, #0
 80071c8:	2100      	movs	r1, #0
 80071ca:	68f8      	ldr	r0, [r7, #12]
 80071cc:	f000 fa48 	bl	8007660 <xQueueGenericSend>
      return sema;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	e000      	b.n	80071d6 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80071d4:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3710      	adds	r7, #16
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
	...

080071e0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80071ea:	2300      	movs	r3, #0
 80071ec:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d101      	bne.n	80071f8 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80071f4:	2380      	movs	r3, #128	@ 0x80
 80071f6:	e03a      	b.n	800726e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80071f8:	2300      	movs	r3, #0
 80071fa:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007202:	d103      	bne.n	800720c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8007204:	f04f 33ff 	mov.w	r3, #4294967295
 8007208:	60fb      	str	r3, [r7, #12]
 800720a:	e009      	b.n	8007220 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d006      	beq.n	8007220 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d101      	bne.n	8007220 <osSemaphoreWait+0x40>
      ticks = 1;
 800721c:	2301      	movs	r3, #1
 800721e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8007220:	f7ff ff33 	bl	800708a <inHandlerMode>
 8007224:	4603      	mov	r3, r0
 8007226:	2b00      	cmp	r3, #0
 8007228:	d017      	beq.n	800725a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800722a:	f107 0308 	add.w	r3, r7, #8
 800722e:	461a      	mov	r2, r3
 8007230:	2100      	movs	r1, #0
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f000 fcb6 	bl	8007ba4 <xQueueReceiveFromISR>
 8007238:	4603      	mov	r3, r0
 800723a:	2b01      	cmp	r3, #1
 800723c:	d001      	beq.n	8007242 <osSemaphoreWait+0x62>
      return osErrorOS;
 800723e:	23ff      	movs	r3, #255	@ 0xff
 8007240:	e015      	b.n	800726e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d011      	beq.n	800726c <osSemaphoreWait+0x8c>
 8007248:	4b0b      	ldr	r3, [pc, #44]	@ (8007278 <osSemaphoreWait+0x98>)
 800724a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800724e:	601a      	str	r2, [r3, #0]
 8007250:	f3bf 8f4f 	dsb	sy
 8007254:	f3bf 8f6f 	isb	sy
 8007258:	e008      	b.n	800726c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800725a:	68f9      	ldr	r1, [r7, #12]
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 fb91 	bl	8007984 <xQueueSemaphoreTake>
 8007262:	4603      	mov	r3, r0
 8007264:	2b01      	cmp	r3, #1
 8007266:	d001      	beq.n	800726c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8007268:	23ff      	movs	r3, #255	@ 0xff
 800726a:	e000      	b.n	800726e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800726c:	2300      	movs	r3, #0
}
 800726e:	4618      	mov	r0, r3
 8007270:	3710      	adds	r7, #16
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	e000ed04 	.word	0xe000ed04

0800727c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f103 0208 	add.w	r2, r3, #8
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f04f 32ff 	mov.w	r2, #4294967295
 8007294:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f103 0208 	add.w	r2, r3, #8
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f103 0208 	add.w	r2, r3, #8
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bc80      	pop	{r7}
 80072b8:	4770      	bx	lr

080072ba <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80072ba:	b480      	push	{r7}
 80072bc:	b083      	sub	sp, #12
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bc80      	pop	{r7}
 80072d0:	4770      	bx	lr

080072d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80072d2:	b480      	push	{r7}
 80072d4:	b085      	sub	sp, #20
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	6078      	str	r0, [r7, #4]
 80072da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	68fa      	ldr	r2, [r7, #12]
 80072e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	689a      	ldr	r2, [r3, #8]
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	683a      	ldr	r2, [r7, #0]
 80072f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	683a      	ldr	r2, [r7, #0]
 80072fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	1c5a      	adds	r2, r3, #1
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	601a      	str	r2, [r3, #0]
}
 800730e:	bf00      	nop
 8007310:	3714      	adds	r7, #20
 8007312:	46bd      	mov	sp, r7
 8007314:	bc80      	pop	{r7}
 8007316:	4770      	bx	lr

08007318 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800732e:	d103      	bne.n	8007338 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	691b      	ldr	r3, [r3, #16]
 8007334:	60fb      	str	r3, [r7, #12]
 8007336:	e00c      	b.n	8007352 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	3308      	adds	r3, #8
 800733c:	60fb      	str	r3, [r7, #12]
 800733e:	e002      	b.n	8007346 <vListInsert+0x2e>
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	60fb      	str	r3, [r7, #12]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	68ba      	ldr	r2, [r7, #8]
 800734e:	429a      	cmp	r2, r3
 8007350:	d2f6      	bcs.n	8007340 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	685a      	ldr	r2, [r3, #4]
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	683a      	ldr	r2, [r7, #0]
 8007360:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	683a      	ldr	r2, [r7, #0]
 800736c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	1c5a      	adds	r2, r3, #1
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	601a      	str	r2, [r3, #0]
}
 800737e:	bf00      	nop
 8007380:	3714      	adds	r7, #20
 8007382:	46bd      	mov	sp, r7
 8007384:	bc80      	pop	{r7}
 8007386:	4770      	bx	lr

08007388 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	691b      	ldr	r3, [r3, #16]
 8007394:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	6892      	ldr	r2, [r2, #8]
 800739e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	6852      	ldr	r2, [r2, #4]
 80073a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d103      	bne.n	80073bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	689a      	ldr	r2, [r3, #8]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2200      	movs	r2, #0
 80073c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	1e5a      	subs	r2, r3, #1
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3714      	adds	r7, #20
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bc80      	pop	{r7}
 80073d8:	4770      	bx	lr
	...

080073dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d10b      	bne.n	8007408 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80073f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f4:	f383 8811 	msr	BASEPRI, r3
 80073f8:	f3bf 8f6f 	isb	sy
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007402:	bf00      	nop
 8007404:	bf00      	nop
 8007406:	e7fd      	b.n	8007404 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007408:	f001 ffb0 	bl	800936c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007414:	68f9      	ldr	r1, [r7, #12]
 8007416:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007418:	fb01 f303 	mul.w	r3, r1, r3
 800741c:	441a      	add	r2, r3
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681a      	ldr	r2, [r3, #0]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007438:	3b01      	subs	r3, #1
 800743a:	68f9      	ldr	r1, [r7, #12]
 800743c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800743e:	fb01 f303 	mul.w	r3, r1, r3
 8007442:	441a      	add	r2, r3
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	22ff      	movs	r2, #255	@ 0xff
 800744c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	22ff      	movs	r2, #255	@ 0xff
 8007454:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d114      	bne.n	8007488 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	691b      	ldr	r3, [r3, #16]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d01a      	beq.n	800749c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	3310      	adds	r3, #16
 800746a:	4618      	mov	r0, r3
 800746c:	f001 faa4 	bl	80089b8 <xTaskRemoveFromEventList>
 8007470:	4603      	mov	r3, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d012      	beq.n	800749c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007476:	4b0d      	ldr	r3, [pc, #52]	@ (80074ac <xQueueGenericReset+0xd0>)
 8007478:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800747c:	601a      	str	r2, [r3, #0]
 800747e:	f3bf 8f4f 	dsb	sy
 8007482:	f3bf 8f6f 	isb	sy
 8007486:	e009      	b.n	800749c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	3310      	adds	r3, #16
 800748c:	4618      	mov	r0, r3
 800748e:	f7ff fef5 	bl	800727c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	3324      	adds	r3, #36	@ 0x24
 8007496:	4618      	mov	r0, r3
 8007498:	f7ff fef0 	bl	800727c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800749c:	f001 ff96 	bl	80093cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80074a0:	2301      	movs	r3, #1
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3710      	adds	r7, #16
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop
 80074ac:	e000ed04 	.word	0xe000ed04

080074b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b08e      	sub	sp, #56	@ 0x38
 80074b4:	af02      	add	r7, sp, #8
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	60b9      	str	r1, [r7, #8]
 80074ba:	607a      	str	r2, [r7, #4]
 80074bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d10b      	bne.n	80074dc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80074c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074c8:	f383 8811 	msr	BASEPRI, r3
 80074cc:	f3bf 8f6f 	isb	sy
 80074d0:	f3bf 8f4f 	dsb	sy
 80074d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80074d6:	bf00      	nop
 80074d8:	bf00      	nop
 80074da:	e7fd      	b.n	80074d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d10b      	bne.n	80074fa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80074e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e6:	f383 8811 	msr	BASEPRI, r3
 80074ea:	f3bf 8f6f 	isb	sy
 80074ee:	f3bf 8f4f 	dsb	sy
 80074f2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80074f4:	bf00      	nop
 80074f6:	bf00      	nop
 80074f8:	e7fd      	b.n	80074f6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d002      	beq.n	8007506 <xQueueGenericCreateStatic+0x56>
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d001      	beq.n	800750a <xQueueGenericCreateStatic+0x5a>
 8007506:	2301      	movs	r3, #1
 8007508:	e000      	b.n	800750c <xQueueGenericCreateStatic+0x5c>
 800750a:	2300      	movs	r3, #0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d10b      	bne.n	8007528 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007514:	f383 8811 	msr	BASEPRI, r3
 8007518:	f3bf 8f6f 	isb	sy
 800751c:	f3bf 8f4f 	dsb	sy
 8007520:	623b      	str	r3, [r7, #32]
}
 8007522:	bf00      	nop
 8007524:	bf00      	nop
 8007526:	e7fd      	b.n	8007524 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d102      	bne.n	8007534 <xQueueGenericCreateStatic+0x84>
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d101      	bne.n	8007538 <xQueueGenericCreateStatic+0x88>
 8007534:	2301      	movs	r3, #1
 8007536:	e000      	b.n	800753a <xQueueGenericCreateStatic+0x8a>
 8007538:	2300      	movs	r3, #0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d10b      	bne.n	8007556 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800753e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007542:	f383 8811 	msr	BASEPRI, r3
 8007546:	f3bf 8f6f 	isb	sy
 800754a:	f3bf 8f4f 	dsb	sy
 800754e:	61fb      	str	r3, [r7, #28]
}
 8007550:	bf00      	nop
 8007552:	bf00      	nop
 8007554:	e7fd      	b.n	8007552 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007556:	2348      	movs	r3, #72	@ 0x48
 8007558:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	2b48      	cmp	r3, #72	@ 0x48
 800755e:	d00b      	beq.n	8007578 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007564:	f383 8811 	msr	BASEPRI, r3
 8007568:	f3bf 8f6f 	isb	sy
 800756c:	f3bf 8f4f 	dsb	sy
 8007570:	61bb      	str	r3, [r7, #24]
}
 8007572:	bf00      	nop
 8007574:	bf00      	nop
 8007576:	e7fd      	b.n	8007574 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007578:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800757e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007580:	2b00      	cmp	r3, #0
 8007582:	d00d      	beq.n	80075a0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007586:	2201      	movs	r2, #1
 8007588:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800758c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007592:	9300      	str	r3, [sp, #0]
 8007594:	4613      	mov	r3, r2
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	68b9      	ldr	r1, [r7, #8]
 800759a:	68f8      	ldr	r0, [r7, #12]
 800759c:	f000 f840 	bl	8007620 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80075a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3730      	adds	r7, #48	@ 0x30
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b08a      	sub	sp, #40	@ 0x28
 80075ae:	af02      	add	r7, sp, #8
 80075b0:	60f8      	str	r0, [r7, #12]
 80075b2:	60b9      	str	r1, [r7, #8]
 80075b4:	4613      	mov	r3, r2
 80075b6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d10b      	bne.n	80075d6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80075be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c2:	f383 8811 	msr	BASEPRI, r3
 80075c6:	f3bf 8f6f 	isb	sy
 80075ca:	f3bf 8f4f 	dsb	sy
 80075ce:	613b      	str	r3, [r7, #16]
}
 80075d0:	bf00      	nop
 80075d2:	bf00      	nop
 80075d4:	e7fd      	b.n	80075d2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	68ba      	ldr	r2, [r7, #8]
 80075da:	fb02 f303 	mul.w	r3, r2, r3
 80075de:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	3348      	adds	r3, #72	@ 0x48
 80075e4:	4618      	mov	r0, r3
 80075e6:	f001 ffc3 	bl	8009570 <pvPortMalloc>
 80075ea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d011      	beq.n	8007616 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80075f2:	69bb      	ldr	r3, [r7, #24]
 80075f4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	3348      	adds	r3, #72	@ 0x48
 80075fa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	2200      	movs	r2, #0
 8007600:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007604:	79fa      	ldrb	r2, [r7, #7]
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	4613      	mov	r3, r2
 800760c:	697a      	ldr	r2, [r7, #20]
 800760e:	68b9      	ldr	r1, [r7, #8]
 8007610:	68f8      	ldr	r0, [r7, #12]
 8007612:	f000 f805 	bl	8007620 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007616:	69bb      	ldr	r3, [r7, #24]
	}
 8007618:	4618      	mov	r0, r3
 800761a:	3720      	adds	r7, #32
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b084      	sub	sp, #16
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	607a      	str	r2, [r7, #4]
 800762c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d103      	bne.n	800763c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	69ba      	ldr	r2, [r7, #24]
 8007638:	601a      	str	r2, [r3, #0]
 800763a:	e002      	b.n	8007642 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800763c:	69bb      	ldr	r3, [r7, #24]
 800763e:	687a      	ldr	r2, [r7, #4]
 8007640:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007642:	69bb      	ldr	r3, [r7, #24]
 8007644:	68fa      	ldr	r2, [r7, #12]
 8007646:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	68ba      	ldr	r2, [r7, #8]
 800764c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800764e:	2101      	movs	r1, #1
 8007650:	69b8      	ldr	r0, [r7, #24]
 8007652:	f7ff fec3 	bl	80073dc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007656:	bf00      	nop
 8007658:	3710      	adds	r7, #16
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
	...

08007660 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b08e      	sub	sp, #56	@ 0x38
 8007664:	af00      	add	r7, sp, #0
 8007666:	60f8      	str	r0, [r7, #12]
 8007668:	60b9      	str	r1, [r7, #8]
 800766a:	607a      	str	r2, [r7, #4]
 800766c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800766e:	2300      	movs	r3, #0
 8007670:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007678:	2b00      	cmp	r3, #0
 800767a:	d10b      	bne.n	8007694 <xQueueGenericSend+0x34>
	__asm volatile
 800767c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007680:	f383 8811 	msr	BASEPRI, r3
 8007684:	f3bf 8f6f 	isb	sy
 8007688:	f3bf 8f4f 	dsb	sy
 800768c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800768e:	bf00      	nop
 8007690:	bf00      	nop
 8007692:	e7fd      	b.n	8007690 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d103      	bne.n	80076a2 <xQueueGenericSend+0x42>
 800769a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d101      	bne.n	80076a6 <xQueueGenericSend+0x46>
 80076a2:	2301      	movs	r3, #1
 80076a4:	e000      	b.n	80076a8 <xQueueGenericSend+0x48>
 80076a6:	2300      	movs	r3, #0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d10b      	bne.n	80076c4 <xQueueGenericSend+0x64>
	__asm volatile
 80076ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b0:	f383 8811 	msr	BASEPRI, r3
 80076b4:	f3bf 8f6f 	isb	sy
 80076b8:	f3bf 8f4f 	dsb	sy
 80076bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80076be:	bf00      	nop
 80076c0:	bf00      	nop
 80076c2:	e7fd      	b.n	80076c0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d103      	bne.n	80076d2 <xQueueGenericSend+0x72>
 80076ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d101      	bne.n	80076d6 <xQueueGenericSend+0x76>
 80076d2:	2301      	movs	r3, #1
 80076d4:	e000      	b.n	80076d8 <xQueueGenericSend+0x78>
 80076d6:	2300      	movs	r3, #0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d10b      	bne.n	80076f4 <xQueueGenericSend+0x94>
	__asm volatile
 80076dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e0:	f383 8811 	msr	BASEPRI, r3
 80076e4:	f3bf 8f6f 	isb	sy
 80076e8:	f3bf 8f4f 	dsb	sy
 80076ec:	623b      	str	r3, [r7, #32]
}
 80076ee:	bf00      	nop
 80076f0:	bf00      	nop
 80076f2:	e7fd      	b.n	80076f0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076f4:	f001 fb26 	bl	8008d44 <xTaskGetSchedulerState>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d102      	bne.n	8007704 <xQueueGenericSend+0xa4>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <xQueueGenericSend+0xa8>
 8007704:	2301      	movs	r3, #1
 8007706:	e000      	b.n	800770a <xQueueGenericSend+0xaa>
 8007708:	2300      	movs	r3, #0
 800770a:	2b00      	cmp	r3, #0
 800770c:	d10b      	bne.n	8007726 <xQueueGenericSend+0xc6>
	__asm volatile
 800770e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007712:	f383 8811 	msr	BASEPRI, r3
 8007716:	f3bf 8f6f 	isb	sy
 800771a:	f3bf 8f4f 	dsb	sy
 800771e:	61fb      	str	r3, [r7, #28]
}
 8007720:	bf00      	nop
 8007722:	bf00      	nop
 8007724:	e7fd      	b.n	8007722 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007726:	f001 fe21 	bl	800936c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800772a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800772e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007732:	429a      	cmp	r2, r3
 8007734:	d302      	bcc.n	800773c <xQueueGenericSend+0xdc>
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	2b02      	cmp	r3, #2
 800773a:	d129      	bne.n	8007790 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800773c:	683a      	ldr	r2, [r7, #0]
 800773e:	68b9      	ldr	r1, [r7, #8]
 8007740:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007742:	f000 fac8 	bl	8007cd6 <prvCopyDataToQueue>
 8007746:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800774c:	2b00      	cmp	r3, #0
 800774e:	d010      	beq.n	8007772 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007752:	3324      	adds	r3, #36	@ 0x24
 8007754:	4618      	mov	r0, r3
 8007756:	f001 f92f 	bl	80089b8 <xTaskRemoveFromEventList>
 800775a:	4603      	mov	r3, r0
 800775c:	2b00      	cmp	r3, #0
 800775e:	d013      	beq.n	8007788 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007760:	4b3f      	ldr	r3, [pc, #252]	@ (8007860 <xQueueGenericSend+0x200>)
 8007762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007766:	601a      	str	r2, [r3, #0]
 8007768:	f3bf 8f4f 	dsb	sy
 800776c:	f3bf 8f6f 	isb	sy
 8007770:	e00a      	b.n	8007788 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007774:	2b00      	cmp	r3, #0
 8007776:	d007      	beq.n	8007788 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007778:	4b39      	ldr	r3, [pc, #228]	@ (8007860 <xQueueGenericSend+0x200>)
 800777a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800777e:	601a      	str	r2, [r3, #0]
 8007780:	f3bf 8f4f 	dsb	sy
 8007784:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007788:	f001 fe20 	bl	80093cc <vPortExitCritical>
				return pdPASS;
 800778c:	2301      	movs	r3, #1
 800778e:	e063      	b.n	8007858 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d103      	bne.n	800779e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007796:	f001 fe19 	bl	80093cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800779a:	2300      	movs	r3, #0
 800779c:	e05c      	b.n	8007858 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800779e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d106      	bne.n	80077b2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80077a4:	f107 0314 	add.w	r3, r7, #20
 80077a8:	4618      	mov	r0, r3
 80077aa:	f001 f969 	bl	8008a80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80077ae:	2301      	movs	r3, #1
 80077b0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80077b2:	f001 fe0b 	bl	80093cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80077b6:	f000 ff11 	bl	80085dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80077ba:	f001 fdd7 	bl	800936c <vPortEnterCritical>
 80077be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80077c4:	b25b      	sxtb	r3, r3
 80077c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ca:	d103      	bne.n	80077d4 <xQueueGenericSend+0x174>
 80077cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ce:	2200      	movs	r2, #0
 80077d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80077da:	b25b      	sxtb	r3, r3
 80077dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077e0:	d103      	bne.n	80077ea <xQueueGenericSend+0x18a>
 80077e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e4:	2200      	movs	r2, #0
 80077e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077ea:	f001 fdef 	bl	80093cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077ee:	1d3a      	adds	r2, r7, #4
 80077f0:	f107 0314 	add.w	r3, r7, #20
 80077f4:	4611      	mov	r1, r2
 80077f6:	4618      	mov	r0, r3
 80077f8:	f001 f958 	bl	8008aac <xTaskCheckForTimeOut>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d124      	bne.n	800784c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007802:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007804:	f000 fb5f 	bl	8007ec6 <prvIsQueueFull>
 8007808:	4603      	mov	r3, r0
 800780a:	2b00      	cmp	r3, #0
 800780c:	d018      	beq.n	8007840 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800780e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007810:	3310      	adds	r3, #16
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	4611      	mov	r1, r2
 8007816:	4618      	mov	r0, r3
 8007818:	f001 f8a8 	bl	800896c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800781c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800781e:	f000 faea 	bl	8007df6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007822:	f000 fee9 	bl	80085f8 <xTaskResumeAll>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	f47f af7c 	bne.w	8007726 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800782e:	4b0c      	ldr	r3, [pc, #48]	@ (8007860 <xQueueGenericSend+0x200>)
 8007830:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007834:	601a      	str	r2, [r3, #0]
 8007836:	f3bf 8f4f 	dsb	sy
 800783a:	f3bf 8f6f 	isb	sy
 800783e:	e772      	b.n	8007726 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007840:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007842:	f000 fad8 	bl	8007df6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007846:	f000 fed7 	bl	80085f8 <xTaskResumeAll>
 800784a:	e76c      	b.n	8007726 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800784c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800784e:	f000 fad2 	bl	8007df6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007852:	f000 fed1 	bl	80085f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007856:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007858:	4618      	mov	r0, r3
 800785a:	3738      	adds	r7, #56	@ 0x38
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}
 8007860:	e000ed04 	.word	0xe000ed04

08007864 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b08e      	sub	sp, #56	@ 0x38
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007874:	2b00      	cmp	r3, #0
 8007876:	d10b      	bne.n	8007890 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800787c:	f383 8811 	msr	BASEPRI, r3
 8007880:	f3bf 8f6f 	isb	sy
 8007884:	f3bf 8f4f 	dsb	sy
 8007888:	623b      	str	r3, [r7, #32]
}
 800788a:	bf00      	nop
 800788c:	bf00      	nop
 800788e:	e7fd      	b.n	800788c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007894:	2b00      	cmp	r3, #0
 8007896:	d00b      	beq.n	80078b0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789c:	f383 8811 	msr	BASEPRI, r3
 80078a0:	f3bf 8f6f 	isb	sy
 80078a4:	f3bf 8f4f 	dsb	sy
 80078a8:	61fb      	str	r3, [r7, #28]
}
 80078aa:	bf00      	nop
 80078ac:	bf00      	nop
 80078ae:	e7fd      	b.n	80078ac <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80078b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d103      	bne.n	80078c0 <xQueueGiveFromISR+0x5c>
 80078b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d101      	bne.n	80078c4 <xQueueGiveFromISR+0x60>
 80078c0:	2301      	movs	r3, #1
 80078c2:	e000      	b.n	80078c6 <xQueueGiveFromISR+0x62>
 80078c4:	2300      	movs	r3, #0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d10b      	bne.n	80078e2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80078ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ce:	f383 8811 	msr	BASEPRI, r3
 80078d2:	f3bf 8f6f 	isb	sy
 80078d6:	f3bf 8f4f 	dsb	sy
 80078da:	61bb      	str	r3, [r7, #24]
}
 80078dc:	bf00      	nop
 80078de:	bf00      	nop
 80078e0:	e7fd      	b.n	80078de <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80078e2:	f001 fe05 	bl	80094f0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80078e6:	f3ef 8211 	mrs	r2, BASEPRI
 80078ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ee:	f383 8811 	msr	BASEPRI, r3
 80078f2:	f3bf 8f6f 	isb	sy
 80078f6:	f3bf 8f4f 	dsb	sy
 80078fa:	617a      	str	r2, [r7, #20]
 80078fc:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80078fe:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007900:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007906:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800790a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800790c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800790e:	429a      	cmp	r2, r3
 8007910:	d22b      	bcs.n	800796a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007914:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007918:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800791c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800791e:	1c5a      	adds	r2, r3, #1
 8007920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007922:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007924:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800792c:	d112      	bne.n	8007954 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800792e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007932:	2b00      	cmp	r3, #0
 8007934:	d016      	beq.n	8007964 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007938:	3324      	adds	r3, #36	@ 0x24
 800793a:	4618      	mov	r0, r3
 800793c:	f001 f83c 	bl	80089b8 <xTaskRemoveFromEventList>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d00e      	beq.n	8007964 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d00b      	beq.n	8007964 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	2201      	movs	r2, #1
 8007950:	601a      	str	r2, [r3, #0]
 8007952:	e007      	b.n	8007964 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007954:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007958:	3301      	adds	r3, #1
 800795a:	b2db      	uxtb	r3, r3
 800795c:	b25a      	sxtb	r2, r3
 800795e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007960:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007964:	2301      	movs	r3, #1
 8007966:	637b      	str	r3, [r7, #52]	@ 0x34
 8007968:	e001      	b.n	800796e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800796a:	2300      	movs	r3, #0
 800796c:	637b      	str	r3, [r7, #52]	@ 0x34
 800796e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007970:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007978:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800797a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800797c:	4618      	mov	r0, r3
 800797e:	3738      	adds	r7, #56	@ 0x38
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b08e      	sub	sp, #56	@ 0x38
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800798e:	2300      	movs	r3, #0
 8007990:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007996:	2300      	movs	r3, #0
 8007998:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800799a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800799c:	2b00      	cmp	r3, #0
 800799e:	d10b      	bne.n	80079b8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80079a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a4:	f383 8811 	msr	BASEPRI, r3
 80079a8:	f3bf 8f6f 	isb	sy
 80079ac:	f3bf 8f4f 	dsb	sy
 80079b0:	623b      	str	r3, [r7, #32]
}
 80079b2:	bf00      	nop
 80079b4:	bf00      	nop
 80079b6:	e7fd      	b.n	80079b4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80079b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d00b      	beq.n	80079d8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80079c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079c4:	f383 8811 	msr	BASEPRI, r3
 80079c8:	f3bf 8f6f 	isb	sy
 80079cc:	f3bf 8f4f 	dsb	sy
 80079d0:	61fb      	str	r3, [r7, #28]
}
 80079d2:	bf00      	nop
 80079d4:	bf00      	nop
 80079d6:	e7fd      	b.n	80079d4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079d8:	f001 f9b4 	bl	8008d44 <xTaskGetSchedulerState>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d102      	bne.n	80079e8 <xQueueSemaphoreTake+0x64>
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d101      	bne.n	80079ec <xQueueSemaphoreTake+0x68>
 80079e8:	2301      	movs	r3, #1
 80079ea:	e000      	b.n	80079ee <xQueueSemaphoreTake+0x6a>
 80079ec:	2300      	movs	r3, #0
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d10b      	bne.n	8007a0a <xQueueSemaphoreTake+0x86>
	__asm volatile
 80079f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f6:	f383 8811 	msr	BASEPRI, r3
 80079fa:	f3bf 8f6f 	isb	sy
 80079fe:	f3bf 8f4f 	dsb	sy
 8007a02:	61bb      	str	r3, [r7, #24]
}
 8007a04:	bf00      	nop
 8007a06:	bf00      	nop
 8007a08:	e7fd      	b.n	8007a06 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a0a:	f001 fcaf 	bl	800936c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a12:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d024      	beq.n	8007a64 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1c:	1e5a      	subs	r2, r3, #1
 8007a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a20:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d104      	bne.n	8007a34 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007a2a:	f001 fb37 	bl	800909c <pvTaskIncrementMutexHeldCount>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a32:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a36:	691b      	ldr	r3, [r3, #16]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00f      	beq.n	8007a5c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a3e:	3310      	adds	r3, #16
 8007a40:	4618      	mov	r0, r3
 8007a42:	f000 ffb9 	bl	80089b8 <xTaskRemoveFromEventList>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d007      	beq.n	8007a5c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007a4c:	4b54      	ldr	r3, [pc, #336]	@ (8007ba0 <xQueueSemaphoreTake+0x21c>)
 8007a4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a52:	601a      	str	r2, [r3, #0]
 8007a54:	f3bf 8f4f 	dsb	sy
 8007a58:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007a5c:	f001 fcb6 	bl	80093cc <vPortExitCritical>
				return pdPASS;
 8007a60:	2301      	movs	r3, #1
 8007a62:	e098      	b.n	8007b96 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d112      	bne.n	8007a90 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d00b      	beq.n	8007a88 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a74:	f383 8811 	msr	BASEPRI, r3
 8007a78:	f3bf 8f6f 	isb	sy
 8007a7c:	f3bf 8f4f 	dsb	sy
 8007a80:	617b      	str	r3, [r7, #20]
}
 8007a82:	bf00      	nop
 8007a84:	bf00      	nop
 8007a86:	e7fd      	b.n	8007a84 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007a88:	f001 fca0 	bl	80093cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	e082      	b.n	8007b96 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d106      	bne.n	8007aa4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a96:	f107 030c 	add.w	r3, r7, #12
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f000 fff0 	bl	8008a80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007aa4:	f001 fc92 	bl	80093cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007aa8:	f000 fd98 	bl	80085dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007aac:	f001 fc5e 	bl	800936c <vPortEnterCritical>
 8007ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ab6:	b25b      	sxtb	r3, r3
 8007ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007abc:	d103      	bne.n	8007ac6 <xQueueSemaphoreTake+0x142>
 8007abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007acc:	b25b      	sxtb	r3, r3
 8007ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ad2:	d103      	bne.n	8007adc <xQueueSemaphoreTake+0x158>
 8007ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007adc:	f001 fc76 	bl	80093cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ae0:	463a      	mov	r2, r7
 8007ae2:	f107 030c 	add.w	r3, r7, #12
 8007ae6:	4611      	mov	r1, r2
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f000 ffdf 	bl	8008aac <xTaskCheckForTimeOut>
 8007aee:	4603      	mov	r3, r0
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d132      	bne.n	8007b5a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007af4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007af6:	f000 f9d0 	bl	8007e9a <prvIsQueueEmpty>
 8007afa:	4603      	mov	r3, r0
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d026      	beq.n	8007b4e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d109      	bne.n	8007b1c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007b08:	f001 fc30 	bl	800936c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	4618      	mov	r0, r3
 8007b12:	f001 f935 	bl	8008d80 <xTaskPriorityInherit>
 8007b16:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007b18:	f001 fc58 	bl	80093cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b1e:	3324      	adds	r3, #36	@ 0x24
 8007b20:	683a      	ldr	r2, [r7, #0]
 8007b22:	4611      	mov	r1, r2
 8007b24:	4618      	mov	r0, r3
 8007b26:	f000 ff21 	bl	800896c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007b2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b2c:	f000 f963 	bl	8007df6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007b30:	f000 fd62 	bl	80085f8 <xTaskResumeAll>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	f47f af67 	bne.w	8007a0a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007b3c:	4b18      	ldr	r3, [pc, #96]	@ (8007ba0 <xQueueSemaphoreTake+0x21c>)
 8007b3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b42:	601a      	str	r2, [r3, #0]
 8007b44:	f3bf 8f4f 	dsb	sy
 8007b48:	f3bf 8f6f 	isb	sy
 8007b4c:	e75d      	b.n	8007a0a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007b4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b50:	f000 f951 	bl	8007df6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b54:	f000 fd50 	bl	80085f8 <xTaskResumeAll>
 8007b58:	e757      	b.n	8007a0a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007b5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b5c:	f000 f94b 	bl	8007df6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b60:	f000 fd4a 	bl	80085f8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b66:	f000 f998 	bl	8007e9a <prvIsQueueEmpty>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f43f af4c 	beq.w	8007a0a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d00d      	beq.n	8007b94 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007b78:	f001 fbf8 	bl	800936c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007b7c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b7e:	f000 f893 	bl	8007ca8 <prvGetDisinheritPriorityAfterTimeout>
 8007b82:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f001 f9f6 	bl	8008f7c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007b90:	f001 fc1c 	bl	80093cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007b94:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3738      	adds	r7, #56	@ 0x38
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	e000ed04 	.word	0xe000ed04

08007ba4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b08e      	sub	sp, #56	@ 0x38
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d10b      	bne.n	8007bd2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bbe:	f383 8811 	msr	BASEPRI, r3
 8007bc2:	f3bf 8f6f 	isb	sy
 8007bc6:	f3bf 8f4f 	dsb	sy
 8007bca:	623b      	str	r3, [r7, #32]
}
 8007bcc:	bf00      	nop
 8007bce:	bf00      	nop
 8007bd0:	e7fd      	b.n	8007bce <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d103      	bne.n	8007be0 <xQueueReceiveFromISR+0x3c>
 8007bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d101      	bne.n	8007be4 <xQueueReceiveFromISR+0x40>
 8007be0:	2301      	movs	r3, #1
 8007be2:	e000      	b.n	8007be6 <xQueueReceiveFromISR+0x42>
 8007be4:	2300      	movs	r3, #0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d10b      	bne.n	8007c02 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bee:	f383 8811 	msr	BASEPRI, r3
 8007bf2:	f3bf 8f6f 	isb	sy
 8007bf6:	f3bf 8f4f 	dsb	sy
 8007bfa:	61fb      	str	r3, [r7, #28]
}
 8007bfc:	bf00      	nop
 8007bfe:	bf00      	nop
 8007c00:	e7fd      	b.n	8007bfe <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c02:	f001 fc75 	bl	80094f0 <vPortValidateInterruptPriority>
	__asm volatile
 8007c06:	f3ef 8211 	mrs	r2, BASEPRI
 8007c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c0e:	f383 8811 	msr	BASEPRI, r3
 8007c12:	f3bf 8f6f 	isb	sy
 8007c16:	f3bf 8f4f 	dsb	sy
 8007c1a:	61ba      	str	r2, [r7, #24]
 8007c1c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007c1e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c26:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d02f      	beq.n	8007c8e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007c38:	68b9      	ldr	r1, [r7, #8]
 8007c3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c3c:	f000 f8b5 	bl	8007daa <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c42:	1e5a      	subs	r2, r3, #1
 8007c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c46:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007c48:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c50:	d112      	bne.n	8007c78 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c54:	691b      	ldr	r3, [r3, #16]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d016      	beq.n	8007c88 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5c:	3310      	adds	r3, #16
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f000 feaa 	bl	80089b8 <xTaskRemoveFromEventList>
 8007c64:	4603      	mov	r3, r0
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00e      	beq.n	8007c88 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d00b      	beq.n	8007c88 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	601a      	str	r2, [r3, #0]
 8007c76:	e007      	b.n	8007c88 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007c78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	b25a      	sxtb	r2, r3
 8007c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c8c:	e001      	b.n	8007c92 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c94:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	f383 8811 	msr	BASEPRI, r3
}
 8007c9c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3738      	adds	r7, #56	@ 0x38
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007ca8:	b480      	push	{r7}
 8007caa:	b085      	sub	sp, #20
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d006      	beq.n	8007cc6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f1c3 0306 	rsb	r3, r3, #6
 8007cc2:	60fb      	str	r3, [r7, #12]
 8007cc4:	e001      	b.n	8007cca <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007cca:	68fb      	ldr	r3, [r7, #12]
	}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3714      	adds	r7, #20
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bc80      	pop	{r7}
 8007cd4:	4770      	bx	lr

08007cd6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007cd6:	b580      	push	{r7, lr}
 8007cd8:	b086      	sub	sp, #24
 8007cda:	af00      	add	r7, sp, #0
 8007cdc:	60f8      	str	r0, [r7, #12]
 8007cde:	60b9      	str	r1, [r7, #8]
 8007ce0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cea:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d10d      	bne.n	8007d10 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d14d      	bne.n	8007d98 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	4618      	mov	r0, r3
 8007d02:	f001 f8b3 	bl	8008e6c <xTaskPriorityDisinherit>
 8007d06:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	609a      	str	r2, [r3, #8]
 8007d0e:	e043      	b.n	8007d98 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d119      	bne.n	8007d4a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	6858      	ldr	r0, [r3, #4]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d1e:	461a      	mov	r2, r3
 8007d20:	68b9      	ldr	r1, [r7, #8]
 8007d22:	f002 fc79 	bl	800a618 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	685a      	ldr	r2, [r3, #4]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d2e:	441a      	add	r2, r3
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	685a      	ldr	r2, [r3, #4]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d32b      	bcc.n	8007d98 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	605a      	str	r2, [r3, #4]
 8007d48:	e026      	b.n	8007d98 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	68d8      	ldr	r0, [r3, #12]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d52:	461a      	mov	r2, r3
 8007d54:	68b9      	ldr	r1, [r7, #8]
 8007d56:	f002 fc5f 	bl	800a618 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	68da      	ldr	r2, [r3, #12]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d62:	425b      	negs	r3, r3
 8007d64:	441a      	add	r2, r3
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	68da      	ldr	r2, [r3, #12]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d207      	bcs.n	8007d86 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	689a      	ldr	r2, [r3, #8]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d7e:	425b      	negs	r3, r3
 8007d80:	441a      	add	r2, r3
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	d105      	bne.n	8007d98 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d002      	beq.n	8007d98 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	3b01      	subs	r3, #1
 8007d96:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	1c5a      	adds	r2, r3, #1
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007da0:	697b      	ldr	r3, [r7, #20]
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3718      	adds	r7, #24
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}

08007daa <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007daa:	b580      	push	{r7, lr}
 8007dac:	b082      	sub	sp, #8
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]
 8007db2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d018      	beq.n	8007dee <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	68da      	ldr	r2, [r3, #12]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc4:	441a      	add	r2, r3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	68da      	ldr	r2, [r3, #12]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d303      	bcc.n	8007dde <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	68d9      	ldr	r1, [r3, #12]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007de6:	461a      	mov	r2, r3
 8007de8:	6838      	ldr	r0, [r7, #0]
 8007dea:	f002 fc15 	bl	800a618 <memcpy>
	}
}
 8007dee:	bf00      	nop
 8007df0:	3708      	adds	r7, #8
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}

08007df6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007df6:	b580      	push	{r7, lr}
 8007df8:	b084      	sub	sp, #16
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007dfe:	f001 fab5 	bl	800936c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e08:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e0a:	e011      	b.n	8007e30 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d012      	beq.n	8007e3a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	3324      	adds	r3, #36	@ 0x24
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f000 fdcd 	bl	80089b8 <xTaskRemoveFromEventList>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d001      	beq.n	8007e28 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007e24:	f000 fea6 	bl	8008b74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007e28:	7bfb      	ldrb	r3, [r7, #15]
 8007e2a:	3b01      	subs	r3, #1
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	dce9      	bgt.n	8007e0c <prvUnlockQueue+0x16>
 8007e38:	e000      	b.n	8007e3c <prvUnlockQueue+0x46>
					break;
 8007e3a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	22ff      	movs	r2, #255	@ 0xff
 8007e40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007e44:	f001 fac2 	bl	80093cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007e48:	f001 fa90 	bl	800936c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e52:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e54:	e011      	b.n	8007e7a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	691b      	ldr	r3, [r3, #16]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d012      	beq.n	8007e84 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	3310      	adds	r3, #16
 8007e62:	4618      	mov	r0, r3
 8007e64:	f000 fda8 	bl	80089b8 <xTaskRemoveFromEventList>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d001      	beq.n	8007e72 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007e6e:	f000 fe81 	bl	8008b74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007e72:	7bbb      	ldrb	r3, [r7, #14]
 8007e74:	3b01      	subs	r3, #1
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e7a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	dce9      	bgt.n	8007e56 <prvUnlockQueue+0x60>
 8007e82:	e000      	b.n	8007e86 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007e84:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	22ff      	movs	r2, #255	@ 0xff
 8007e8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007e8e:	f001 fa9d 	bl	80093cc <vPortExitCritical>
}
 8007e92:	bf00      	nop
 8007e94:	3710      	adds	r7, #16
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}

08007e9a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007e9a:	b580      	push	{r7, lr}
 8007e9c:	b084      	sub	sp, #16
 8007e9e:	af00      	add	r7, sp, #0
 8007ea0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007ea2:	f001 fa63 	bl	800936c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d102      	bne.n	8007eb4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	60fb      	str	r3, [r7, #12]
 8007eb2:	e001      	b.n	8007eb8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007eb8:	f001 fa88 	bl	80093cc <vPortExitCritical>

	return xReturn;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}

08007ec6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007ec6:	b580      	push	{r7, lr}
 8007ec8:	b084      	sub	sp, #16
 8007eca:	af00      	add	r7, sp, #0
 8007ecc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007ece:	f001 fa4d 	bl	800936c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d102      	bne.n	8007ee4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	60fb      	str	r3, [r7, #12]
 8007ee2:	e001      	b.n	8007ee8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007ee8:	f001 fa70 	bl	80093cc <vPortExitCritical>

	return xReturn;
 8007eec:	68fb      	ldr	r3, [r7, #12]
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3710      	adds	r7, #16
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b08e      	sub	sp, #56	@ 0x38
 8007efa:	af04      	add	r7, sp, #16
 8007efc:	60f8      	str	r0, [r7, #12]
 8007efe:	60b9      	str	r1, [r7, #8]
 8007f00:	607a      	str	r2, [r7, #4]
 8007f02:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d10b      	bne.n	8007f22 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f0e:	f383 8811 	msr	BASEPRI, r3
 8007f12:	f3bf 8f6f 	isb	sy
 8007f16:	f3bf 8f4f 	dsb	sy
 8007f1a:	623b      	str	r3, [r7, #32]
}
 8007f1c:	bf00      	nop
 8007f1e:	bf00      	nop
 8007f20:	e7fd      	b.n	8007f1e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10b      	bne.n	8007f40 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f2c:	f383 8811 	msr	BASEPRI, r3
 8007f30:	f3bf 8f6f 	isb	sy
 8007f34:	f3bf 8f4f 	dsb	sy
 8007f38:	61fb      	str	r3, [r7, #28]
}
 8007f3a:	bf00      	nop
 8007f3c:	bf00      	nop
 8007f3e:	e7fd      	b.n	8007f3c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007f40:	23a0      	movs	r3, #160	@ 0xa0
 8007f42:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	2ba0      	cmp	r3, #160	@ 0xa0
 8007f48:	d00b      	beq.n	8007f62 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f4e:	f383 8811 	msr	BASEPRI, r3
 8007f52:	f3bf 8f6f 	isb	sy
 8007f56:	f3bf 8f4f 	dsb	sy
 8007f5a:	61bb      	str	r3, [r7, #24]
}
 8007f5c:	bf00      	nop
 8007f5e:	bf00      	nop
 8007f60:	e7fd      	b.n	8007f5e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007f62:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d01e      	beq.n	8007fa8 <xTaskCreateStatic+0xb2>
 8007f6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d01b      	beq.n	8007fa8 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f72:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f78:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f7c:	2202      	movs	r2, #2
 8007f7e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007f82:	2300      	movs	r3, #0
 8007f84:	9303      	str	r3, [sp, #12]
 8007f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f88:	9302      	str	r3, [sp, #8]
 8007f8a:	f107 0314 	add.w	r3, r7, #20
 8007f8e:	9301      	str	r3, [sp, #4]
 8007f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f92:	9300      	str	r3, [sp, #0]
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	687a      	ldr	r2, [r7, #4]
 8007f98:	68b9      	ldr	r1, [r7, #8]
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f000 f850 	bl	8008040 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007fa0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007fa2:	f000 f8ed 	bl	8008180 <prvAddNewTaskToReadyList>
 8007fa6:	e001      	b.n	8007fac <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007fac:	697b      	ldr	r3, [r7, #20]
	}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3728      	adds	r7, #40	@ 0x28
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}

08007fb6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007fb6:	b580      	push	{r7, lr}
 8007fb8:	b08c      	sub	sp, #48	@ 0x30
 8007fba:	af04      	add	r7, sp, #16
 8007fbc:	60f8      	str	r0, [r7, #12]
 8007fbe:	60b9      	str	r1, [r7, #8]
 8007fc0:	603b      	str	r3, [r7, #0]
 8007fc2:	4613      	mov	r3, r2
 8007fc4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007fc6:	88fb      	ldrh	r3, [r7, #6]
 8007fc8:	009b      	lsls	r3, r3, #2
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f001 fad0 	bl	8009570 <pvPortMalloc>
 8007fd0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d00e      	beq.n	8007ff6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007fd8:	20a0      	movs	r0, #160	@ 0xa0
 8007fda:	f001 fac9 	bl	8009570 <pvPortMalloc>
 8007fde:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d003      	beq.n	8007fee <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	697a      	ldr	r2, [r7, #20]
 8007fea:	631a      	str	r2, [r3, #48]	@ 0x30
 8007fec:	e005      	b.n	8007ffa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007fee:	6978      	ldr	r0, [r7, #20]
 8007ff0:	f001 fb8c 	bl	800970c <vPortFree>
 8007ff4:	e001      	b.n	8007ffa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d017      	beq.n	8008030 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008000:	69fb      	ldr	r3, [r7, #28]
 8008002:	2200      	movs	r2, #0
 8008004:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008008:	88fa      	ldrh	r2, [r7, #6]
 800800a:	2300      	movs	r3, #0
 800800c:	9303      	str	r3, [sp, #12]
 800800e:	69fb      	ldr	r3, [r7, #28]
 8008010:	9302      	str	r3, [sp, #8]
 8008012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008014:	9301      	str	r3, [sp, #4]
 8008016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008018:	9300      	str	r3, [sp, #0]
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	68b9      	ldr	r1, [r7, #8]
 800801e:	68f8      	ldr	r0, [r7, #12]
 8008020:	f000 f80e 	bl	8008040 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008024:	69f8      	ldr	r0, [r7, #28]
 8008026:	f000 f8ab 	bl	8008180 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800802a:	2301      	movs	r3, #1
 800802c:	61bb      	str	r3, [r7, #24]
 800802e:	e002      	b.n	8008036 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008030:	f04f 33ff 	mov.w	r3, #4294967295
 8008034:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008036:	69bb      	ldr	r3, [r7, #24]
	}
 8008038:	4618      	mov	r0, r3
 800803a:	3720      	adds	r7, #32
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}

08008040 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b088      	sub	sp, #32
 8008044:	af00      	add	r7, sp, #0
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	60b9      	str	r1, [r7, #8]
 800804a:	607a      	str	r2, [r7, #4]
 800804c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800804e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008050:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008058:	3b01      	subs	r3, #1
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	4413      	add	r3, r2
 800805e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	f023 0307 	bic.w	r3, r3, #7
 8008066:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008068:	69bb      	ldr	r3, [r7, #24]
 800806a:	f003 0307 	and.w	r3, r3, #7
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00b      	beq.n	800808a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8008072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008076:	f383 8811 	msr	BASEPRI, r3
 800807a:	f3bf 8f6f 	isb	sy
 800807e:	f3bf 8f4f 	dsb	sy
 8008082:	617b      	str	r3, [r7, #20]
}
 8008084:	bf00      	nop
 8008086:	bf00      	nop
 8008088:	e7fd      	b.n	8008086 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d01f      	beq.n	80080d0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008090:	2300      	movs	r3, #0
 8008092:	61fb      	str	r3, [r7, #28]
 8008094:	e012      	b.n	80080bc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008096:	68ba      	ldr	r2, [r7, #8]
 8008098:	69fb      	ldr	r3, [r7, #28]
 800809a:	4413      	add	r3, r2
 800809c:	7819      	ldrb	r1, [r3, #0]
 800809e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080a0:	69fb      	ldr	r3, [r7, #28]
 80080a2:	4413      	add	r3, r2
 80080a4:	3334      	adds	r3, #52	@ 0x34
 80080a6:	460a      	mov	r2, r1
 80080a8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	4413      	add	r3, r2
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d006      	beq.n	80080c4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80080b6:	69fb      	ldr	r3, [r7, #28]
 80080b8:	3301      	adds	r3, #1
 80080ba:	61fb      	str	r3, [r7, #28]
 80080bc:	69fb      	ldr	r3, [r7, #28]
 80080be:	2b0f      	cmp	r3, #15
 80080c0:	d9e9      	bls.n	8008096 <prvInitialiseNewTask+0x56>
 80080c2:	e000      	b.n	80080c6 <prvInitialiseNewTask+0x86>
			{
				break;
 80080c4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80080c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c8:	2200      	movs	r2, #0
 80080ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80080ce:	e003      	b.n	80080d8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80080d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d2:	2200      	movs	r2, #0
 80080d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80080d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080da:	2b05      	cmp	r3, #5
 80080dc:	d901      	bls.n	80080e2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80080de:	2305      	movs	r3, #5
 80080e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80080e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80080e6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80080e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80080ec:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80080ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f0:	2200      	movs	r2, #0
 80080f2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80080f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f6:	3304      	adds	r3, #4
 80080f8:	4618      	mov	r0, r3
 80080fa:	f7ff f8de 	bl	80072ba <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80080fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008100:	3318      	adds	r3, #24
 8008102:	4618      	mov	r0, r3
 8008104:	f7ff f8d9 	bl	80072ba <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800810c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800810e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008110:	f1c3 0206 	rsb	r2, r3, #6
 8008114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008116:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800811c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800811e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008120:	2200      	movs	r2, #0
 8008122:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008128:	2200      	movs	r2, #0
 800812a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800812e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008130:	334c      	adds	r3, #76	@ 0x4c
 8008132:	224c      	movs	r2, #76	@ 0x4c
 8008134:	2100      	movs	r1, #0
 8008136:	4618      	mov	r0, r3
 8008138:	f002 f9ea 	bl	800a510 <memset>
 800813c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800813e:	4a0d      	ldr	r2, [pc, #52]	@ (8008174 <prvInitialiseNewTask+0x134>)
 8008140:	651a      	str	r2, [r3, #80]	@ 0x50
 8008142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008144:	4a0c      	ldr	r2, [pc, #48]	@ (8008178 <prvInitialiseNewTask+0x138>)
 8008146:	655a      	str	r2, [r3, #84]	@ 0x54
 8008148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814a:	4a0c      	ldr	r2, [pc, #48]	@ (800817c <prvInitialiseNewTask+0x13c>)
 800814c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800814e:	683a      	ldr	r2, [r7, #0]
 8008150:	68f9      	ldr	r1, [r7, #12]
 8008152:	69b8      	ldr	r0, [r7, #24]
 8008154:	f001 f81c 	bl	8009190 <pxPortInitialiseStack>
 8008158:	4602      	mov	r2, r0
 800815a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800815e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008160:	2b00      	cmp	r3, #0
 8008162:	d002      	beq.n	800816a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008166:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008168:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800816a:	bf00      	nop
 800816c:	3720      	adds	r7, #32
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	200032d4 	.word	0x200032d4
 8008178:	2000333c 	.word	0x2000333c
 800817c:	200033a4 	.word	0x200033a4

08008180 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b082      	sub	sp, #8
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008188:	f001 f8f0 	bl	800936c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800818c:	4b2a      	ldr	r3, [pc, #168]	@ (8008238 <prvAddNewTaskToReadyList+0xb8>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	3301      	adds	r3, #1
 8008192:	4a29      	ldr	r2, [pc, #164]	@ (8008238 <prvAddNewTaskToReadyList+0xb8>)
 8008194:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008196:	4b29      	ldr	r3, [pc, #164]	@ (800823c <prvAddNewTaskToReadyList+0xbc>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d109      	bne.n	80081b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800819e:	4a27      	ldr	r2, [pc, #156]	@ (800823c <prvAddNewTaskToReadyList+0xbc>)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80081a4:	4b24      	ldr	r3, [pc, #144]	@ (8008238 <prvAddNewTaskToReadyList+0xb8>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d110      	bne.n	80081ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80081ac:	f000 fd06 	bl	8008bbc <prvInitialiseTaskLists>
 80081b0:	e00d      	b.n	80081ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80081b2:	4b23      	ldr	r3, [pc, #140]	@ (8008240 <prvAddNewTaskToReadyList+0xc0>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d109      	bne.n	80081ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80081ba:	4b20      	ldr	r3, [pc, #128]	@ (800823c <prvAddNewTaskToReadyList+0xbc>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d802      	bhi.n	80081ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80081c8:	4a1c      	ldr	r2, [pc, #112]	@ (800823c <prvAddNewTaskToReadyList+0xbc>)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80081ce:	4b1d      	ldr	r3, [pc, #116]	@ (8008244 <prvAddNewTaskToReadyList+0xc4>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	3301      	adds	r3, #1
 80081d4:	4a1b      	ldr	r2, [pc, #108]	@ (8008244 <prvAddNewTaskToReadyList+0xc4>)
 80081d6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081dc:	2201      	movs	r2, #1
 80081de:	409a      	lsls	r2, r3
 80081e0:	4b19      	ldr	r3, [pc, #100]	@ (8008248 <prvAddNewTaskToReadyList+0xc8>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	4a18      	ldr	r2, [pc, #96]	@ (8008248 <prvAddNewTaskToReadyList+0xc8>)
 80081e8:	6013      	str	r3, [r2, #0]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081ee:	4613      	mov	r3, r2
 80081f0:	009b      	lsls	r3, r3, #2
 80081f2:	4413      	add	r3, r2
 80081f4:	009b      	lsls	r3, r3, #2
 80081f6:	4a15      	ldr	r2, [pc, #84]	@ (800824c <prvAddNewTaskToReadyList+0xcc>)
 80081f8:	441a      	add	r2, r3
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	3304      	adds	r3, #4
 80081fe:	4619      	mov	r1, r3
 8008200:	4610      	mov	r0, r2
 8008202:	f7ff f866 	bl	80072d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008206:	f001 f8e1 	bl	80093cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800820a:	4b0d      	ldr	r3, [pc, #52]	@ (8008240 <prvAddNewTaskToReadyList+0xc0>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d00e      	beq.n	8008230 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008212:	4b0a      	ldr	r3, [pc, #40]	@ (800823c <prvAddNewTaskToReadyList+0xbc>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800821c:	429a      	cmp	r2, r3
 800821e:	d207      	bcs.n	8008230 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008220:	4b0b      	ldr	r3, [pc, #44]	@ (8008250 <prvAddNewTaskToReadyList+0xd0>)
 8008222:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008226:	601a      	str	r2, [r3, #0]
 8008228:	f3bf 8f4f 	dsb	sy
 800822c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008230:	bf00      	nop
 8008232:	3708      	adds	r7, #8
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}
 8008238:	20000700 	.word	0x20000700
 800823c:	20000614 	.word	0x20000614
 8008240:	2000070c 	.word	0x2000070c
 8008244:	2000071c 	.word	0x2000071c
 8008248:	20000708 	.word	0x20000708
 800824c:	20000618 	.word	0x20000618
 8008250:	e000ed04 	.word	0xe000ed04

08008254 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800825c:	2300      	movs	r3, #0
 800825e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d018      	beq.n	8008298 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008266:	4b14      	ldr	r3, [pc, #80]	@ (80082b8 <vTaskDelay+0x64>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d00b      	beq.n	8008286 <vTaskDelay+0x32>
	__asm volatile
 800826e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008272:	f383 8811 	msr	BASEPRI, r3
 8008276:	f3bf 8f6f 	isb	sy
 800827a:	f3bf 8f4f 	dsb	sy
 800827e:	60bb      	str	r3, [r7, #8]
}
 8008280:	bf00      	nop
 8008282:	bf00      	nop
 8008284:	e7fd      	b.n	8008282 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008286:	f000 f9a9 	bl	80085dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800828a:	2100      	movs	r1, #0
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 ff19 	bl	80090c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008292:	f000 f9b1 	bl	80085f8 <xTaskResumeAll>
 8008296:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d107      	bne.n	80082ae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800829e:	4b07      	ldr	r3, [pc, #28]	@ (80082bc <vTaskDelay+0x68>)
 80082a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082a4:	601a      	str	r2, [r3, #0]
 80082a6:	f3bf 8f4f 	dsb	sy
 80082aa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80082ae:	bf00      	nop
 80082b0:	3710      	adds	r7, #16
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	20000728 	.word	0x20000728
 80082bc:	e000ed04 	.word	0xe000ed04

080082c0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b084      	sub	sp, #16
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80082c8:	f001 f850 	bl	800936c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d102      	bne.n	80082d8 <vTaskSuspend+0x18>
 80082d2:	4b3d      	ldr	r3, [pc, #244]	@ (80083c8 <vTaskSuspend+0x108>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	e000      	b.n	80082da <vTaskSuspend+0x1a>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	3304      	adds	r3, #4
 80082e0:	4618      	mov	r0, r3
 80082e2:	f7ff f851 	bl	8007388 <uxListRemove>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d115      	bne.n	8008318 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082f0:	4936      	ldr	r1, [pc, #216]	@ (80083cc <vTaskSuspend+0x10c>)
 80082f2:	4613      	mov	r3, r2
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	4413      	add	r3, r2
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	440b      	add	r3, r1
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d10a      	bne.n	8008318 <vTaskSuspend+0x58>
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008306:	2201      	movs	r2, #1
 8008308:	fa02 f303 	lsl.w	r3, r2, r3
 800830c:	43da      	mvns	r2, r3
 800830e:	4b30      	ldr	r3, [pc, #192]	@ (80083d0 <vTaskSuspend+0x110>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4013      	ands	r3, r2
 8008314:	4a2e      	ldr	r2, [pc, #184]	@ (80083d0 <vTaskSuspend+0x110>)
 8008316:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800831c:	2b00      	cmp	r3, #0
 800831e:	d004      	beq.n	800832a <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	3318      	adds	r3, #24
 8008324:	4618      	mov	r0, r3
 8008326:	f7ff f82f 	bl	8007388 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	3304      	adds	r3, #4
 800832e:	4619      	mov	r1, r3
 8008330:	4828      	ldr	r0, [pc, #160]	@ (80083d4 <vTaskSuspend+0x114>)
 8008332:	f7fe ffce 	bl	80072d2 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800833c:	b2db      	uxtb	r3, r3
 800833e:	2b01      	cmp	r3, #1
 8008340:	d103      	bne.n	800834a <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2200      	movs	r2, #0
 8008346:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800834a:	f001 f83f 	bl	80093cc <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800834e:	4b22      	ldr	r3, [pc, #136]	@ (80083d8 <vTaskSuspend+0x118>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d005      	beq.n	8008362 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8008356:	f001 f809 	bl	800936c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800835a:	f000 fcd3 	bl	8008d04 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800835e:	f001 f835 	bl	80093cc <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8008362:	4b19      	ldr	r3, [pc, #100]	@ (80083c8 <vTaskSuspend+0x108>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	68fa      	ldr	r2, [r7, #12]
 8008368:	429a      	cmp	r2, r3
 800836a:	d128      	bne.n	80083be <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 800836c:	4b1a      	ldr	r3, [pc, #104]	@ (80083d8 <vTaskSuspend+0x118>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d018      	beq.n	80083a6 <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8008374:	4b19      	ldr	r3, [pc, #100]	@ (80083dc <vTaskSuspend+0x11c>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00b      	beq.n	8008394 <vTaskSuspend+0xd4>
	__asm volatile
 800837c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008380:	f383 8811 	msr	BASEPRI, r3
 8008384:	f3bf 8f6f 	isb	sy
 8008388:	f3bf 8f4f 	dsb	sy
 800838c:	60bb      	str	r3, [r7, #8]
}
 800838e:	bf00      	nop
 8008390:	bf00      	nop
 8008392:	e7fd      	b.n	8008390 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8008394:	4b12      	ldr	r3, [pc, #72]	@ (80083e0 <vTaskSuspend+0x120>)
 8008396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800839a:	601a      	str	r2, [r3, #0]
 800839c:	f3bf 8f4f 	dsb	sy
 80083a0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80083a4:	e00b      	b.n	80083be <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80083a6:	4b0b      	ldr	r3, [pc, #44]	@ (80083d4 <vTaskSuspend+0x114>)
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	4b0e      	ldr	r3, [pc, #56]	@ (80083e4 <vTaskSuspend+0x124>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	429a      	cmp	r2, r3
 80083b0:	d103      	bne.n	80083ba <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 80083b2:	4b05      	ldr	r3, [pc, #20]	@ (80083c8 <vTaskSuspend+0x108>)
 80083b4:	2200      	movs	r2, #0
 80083b6:	601a      	str	r2, [r3, #0]
	}
 80083b8:	e001      	b.n	80083be <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 80083ba:	f000 fa75 	bl	80088a8 <vTaskSwitchContext>
	}
 80083be:	bf00      	nop
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop
 80083c8:	20000614 	.word	0x20000614
 80083cc:	20000618 	.word	0x20000618
 80083d0:	20000708 	.word	0x20000708
 80083d4:	200006ec 	.word	0x200006ec
 80083d8:	2000070c 	.word	0x2000070c
 80083dc:	20000728 	.word	0x20000728
 80083e0:	e000ed04 	.word	0xe000ed04
 80083e4:	20000700 	.word	0x20000700

080083e8 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80083e8:	b480      	push	{r7}
 80083ea:	b087      	sub	sp, #28
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80083f0:	2300      	movs	r3, #0
 80083f2:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d10b      	bne.n	8008416 <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 80083fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008402:	f383 8811 	msr	BASEPRI, r3
 8008406:	f3bf 8f6f 	isb	sy
 800840a:	f3bf 8f4f 	dsb	sy
 800840e:	60fb      	str	r3, [r7, #12]
}
 8008410:	bf00      	nop
 8008412:	bf00      	nop
 8008414:	e7fd      	b.n	8008412 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	695b      	ldr	r3, [r3, #20]
 800841a:	4a0a      	ldr	r2, [pc, #40]	@ (8008444 <prvTaskIsTaskSuspended+0x5c>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d10a      	bne.n	8008436 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008424:	4a08      	ldr	r2, [pc, #32]	@ (8008448 <prvTaskIsTaskSuspended+0x60>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d005      	beq.n	8008436 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800842e:	2b00      	cmp	r3, #0
 8008430:	d101      	bne.n	8008436 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8008432:	2301      	movs	r3, #1
 8008434:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008436:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8008438:	4618      	mov	r0, r3
 800843a:	371c      	adds	r7, #28
 800843c:	46bd      	mov	sp, r7
 800843e:	bc80      	pop	{r7}
 8008440:	4770      	bx	lr
 8008442:	bf00      	nop
 8008444:	200006ec 	.word	0x200006ec
 8008448:	200006c0 	.word	0x200006c0

0800844c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800844c:	b580      	push	{r7, lr}
 800844e:	b084      	sub	sp, #16
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d10b      	bne.n	8008476 <vTaskResume+0x2a>
	__asm volatile
 800845e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008462:	f383 8811 	msr	BASEPRI, r3
 8008466:	f3bf 8f6f 	isb	sy
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	60bb      	str	r3, [r7, #8]
}
 8008470:	bf00      	nop
 8008472:	bf00      	nop
 8008474:	e7fd      	b.n	8008472 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8008476:	4b20      	ldr	r3, [pc, #128]	@ (80084f8 <vTaskResume+0xac>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	68fa      	ldr	r2, [r7, #12]
 800847c:	429a      	cmp	r2, r3
 800847e:	d037      	beq.n	80084f0 <vTaskResume+0xa4>
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d034      	beq.n	80084f0 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8008486:	f000 ff71 	bl	800936c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	f7ff ffac 	bl	80083e8 <prvTaskIsTaskSuspended>
 8008490:	4603      	mov	r3, r0
 8008492:	2b00      	cmp	r3, #0
 8008494:	d02a      	beq.n	80084ec <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	3304      	adds	r3, #4
 800849a:	4618      	mov	r0, r3
 800849c:	f7fe ff74 	bl	8007388 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084a4:	2201      	movs	r2, #1
 80084a6:	409a      	lsls	r2, r3
 80084a8:	4b14      	ldr	r3, [pc, #80]	@ (80084fc <vTaskResume+0xb0>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4313      	orrs	r3, r2
 80084ae:	4a13      	ldr	r2, [pc, #76]	@ (80084fc <vTaskResume+0xb0>)
 80084b0:	6013      	str	r3, [r2, #0]
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084b6:	4613      	mov	r3, r2
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	4413      	add	r3, r2
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	4a10      	ldr	r2, [pc, #64]	@ (8008500 <vTaskResume+0xb4>)
 80084c0:	441a      	add	r2, r3
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	3304      	adds	r3, #4
 80084c6:	4619      	mov	r1, r3
 80084c8:	4610      	mov	r0, r2
 80084ca:	f7fe ff02 	bl	80072d2 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084d2:	4b09      	ldr	r3, [pc, #36]	@ (80084f8 <vTaskResume+0xac>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084d8:	429a      	cmp	r2, r3
 80084da:	d307      	bcc.n	80084ec <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 80084dc:	4b09      	ldr	r3, [pc, #36]	@ (8008504 <vTaskResume+0xb8>)
 80084de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084e2:	601a      	str	r2, [r3, #0]
 80084e4:	f3bf 8f4f 	dsb	sy
 80084e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80084ec:	f000 ff6e 	bl	80093cc <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80084f0:	bf00      	nop
 80084f2:	3710      	adds	r7, #16
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}
 80084f8:	20000614 	.word	0x20000614
 80084fc:	20000708 	.word	0x20000708
 8008500:	20000618 	.word	0x20000618
 8008504:	e000ed04 	.word	0xe000ed04

08008508 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b08a      	sub	sp, #40	@ 0x28
 800850c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800850e:	2300      	movs	r3, #0
 8008510:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008512:	2300      	movs	r3, #0
 8008514:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008516:	463a      	mov	r2, r7
 8008518:	1d39      	adds	r1, r7, #4
 800851a:	f107 0308 	add.w	r3, r7, #8
 800851e:	4618      	mov	r0, r3
 8008520:	f7f8 ff72 	bl	8001408 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008524:	6839      	ldr	r1, [r7, #0]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	68ba      	ldr	r2, [r7, #8]
 800852a:	9202      	str	r2, [sp, #8]
 800852c:	9301      	str	r3, [sp, #4]
 800852e:	2300      	movs	r3, #0
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	2300      	movs	r3, #0
 8008534:	460a      	mov	r2, r1
 8008536:	4921      	ldr	r1, [pc, #132]	@ (80085bc <vTaskStartScheduler+0xb4>)
 8008538:	4821      	ldr	r0, [pc, #132]	@ (80085c0 <vTaskStartScheduler+0xb8>)
 800853a:	f7ff fcdc 	bl	8007ef6 <xTaskCreateStatic>
 800853e:	4603      	mov	r3, r0
 8008540:	4a20      	ldr	r2, [pc, #128]	@ (80085c4 <vTaskStartScheduler+0xbc>)
 8008542:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008544:	4b1f      	ldr	r3, [pc, #124]	@ (80085c4 <vTaskStartScheduler+0xbc>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d002      	beq.n	8008552 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800854c:	2301      	movs	r3, #1
 800854e:	617b      	str	r3, [r7, #20]
 8008550:	e001      	b.n	8008556 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008552:	2300      	movs	r3, #0
 8008554:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	2b01      	cmp	r3, #1
 800855a:	d11b      	bne.n	8008594 <vTaskStartScheduler+0x8c>
	__asm volatile
 800855c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008560:	f383 8811 	msr	BASEPRI, r3
 8008564:	f3bf 8f6f 	isb	sy
 8008568:	f3bf 8f4f 	dsb	sy
 800856c:	613b      	str	r3, [r7, #16]
}
 800856e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008570:	4b15      	ldr	r3, [pc, #84]	@ (80085c8 <vTaskStartScheduler+0xc0>)
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	334c      	adds	r3, #76	@ 0x4c
 8008576:	4a15      	ldr	r2, [pc, #84]	@ (80085cc <vTaskStartScheduler+0xc4>)
 8008578:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800857a:	4b15      	ldr	r3, [pc, #84]	@ (80085d0 <vTaskStartScheduler+0xc8>)
 800857c:	f04f 32ff 	mov.w	r2, #4294967295
 8008580:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008582:	4b14      	ldr	r3, [pc, #80]	@ (80085d4 <vTaskStartScheduler+0xcc>)
 8008584:	2201      	movs	r2, #1
 8008586:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008588:	4b13      	ldr	r3, [pc, #76]	@ (80085d8 <vTaskStartScheduler+0xd0>)
 800858a:	2200      	movs	r2, #0
 800858c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800858e:	f000 fe7b 	bl	8009288 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008592:	e00f      	b.n	80085b4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800859a:	d10b      	bne.n	80085b4 <vTaskStartScheduler+0xac>
	__asm volatile
 800859c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a0:	f383 8811 	msr	BASEPRI, r3
 80085a4:	f3bf 8f6f 	isb	sy
 80085a8:	f3bf 8f4f 	dsb	sy
 80085ac:	60fb      	str	r3, [r7, #12]
}
 80085ae:	bf00      	nop
 80085b0:	bf00      	nop
 80085b2:	e7fd      	b.n	80085b0 <vTaskStartScheduler+0xa8>
}
 80085b4:	bf00      	nop
 80085b6:	3718      	adds	r7, #24
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}
 80085bc:	0800a84c 	.word	0x0800a84c
 80085c0:	08008b8d 	.word	0x08008b8d
 80085c4:	20000724 	.word	0x20000724
 80085c8:	20000614 	.word	0x20000614
 80085cc:	20000034 	.word	0x20000034
 80085d0:	20000720 	.word	0x20000720
 80085d4:	2000070c 	.word	0x2000070c
 80085d8:	20000704 	.word	0x20000704

080085dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80085dc:	b480      	push	{r7}
 80085de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80085e0:	4b04      	ldr	r3, [pc, #16]	@ (80085f4 <vTaskSuspendAll+0x18>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	3301      	adds	r3, #1
 80085e6:	4a03      	ldr	r2, [pc, #12]	@ (80085f4 <vTaskSuspendAll+0x18>)
 80085e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80085ea:	bf00      	nop
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bc80      	pop	{r7}
 80085f0:	4770      	bx	lr
 80085f2:	bf00      	nop
 80085f4:	20000728 	.word	0x20000728

080085f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b084      	sub	sp, #16
 80085fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80085fe:	2300      	movs	r3, #0
 8008600:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008602:	2300      	movs	r3, #0
 8008604:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008606:	4b42      	ldr	r3, [pc, #264]	@ (8008710 <xTaskResumeAll+0x118>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d10b      	bne.n	8008626 <xTaskResumeAll+0x2e>
	__asm volatile
 800860e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008612:	f383 8811 	msr	BASEPRI, r3
 8008616:	f3bf 8f6f 	isb	sy
 800861a:	f3bf 8f4f 	dsb	sy
 800861e:	603b      	str	r3, [r7, #0]
}
 8008620:	bf00      	nop
 8008622:	bf00      	nop
 8008624:	e7fd      	b.n	8008622 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008626:	f000 fea1 	bl	800936c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800862a:	4b39      	ldr	r3, [pc, #228]	@ (8008710 <xTaskResumeAll+0x118>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	3b01      	subs	r3, #1
 8008630:	4a37      	ldr	r2, [pc, #220]	@ (8008710 <xTaskResumeAll+0x118>)
 8008632:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008634:	4b36      	ldr	r3, [pc, #216]	@ (8008710 <xTaskResumeAll+0x118>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d161      	bne.n	8008700 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800863c:	4b35      	ldr	r3, [pc, #212]	@ (8008714 <xTaskResumeAll+0x11c>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d05d      	beq.n	8008700 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008644:	e02e      	b.n	80086a4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008646:	4b34      	ldr	r3, [pc, #208]	@ (8008718 <xTaskResumeAll+0x120>)
 8008648:	68db      	ldr	r3, [r3, #12]
 800864a:	68db      	ldr	r3, [r3, #12]
 800864c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	3318      	adds	r3, #24
 8008652:	4618      	mov	r0, r3
 8008654:	f7fe fe98 	bl	8007388 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	3304      	adds	r3, #4
 800865c:	4618      	mov	r0, r3
 800865e:	f7fe fe93 	bl	8007388 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008666:	2201      	movs	r2, #1
 8008668:	409a      	lsls	r2, r3
 800866a:	4b2c      	ldr	r3, [pc, #176]	@ (800871c <xTaskResumeAll+0x124>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4313      	orrs	r3, r2
 8008670:	4a2a      	ldr	r2, [pc, #168]	@ (800871c <xTaskResumeAll+0x124>)
 8008672:	6013      	str	r3, [r2, #0]
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008678:	4613      	mov	r3, r2
 800867a:	009b      	lsls	r3, r3, #2
 800867c:	4413      	add	r3, r2
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	4a27      	ldr	r2, [pc, #156]	@ (8008720 <xTaskResumeAll+0x128>)
 8008682:	441a      	add	r2, r3
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	3304      	adds	r3, #4
 8008688:	4619      	mov	r1, r3
 800868a:	4610      	mov	r0, r2
 800868c:	f7fe fe21 	bl	80072d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008694:	4b23      	ldr	r3, [pc, #140]	@ (8008724 <xTaskResumeAll+0x12c>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800869a:	429a      	cmp	r2, r3
 800869c:	d302      	bcc.n	80086a4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800869e:	4b22      	ldr	r3, [pc, #136]	@ (8008728 <xTaskResumeAll+0x130>)
 80086a0:	2201      	movs	r2, #1
 80086a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80086a4:	4b1c      	ldr	r3, [pc, #112]	@ (8008718 <xTaskResumeAll+0x120>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d1cc      	bne.n	8008646 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d001      	beq.n	80086b6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80086b2:	f000 fb27 	bl	8008d04 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80086b6:	4b1d      	ldr	r3, [pc, #116]	@ (800872c <xTaskResumeAll+0x134>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d010      	beq.n	80086e4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80086c2:	f000 f837 	bl	8008734 <xTaskIncrementTick>
 80086c6:	4603      	mov	r3, r0
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d002      	beq.n	80086d2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80086cc:	4b16      	ldr	r3, [pc, #88]	@ (8008728 <xTaskResumeAll+0x130>)
 80086ce:	2201      	movs	r2, #1
 80086d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	3b01      	subs	r3, #1
 80086d6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d1f1      	bne.n	80086c2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80086de:	4b13      	ldr	r3, [pc, #76]	@ (800872c <xTaskResumeAll+0x134>)
 80086e0:	2200      	movs	r2, #0
 80086e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80086e4:	4b10      	ldr	r3, [pc, #64]	@ (8008728 <xTaskResumeAll+0x130>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d009      	beq.n	8008700 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80086ec:	2301      	movs	r3, #1
 80086ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80086f0:	4b0f      	ldr	r3, [pc, #60]	@ (8008730 <xTaskResumeAll+0x138>)
 80086f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086f6:	601a      	str	r2, [r3, #0]
 80086f8:	f3bf 8f4f 	dsb	sy
 80086fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008700:	f000 fe64 	bl	80093cc <vPortExitCritical>

	return xAlreadyYielded;
 8008704:	68bb      	ldr	r3, [r7, #8]
}
 8008706:	4618      	mov	r0, r3
 8008708:	3710      	adds	r7, #16
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
 800870e:	bf00      	nop
 8008710:	20000728 	.word	0x20000728
 8008714:	20000700 	.word	0x20000700
 8008718:	200006c0 	.word	0x200006c0
 800871c:	20000708 	.word	0x20000708
 8008720:	20000618 	.word	0x20000618
 8008724:	20000614 	.word	0x20000614
 8008728:	20000714 	.word	0x20000714
 800872c:	20000710 	.word	0x20000710
 8008730:	e000ed04 	.word	0xe000ed04

08008734 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b086      	sub	sp, #24
 8008738:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800873a:	2300      	movs	r3, #0
 800873c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800873e:	4b4f      	ldr	r3, [pc, #316]	@ (800887c <xTaskIncrementTick+0x148>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	2b00      	cmp	r3, #0
 8008744:	f040 808f 	bne.w	8008866 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008748:	4b4d      	ldr	r3, [pc, #308]	@ (8008880 <xTaskIncrementTick+0x14c>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	3301      	adds	r3, #1
 800874e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008750:	4a4b      	ldr	r2, [pc, #300]	@ (8008880 <xTaskIncrementTick+0x14c>)
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d121      	bne.n	80087a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800875c:	4b49      	ldr	r3, [pc, #292]	@ (8008884 <xTaskIncrementTick+0x150>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d00b      	beq.n	800877e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876a:	f383 8811 	msr	BASEPRI, r3
 800876e:	f3bf 8f6f 	isb	sy
 8008772:	f3bf 8f4f 	dsb	sy
 8008776:	603b      	str	r3, [r7, #0]
}
 8008778:	bf00      	nop
 800877a:	bf00      	nop
 800877c:	e7fd      	b.n	800877a <xTaskIncrementTick+0x46>
 800877e:	4b41      	ldr	r3, [pc, #260]	@ (8008884 <xTaskIncrementTick+0x150>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	60fb      	str	r3, [r7, #12]
 8008784:	4b40      	ldr	r3, [pc, #256]	@ (8008888 <xTaskIncrementTick+0x154>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a3e      	ldr	r2, [pc, #248]	@ (8008884 <xTaskIncrementTick+0x150>)
 800878a:	6013      	str	r3, [r2, #0]
 800878c:	4a3e      	ldr	r2, [pc, #248]	@ (8008888 <xTaskIncrementTick+0x154>)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	6013      	str	r3, [r2, #0]
 8008792:	4b3e      	ldr	r3, [pc, #248]	@ (800888c <xTaskIncrementTick+0x158>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	3301      	adds	r3, #1
 8008798:	4a3c      	ldr	r2, [pc, #240]	@ (800888c <xTaskIncrementTick+0x158>)
 800879a:	6013      	str	r3, [r2, #0]
 800879c:	f000 fab2 	bl	8008d04 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80087a0:	4b3b      	ldr	r3, [pc, #236]	@ (8008890 <xTaskIncrementTick+0x15c>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	693a      	ldr	r2, [r7, #16]
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d348      	bcc.n	800883c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80087aa:	4b36      	ldr	r3, [pc, #216]	@ (8008884 <xTaskIncrementTick+0x150>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d104      	bne.n	80087be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087b4:	4b36      	ldr	r3, [pc, #216]	@ (8008890 <xTaskIncrementTick+0x15c>)
 80087b6:	f04f 32ff 	mov.w	r2, #4294967295
 80087ba:	601a      	str	r2, [r3, #0]
					break;
 80087bc:	e03e      	b.n	800883c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087be:	4b31      	ldr	r3, [pc, #196]	@ (8008884 <xTaskIncrementTick+0x150>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	68db      	ldr	r3, [r3, #12]
 80087c4:	68db      	ldr	r3, [r3, #12]
 80087c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	685b      	ldr	r3, [r3, #4]
 80087cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80087ce:	693a      	ldr	r2, [r7, #16]
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	429a      	cmp	r2, r3
 80087d4:	d203      	bcs.n	80087de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80087d6:	4a2e      	ldr	r2, [pc, #184]	@ (8008890 <xTaskIncrementTick+0x15c>)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80087dc:	e02e      	b.n	800883c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	3304      	adds	r3, #4
 80087e2:	4618      	mov	r0, r3
 80087e4:	f7fe fdd0 	bl	8007388 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d004      	beq.n	80087fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	3318      	adds	r3, #24
 80087f4:	4618      	mov	r0, r3
 80087f6:	f7fe fdc7 	bl	8007388 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087fe:	2201      	movs	r2, #1
 8008800:	409a      	lsls	r2, r3
 8008802:	4b24      	ldr	r3, [pc, #144]	@ (8008894 <xTaskIncrementTick+0x160>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4313      	orrs	r3, r2
 8008808:	4a22      	ldr	r2, [pc, #136]	@ (8008894 <xTaskIncrementTick+0x160>)
 800880a:	6013      	str	r3, [r2, #0]
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008810:	4613      	mov	r3, r2
 8008812:	009b      	lsls	r3, r3, #2
 8008814:	4413      	add	r3, r2
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	4a1f      	ldr	r2, [pc, #124]	@ (8008898 <xTaskIncrementTick+0x164>)
 800881a:	441a      	add	r2, r3
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	3304      	adds	r3, #4
 8008820:	4619      	mov	r1, r3
 8008822:	4610      	mov	r0, r2
 8008824:	f7fe fd55 	bl	80072d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800882c:	4b1b      	ldr	r3, [pc, #108]	@ (800889c <xTaskIncrementTick+0x168>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008832:	429a      	cmp	r2, r3
 8008834:	d3b9      	bcc.n	80087aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008836:	2301      	movs	r3, #1
 8008838:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800883a:	e7b6      	b.n	80087aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800883c:	4b17      	ldr	r3, [pc, #92]	@ (800889c <xTaskIncrementTick+0x168>)
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008842:	4915      	ldr	r1, [pc, #84]	@ (8008898 <xTaskIncrementTick+0x164>)
 8008844:	4613      	mov	r3, r2
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	4413      	add	r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	440b      	add	r3, r1
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	2b01      	cmp	r3, #1
 8008852:	d901      	bls.n	8008858 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008854:	2301      	movs	r3, #1
 8008856:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008858:	4b11      	ldr	r3, [pc, #68]	@ (80088a0 <xTaskIncrementTick+0x16c>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d007      	beq.n	8008870 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008860:	2301      	movs	r3, #1
 8008862:	617b      	str	r3, [r7, #20]
 8008864:	e004      	b.n	8008870 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008866:	4b0f      	ldr	r3, [pc, #60]	@ (80088a4 <xTaskIncrementTick+0x170>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	3301      	adds	r3, #1
 800886c:	4a0d      	ldr	r2, [pc, #52]	@ (80088a4 <xTaskIncrementTick+0x170>)
 800886e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008870:	697b      	ldr	r3, [r7, #20]
}
 8008872:	4618      	mov	r0, r3
 8008874:	3718      	adds	r7, #24
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop
 800887c:	20000728 	.word	0x20000728
 8008880:	20000704 	.word	0x20000704
 8008884:	200006b8 	.word	0x200006b8
 8008888:	200006bc 	.word	0x200006bc
 800888c:	20000718 	.word	0x20000718
 8008890:	20000720 	.word	0x20000720
 8008894:	20000708 	.word	0x20000708
 8008898:	20000618 	.word	0x20000618
 800889c:	20000614 	.word	0x20000614
 80088a0:	20000714 	.word	0x20000714
 80088a4:	20000710 	.word	0x20000710

080088a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80088a8:	b480      	push	{r7}
 80088aa:	b087      	sub	sp, #28
 80088ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80088ae:	4b29      	ldr	r3, [pc, #164]	@ (8008954 <vTaskSwitchContext+0xac>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d003      	beq.n	80088be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80088b6:	4b28      	ldr	r3, [pc, #160]	@ (8008958 <vTaskSwitchContext+0xb0>)
 80088b8:	2201      	movs	r2, #1
 80088ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80088bc:	e045      	b.n	800894a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80088be:	4b26      	ldr	r3, [pc, #152]	@ (8008958 <vTaskSwitchContext+0xb0>)
 80088c0:	2200      	movs	r2, #0
 80088c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088c4:	4b25      	ldr	r3, [pc, #148]	@ (800895c <vTaskSwitchContext+0xb4>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	fab3 f383 	clz	r3, r3
 80088d0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80088d2:	7afb      	ldrb	r3, [r7, #11]
 80088d4:	f1c3 031f 	rsb	r3, r3, #31
 80088d8:	617b      	str	r3, [r7, #20]
 80088da:	4921      	ldr	r1, [pc, #132]	@ (8008960 <vTaskSwitchContext+0xb8>)
 80088dc:	697a      	ldr	r2, [r7, #20]
 80088de:	4613      	mov	r3, r2
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	4413      	add	r3, r2
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	440b      	add	r3, r1
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d10b      	bne.n	8008906 <vTaskSwitchContext+0x5e>
	__asm volatile
 80088ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088f2:	f383 8811 	msr	BASEPRI, r3
 80088f6:	f3bf 8f6f 	isb	sy
 80088fa:	f3bf 8f4f 	dsb	sy
 80088fe:	607b      	str	r3, [r7, #4]
}
 8008900:	bf00      	nop
 8008902:	bf00      	nop
 8008904:	e7fd      	b.n	8008902 <vTaskSwitchContext+0x5a>
 8008906:	697a      	ldr	r2, [r7, #20]
 8008908:	4613      	mov	r3, r2
 800890a:	009b      	lsls	r3, r3, #2
 800890c:	4413      	add	r3, r2
 800890e:	009b      	lsls	r3, r3, #2
 8008910:	4a13      	ldr	r2, [pc, #76]	@ (8008960 <vTaskSwitchContext+0xb8>)
 8008912:	4413      	add	r3, r2
 8008914:	613b      	str	r3, [r7, #16]
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	685a      	ldr	r2, [r3, #4]
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	605a      	str	r2, [r3, #4]
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	685a      	ldr	r2, [r3, #4]
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	3308      	adds	r3, #8
 8008928:	429a      	cmp	r2, r3
 800892a:	d104      	bne.n	8008936 <vTaskSwitchContext+0x8e>
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	685a      	ldr	r2, [r3, #4]
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	605a      	str	r2, [r3, #4]
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	68db      	ldr	r3, [r3, #12]
 800893c:	4a09      	ldr	r2, [pc, #36]	@ (8008964 <vTaskSwitchContext+0xbc>)
 800893e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008940:	4b08      	ldr	r3, [pc, #32]	@ (8008964 <vTaskSwitchContext+0xbc>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	334c      	adds	r3, #76	@ 0x4c
 8008946:	4a08      	ldr	r2, [pc, #32]	@ (8008968 <vTaskSwitchContext+0xc0>)
 8008948:	6013      	str	r3, [r2, #0]
}
 800894a:	bf00      	nop
 800894c:	371c      	adds	r7, #28
 800894e:	46bd      	mov	sp, r7
 8008950:	bc80      	pop	{r7}
 8008952:	4770      	bx	lr
 8008954:	20000728 	.word	0x20000728
 8008958:	20000714 	.word	0x20000714
 800895c:	20000708 	.word	0x20000708
 8008960:	20000618 	.word	0x20000618
 8008964:	20000614 	.word	0x20000614
 8008968:	20000034 	.word	0x20000034

0800896c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d10b      	bne.n	8008994 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800897c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008980:	f383 8811 	msr	BASEPRI, r3
 8008984:	f3bf 8f6f 	isb	sy
 8008988:	f3bf 8f4f 	dsb	sy
 800898c:	60fb      	str	r3, [r7, #12]
}
 800898e:	bf00      	nop
 8008990:	bf00      	nop
 8008992:	e7fd      	b.n	8008990 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008994:	4b07      	ldr	r3, [pc, #28]	@ (80089b4 <vTaskPlaceOnEventList+0x48>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	3318      	adds	r3, #24
 800899a:	4619      	mov	r1, r3
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f7fe fcbb 	bl	8007318 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80089a2:	2101      	movs	r1, #1
 80089a4:	6838      	ldr	r0, [r7, #0]
 80089a6:	f000 fb8d 	bl	80090c4 <prvAddCurrentTaskToDelayedList>
}
 80089aa:	bf00      	nop
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	20000614 	.word	0x20000614

080089b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b086      	sub	sp, #24
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d10b      	bne.n	80089e6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80089ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d2:	f383 8811 	msr	BASEPRI, r3
 80089d6:	f3bf 8f6f 	isb	sy
 80089da:	f3bf 8f4f 	dsb	sy
 80089de:	60fb      	str	r3, [r7, #12]
}
 80089e0:	bf00      	nop
 80089e2:	bf00      	nop
 80089e4:	e7fd      	b.n	80089e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	3318      	adds	r3, #24
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7fe fccc 	bl	8007388 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089f0:	4b1d      	ldr	r3, [pc, #116]	@ (8008a68 <xTaskRemoveFromEventList+0xb0>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d11c      	bne.n	8008a32 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	3304      	adds	r3, #4
 80089fc:	4618      	mov	r0, r3
 80089fe:	f7fe fcc3 	bl	8007388 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a06:	2201      	movs	r2, #1
 8008a08:	409a      	lsls	r2, r3
 8008a0a:	4b18      	ldr	r3, [pc, #96]	@ (8008a6c <xTaskRemoveFromEventList+0xb4>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	4a16      	ldr	r2, [pc, #88]	@ (8008a6c <xTaskRemoveFromEventList+0xb4>)
 8008a12:	6013      	str	r3, [r2, #0]
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a18:	4613      	mov	r3, r2
 8008a1a:	009b      	lsls	r3, r3, #2
 8008a1c:	4413      	add	r3, r2
 8008a1e:	009b      	lsls	r3, r3, #2
 8008a20:	4a13      	ldr	r2, [pc, #76]	@ (8008a70 <xTaskRemoveFromEventList+0xb8>)
 8008a22:	441a      	add	r2, r3
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	3304      	adds	r3, #4
 8008a28:	4619      	mov	r1, r3
 8008a2a:	4610      	mov	r0, r2
 8008a2c:	f7fe fc51 	bl	80072d2 <vListInsertEnd>
 8008a30:	e005      	b.n	8008a3e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	3318      	adds	r3, #24
 8008a36:	4619      	mov	r1, r3
 8008a38:	480e      	ldr	r0, [pc, #56]	@ (8008a74 <xTaskRemoveFromEventList+0xbc>)
 8008a3a:	f7fe fc4a 	bl	80072d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a42:	4b0d      	ldr	r3, [pc, #52]	@ (8008a78 <xTaskRemoveFromEventList+0xc0>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a48:	429a      	cmp	r2, r3
 8008a4a:	d905      	bls.n	8008a58 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008a50:	4b0a      	ldr	r3, [pc, #40]	@ (8008a7c <xTaskRemoveFromEventList+0xc4>)
 8008a52:	2201      	movs	r2, #1
 8008a54:	601a      	str	r2, [r3, #0]
 8008a56:	e001      	b.n	8008a5c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008a5c:	697b      	ldr	r3, [r7, #20]
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3718      	adds	r7, #24
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}
 8008a66:	bf00      	nop
 8008a68:	20000728 	.word	0x20000728
 8008a6c:	20000708 	.word	0x20000708
 8008a70:	20000618 	.word	0x20000618
 8008a74:	200006c0 	.word	0x200006c0
 8008a78:	20000614 	.word	0x20000614
 8008a7c:	20000714 	.word	0x20000714

08008a80 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008a88:	4b06      	ldr	r3, [pc, #24]	@ (8008aa4 <vTaskInternalSetTimeOutState+0x24>)
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008a90:	4b05      	ldr	r3, [pc, #20]	@ (8008aa8 <vTaskInternalSetTimeOutState+0x28>)
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	605a      	str	r2, [r3, #4]
}
 8008a98:	bf00      	nop
 8008a9a:	370c      	adds	r7, #12
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bc80      	pop	{r7}
 8008aa0:	4770      	bx	lr
 8008aa2:	bf00      	nop
 8008aa4:	20000718 	.word	0x20000718
 8008aa8:	20000704 	.word	0x20000704

08008aac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b088      	sub	sp, #32
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d10b      	bne.n	8008ad4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac0:	f383 8811 	msr	BASEPRI, r3
 8008ac4:	f3bf 8f6f 	isb	sy
 8008ac8:	f3bf 8f4f 	dsb	sy
 8008acc:	613b      	str	r3, [r7, #16]
}
 8008ace:	bf00      	nop
 8008ad0:	bf00      	nop
 8008ad2:	e7fd      	b.n	8008ad0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d10b      	bne.n	8008af2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ade:	f383 8811 	msr	BASEPRI, r3
 8008ae2:	f3bf 8f6f 	isb	sy
 8008ae6:	f3bf 8f4f 	dsb	sy
 8008aea:	60fb      	str	r3, [r7, #12]
}
 8008aec:	bf00      	nop
 8008aee:	bf00      	nop
 8008af0:	e7fd      	b.n	8008aee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008af2:	f000 fc3b 	bl	800936c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008af6:	4b1d      	ldr	r3, [pc, #116]	@ (8008b6c <xTaskCheckForTimeOut+0xc0>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	69ba      	ldr	r2, [r7, #24]
 8008b02:	1ad3      	subs	r3, r2, r3
 8008b04:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b0e:	d102      	bne.n	8008b16 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008b10:	2300      	movs	r3, #0
 8008b12:	61fb      	str	r3, [r7, #28]
 8008b14:	e023      	b.n	8008b5e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	4b15      	ldr	r3, [pc, #84]	@ (8008b70 <xTaskCheckForTimeOut+0xc4>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	d007      	beq.n	8008b32 <xTaskCheckForTimeOut+0x86>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	69ba      	ldr	r2, [r7, #24]
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d302      	bcc.n	8008b32 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	61fb      	str	r3, [r7, #28]
 8008b30:	e015      	b.n	8008b5e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	697a      	ldr	r2, [r7, #20]
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d20b      	bcs.n	8008b54 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	697b      	ldr	r3, [r7, #20]
 8008b42:	1ad2      	subs	r2, r2, r3
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f7ff ff99 	bl	8008a80 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	61fb      	str	r3, [r7, #28]
 8008b52:	e004      	b.n	8008b5e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	2200      	movs	r2, #0
 8008b58:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008b5e:	f000 fc35 	bl	80093cc <vPortExitCritical>

	return xReturn;
 8008b62:	69fb      	ldr	r3, [r7, #28]
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3720      	adds	r7, #32
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}
 8008b6c:	20000704 	.word	0x20000704
 8008b70:	20000718 	.word	0x20000718

08008b74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008b74:	b480      	push	{r7}
 8008b76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008b78:	4b03      	ldr	r3, [pc, #12]	@ (8008b88 <vTaskMissedYield+0x14>)
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	601a      	str	r2, [r3, #0]
}
 8008b7e:	bf00      	nop
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bc80      	pop	{r7}
 8008b84:	4770      	bx	lr
 8008b86:	bf00      	nop
 8008b88:	20000714 	.word	0x20000714

08008b8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b082      	sub	sp, #8
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008b94:	f000 f852 	bl	8008c3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008b98:	4b06      	ldr	r3, [pc, #24]	@ (8008bb4 <prvIdleTask+0x28>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d9f9      	bls.n	8008b94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008ba0:	4b05      	ldr	r3, [pc, #20]	@ (8008bb8 <prvIdleTask+0x2c>)
 8008ba2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ba6:	601a      	str	r2, [r3, #0]
 8008ba8:	f3bf 8f4f 	dsb	sy
 8008bac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008bb0:	e7f0      	b.n	8008b94 <prvIdleTask+0x8>
 8008bb2:	bf00      	nop
 8008bb4:	20000618 	.word	0x20000618
 8008bb8:	e000ed04 	.word	0xe000ed04

08008bbc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b082      	sub	sp, #8
 8008bc0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	607b      	str	r3, [r7, #4]
 8008bc6:	e00c      	b.n	8008be2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008bc8:	687a      	ldr	r2, [r7, #4]
 8008bca:	4613      	mov	r3, r2
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	4413      	add	r3, r2
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	4a12      	ldr	r2, [pc, #72]	@ (8008c1c <prvInitialiseTaskLists+0x60>)
 8008bd4:	4413      	add	r3, r2
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7fe fb50 	bl	800727c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	3301      	adds	r3, #1
 8008be0:	607b      	str	r3, [r7, #4]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2b05      	cmp	r3, #5
 8008be6:	d9ef      	bls.n	8008bc8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008be8:	480d      	ldr	r0, [pc, #52]	@ (8008c20 <prvInitialiseTaskLists+0x64>)
 8008bea:	f7fe fb47 	bl	800727c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008bee:	480d      	ldr	r0, [pc, #52]	@ (8008c24 <prvInitialiseTaskLists+0x68>)
 8008bf0:	f7fe fb44 	bl	800727c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008bf4:	480c      	ldr	r0, [pc, #48]	@ (8008c28 <prvInitialiseTaskLists+0x6c>)
 8008bf6:	f7fe fb41 	bl	800727c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008bfa:	480c      	ldr	r0, [pc, #48]	@ (8008c2c <prvInitialiseTaskLists+0x70>)
 8008bfc:	f7fe fb3e 	bl	800727c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008c00:	480b      	ldr	r0, [pc, #44]	@ (8008c30 <prvInitialiseTaskLists+0x74>)
 8008c02:	f7fe fb3b 	bl	800727c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008c06:	4b0b      	ldr	r3, [pc, #44]	@ (8008c34 <prvInitialiseTaskLists+0x78>)
 8008c08:	4a05      	ldr	r2, [pc, #20]	@ (8008c20 <prvInitialiseTaskLists+0x64>)
 8008c0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c38 <prvInitialiseTaskLists+0x7c>)
 8008c0e:	4a05      	ldr	r2, [pc, #20]	@ (8008c24 <prvInitialiseTaskLists+0x68>)
 8008c10:	601a      	str	r2, [r3, #0]
}
 8008c12:	bf00      	nop
 8008c14:	3708      	adds	r7, #8
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}
 8008c1a:	bf00      	nop
 8008c1c:	20000618 	.word	0x20000618
 8008c20:	20000690 	.word	0x20000690
 8008c24:	200006a4 	.word	0x200006a4
 8008c28:	200006c0 	.word	0x200006c0
 8008c2c:	200006d4 	.word	0x200006d4
 8008c30:	200006ec 	.word	0x200006ec
 8008c34:	200006b8 	.word	0x200006b8
 8008c38:	200006bc 	.word	0x200006bc

08008c3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c42:	e019      	b.n	8008c78 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008c44:	f000 fb92 	bl	800936c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c48:	4b10      	ldr	r3, [pc, #64]	@ (8008c8c <prvCheckTasksWaitingTermination+0x50>)
 8008c4a:	68db      	ldr	r3, [r3, #12]
 8008c4c:	68db      	ldr	r3, [r3, #12]
 8008c4e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	3304      	adds	r3, #4
 8008c54:	4618      	mov	r0, r3
 8008c56:	f7fe fb97 	bl	8007388 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008c90 <prvCheckTasksWaitingTermination+0x54>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	3b01      	subs	r3, #1
 8008c60:	4a0b      	ldr	r2, [pc, #44]	@ (8008c90 <prvCheckTasksWaitingTermination+0x54>)
 8008c62:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008c64:	4b0b      	ldr	r3, [pc, #44]	@ (8008c94 <prvCheckTasksWaitingTermination+0x58>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3b01      	subs	r3, #1
 8008c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8008c94 <prvCheckTasksWaitingTermination+0x58>)
 8008c6c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008c6e:	f000 fbad 	bl	80093cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 f810 	bl	8008c98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c78:	4b06      	ldr	r3, [pc, #24]	@ (8008c94 <prvCheckTasksWaitingTermination+0x58>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d1e1      	bne.n	8008c44 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008c80:	bf00      	nop
 8008c82:	bf00      	nop
 8008c84:	3708      	adds	r7, #8
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	200006d4 	.word	0x200006d4
 8008c90:	20000700 	.word	0x20000700
 8008c94:	200006e8 	.word	0x200006e8

08008c98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b084      	sub	sp, #16
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	334c      	adds	r3, #76	@ 0x4c
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f001 fc3b 	bl	800a520 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d108      	bne.n	8008cc6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f000 fd27 	bl	800970c <vPortFree>
				vPortFree( pxTCB );
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f000 fd24 	bl	800970c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008cc4:	e019      	b.n	8008cfa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d103      	bne.n	8008cd8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 fd1b 	bl	800970c <vPortFree>
	}
 8008cd6:	e010      	b.n	8008cfa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008cde:	2b02      	cmp	r3, #2
 8008ce0:	d00b      	beq.n	8008cfa <prvDeleteTCB+0x62>
	__asm volatile
 8008ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce6:	f383 8811 	msr	BASEPRI, r3
 8008cea:	f3bf 8f6f 	isb	sy
 8008cee:	f3bf 8f4f 	dsb	sy
 8008cf2:	60fb      	str	r3, [r7, #12]
}
 8008cf4:	bf00      	nop
 8008cf6:	bf00      	nop
 8008cf8:	e7fd      	b.n	8008cf6 <prvDeleteTCB+0x5e>
	}
 8008cfa:	bf00      	nop
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
	...

08008d04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d3c <prvResetNextTaskUnblockTime+0x38>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d104      	bne.n	8008d1e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008d14:	4b0a      	ldr	r3, [pc, #40]	@ (8008d40 <prvResetNextTaskUnblockTime+0x3c>)
 8008d16:	f04f 32ff 	mov.w	r2, #4294967295
 8008d1a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008d1c:	e008      	b.n	8008d30 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d1e:	4b07      	ldr	r3, [pc, #28]	@ (8008d3c <prvResetNextTaskUnblockTime+0x38>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	68db      	ldr	r3, [r3, #12]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	4a04      	ldr	r2, [pc, #16]	@ (8008d40 <prvResetNextTaskUnblockTime+0x3c>)
 8008d2e:	6013      	str	r3, [r2, #0]
}
 8008d30:	bf00      	nop
 8008d32:	370c      	adds	r7, #12
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bc80      	pop	{r7}
 8008d38:	4770      	bx	lr
 8008d3a:	bf00      	nop
 8008d3c:	200006b8 	.word	0x200006b8
 8008d40:	20000720 	.word	0x20000720

08008d44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8008d78 <xTaskGetSchedulerState+0x34>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d102      	bne.n	8008d58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008d52:	2301      	movs	r3, #1
 8008d54:	607b      	str	r3, [r7, #4]
 8008d56:	e008      	b.n	8008d6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d58:	4b08      	ldr	r3, [pc, #32]	@ (8008d7c <xTaskGetSchedulerState+0x38>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d102      	bne.n	8008d66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008d60:	2302      	movs	r3, #2
 8008d62:	607b      	str	r3, [r7, #4]
 8008d64:	e001      	b.n	8008d6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008d66:	2300      	movs	r3, #0
 8008d68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008d6a:	687b      	ldr	r3, [r7, #4]
	}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	370c      	adds	r7, #12
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bc80      	pop	{r7}
 8008d74:	4770      	bx	lr
 8008d76:	bf00      	nop
 8008d78:	2000070c 	.word	0x2000070c
 8008d7c:	20000728 	.word	0x20000728

08008d80 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b084      	sub	sp, #16
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d05e      	beq.n	8008e54 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d9a:	4b31      	ldr	r3, [pc, #196]	@ (8008e60 <xTaskPriorityInherit+0xe0>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008da0:	429a      	cmp	r2, r3
 8008da2:	d24e      	bcs.n	8008e42 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	699b      	ldr	r3, [r3, #24]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	db06      	blt.n	8008dba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dac:	4b2c      	ldr	r3, [pc, #176]	@ (8008e60 <xTaskPriorityInherit+0xe0>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008db2:	f1c3 0206 	rsb	r2, r3, #6
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	6959      	ldr	r1, [r3, #20]
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dc2:	4613      	mov	r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	4413      	add	r3, r2
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	4a26      	ldr	r2, [pc, #152]	@ (8008e64 <xTaskPriorityInherit+0xe4>)
 8008dcc:	4413      	add	r3, r2
 8008dce:	4299      	cmp	r1, r3
 8008dd0:	d12f      	bne.n	8008e32 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	3304      	adds	r3, #4
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f7fe fad6 	bl	8007388 <uxListRemove>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d10a      	bne.n	8008df8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008de6:	2201      	movs	r2, #1
 8008de8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dec:	43da      	mvns	r2, r3
 8008dee:	4b1e      	ldr	r3, [pc, #120]	@ (8008e68 <xTaskPriorityInherit+0xe8>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4013      	ands	r3, r2
 8008df4:	4a1c      	ldr	r2, [pc, #112]	@ (8008e68 <xTaskPriorityInherit+0xe8>)
 8008df6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008df8:	4b19      	ldr	r3, [pc, #100]	@ (8008e60 <xTaskPriorityInherit+0xe0>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e06:	2201      	movs	r2, #1
 8008e08:	409a      	lsls	r2, r3
 8008e0a:	4b17      	ldr	r3, [pc, #92]	@ (8008e68 <xTaskPriorityInherit+0xe8>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	4a15      	ldr	r2, [pc, #84]	@ (8008e68 <xTaskPriorityInherit+0xe8>)
 8008e12:	6013      	str	r3, [r2, #0]
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e18:	4613      	mov	r3, r2
 8008e1a:	009b      	lsls	r3, r3, #2
 8008e1c:	4413      	add	r3, r2
 8008e1e:	009b      	lsls	r3, r3, #2
 8008e20:	4a10      	ldr	r2, [pc, #64]	@ (8008e64 <xTaskPriorityInherit+0xe4>)
 8008e22:	441a      	add	r2, r3
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	3304      	adds	r3, #4
 8008e28:	4619      	mov	r1, r3
 8008e2a:	4610      	mov	r0, r2
 8008e2c:	f7fe fa51 	bl	80072d2 <vListInsertEnd>
 8008e30:	e004      	b.n	8008e3c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008e32:	4b0b      	ldr	r3, [pc, #44]	@ (8008e60 <xTaskPriorityInherit+0xe0>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	60fb      	str	r3, [r7, #12]
 8008e40:	e008      	b.n	8008e54 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008e46:	4b06      	ldr	r3, [pc, #24]	@ (8008e60 <xTaskPriorityInherit+0xe0>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d201      	bcs.n	8008e54 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008e50:	2301      	movs	r3, #1
 8008e52:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008e54:	68fb      	ldr	r3, [r7, #12]
	}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3710      	adds	r7, #16
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	20000614 	.word	0x20000614
 8008e64:	20000618 	.word	0x20000618
 8008e68:	20000708 	.word	0x20000708

08008e6c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b086      	sub	sp, #24
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d070      	beq.n	8008f64 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008e82:	4b3b      	ldr	r3, [pc, #236]	@ (8008f70 <xTaskPriorityDisinherit+0x104>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	693a      	ldr	r2, [r7, #16]
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d00b      	beq.n	8008ea4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e90:	f383 8811 	msr	BASEPRI, r3
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	f3bf 8f4f 	dsb	sy
 8008e9c:	60fb      	str	r3, [r7, #12]
}
 8008e9e:	bf00      	nop
 8008ea0:	bf00      	nop
 8008ea2:	e7fd      	b.n	8008ea0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d10b      	bne.n	8008ec4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb0:	f383 8811 	msr	BASEPRI, r3
 8008eb4:	f3bf 8f6f 	isb	sy
 8008eb8:	f3bf 8f4f 	dsb	sy
 8008ebc:	60bb      	str	r3, [r7, #8]
}
 8008ebe:	bf00      	nop
 8008ec0:	bf00      	nop
 8008ec2:	e7fd      	b.n	8008ec0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ec8:	1e5a      	subs	r2, r3, #1
 8008eca:	693b      	ldr	r3, [r7, #16]
 8008ecc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d044      	beq.n	8008f64 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d140      	bne.n	8008f64 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	3304      	adds	r3, #4
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7fe fa4e 	bl	8007388 <uxListRemove>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d115      	bne.n	8008f1e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ef6:	491f      	ldr	r1, [pc, #124]	@ (8008f74 <xTaskPriorityDisinherit+0x108>)
 8008ef8:	4613      	mov	r3, r2
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	4413      	add	r3, r2
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	440b      	add	r3, r1
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d10a      	bne.n	8008f1e <xTaskPriorityDisinherit+0xb2>
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008f12:	43da      	mvns	r2, r3
 8008f14:	4b18      	ldr	r3, [pc, #96]	@ (8008f78 <xTaskPriorityDisinherit+0x10c>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4013      	ands	r3, r2
 8008f1a:	4a17      	ldr	r2, [pc, #92]	@ (8008f78 <xTaskPriorityDisinherit+0x10c>)
 8008f1c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f2a:	f1c3 0206 	rsb	r2, r3, #6
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f36:	2201      	movs	r2, #1
 8008f38:	409a      	lsls	r2, r3
 8008f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8008f78 <xTaskPriorityDisinherit+0x10c>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	4a0d      	ldr	r2, [pc, #52]	@ (8008f78 <xTaskPriorityDisinherit+0x10c>)
 8008f42:	6013      	str	r3, [r2, #0]
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f48:	4613      	mov	r3, r2
 8008f4a:	009b      	lsls	r3, r3, #2
 8008f4c:	4413      	add	r3, r2
 8008f4e:	009b      	lsls	r3, r3, #2
 8008f50:	4a08      	ldr	r2, [pc, #32]	@ (8008f74 <xTaskPriorityDisinherit+0x108>)
 8008f52:	441a      	add	r2, r3
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	3304      	adds	r3, #4
 8008f58:	4619      	mov	r1, r3
 8008f5a:	4610      	mov	r0, r2
 8008f5c:	f7fe f9b9 	bl	80072d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008f60:	2301      	movs	r3, #1
 8008f62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008f64:	697b      	ldr	r3, [r7, #20]
	}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3718      	adds	r7, #24
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	20000614 	.word	0x20000614
 8008f74:	20000618 	.word	0x20000618
 8008f78:	20000708 	.word	0x20000708

08008f7c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b088      	sub	sp, #32
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d079      	beq.n	8009088 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008f94:	69bb      	ldr	r3, [r7, #24]
 8008f96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d10b      	bne.n	8008fb4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa0:	f383 8811 	msr	BASEPRI, r3
 8008fa4:	f3bf 8f6f 	isb	sy
 8008fa8:	f3bf 8f4f 	dsb	sy
 8008fac:	60fb      	str	r3, [r7, #12]
}
 8008fae:	bf00      	nop
 8008fb0:	bf00      	nop
 8008fb2:	e7fd      	b.n	8008fb0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008fb4:	69bb      	ldr	r3, [r7, #24]
 8008fb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fb8:	683a      	ldr	r2, [r7, #0]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d902      	bls.n	8008fc4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	61fb      	str	r3, [r7, #28]
 8008fc2:	e002      	b.n	8008fca <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008fc4:	69bb      	ldr	r3, [r7, #24]
 8008fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fc8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008fca:	69bb      	ldr	r3, [r7, #24]
 8008fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fce:	69fa      	ldr	r2, [r7, #28]
 8008fd0:	429a      	cmp	r2, r3
 8008fd2:	d059      	beq.n	8009088 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008fd4:	69bb      	ldr	r3, [r7, #24]
 8008fd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fd8:	697a      	ldr	r2, [r7, #20]
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d154      	bne.n	8009088 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008fde:	4b2c      	ldr	r3, [pc, #176]	@ (8009090 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	69ba      	ldr	r2, [r7, #24]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d10b      	bne.n	8009000 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fec:	f383 8811 	msr	BASEPRI, r3
 8008ff0:	f3bf 8f6f 	isb	sy
 8008ff4:	f3bf 8f4f 	dsb	sy
 8008ff8:	60bb      	str	r3, [r7, #8]
}
 8008ffa:	bf00      	nop
 8008ffc:	bf00      	nop
 8008ffe:	e7fd      	b.n	8008ffc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009004:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009006:	69bb      	ldr	r3, [r7, #24]
 8009008:	69fa      	ldr	r2, [r7, #28]
 800900a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800900c:	69bb      	ldr	r3, [r7, #24]
 800900e:	699b      	ldr	r3, [r3, #24]
 8009010:	2b00      	cmp	r3, #0
 8009012:	db04      	blt.n	800901e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009014:	69fb      	ldr	r3, [r7, #28]
 8009016:	f1c3 0206 	rsb	r2, r3, #6
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800901e:	69bb      	ldr	r3, [r7, #24]
 8009020:	6959      	ldr	r1, [r3, #20]
 8009022:	693a      	ldr	r2, [r7, #16]
 8009024:	4613      	mov	r3, r2
 8009026:	009b      	lsls	r3, r3, #2
 8009028:	4413      	add	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	4a19      	ldr	r2, [pc, #100]	@ (8009094 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800902e:	4413      	add	r3, r2
 8009030:	4299      	cmp	r1, r3
 8009032:	d129      	bne.n	8009088 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009034:	69bb      	ldr	r3, [r7, #24]
 8009036:	3304      	adds	r3, #4
 8009038:	4618      	mov	r0, r3
 800903a:	f7fe f9a5 	bl	8007388 <uxListRemove>
 800903e:	4603      	mov	r3, r0
 8009040:	2b00      	cmp	r3, #0
 8009042:	d10a      	bne.n	800905a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8009044:	69bb      	ldr	r3, [r7, #24]
 8009046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009048:	2201      	movs	r2, #1
 800904a:	fa02 f303 	lsl.w	r3, r2, r3
 800904e:	43da      	mvns	r2, r3
 8009050:	4b11      	ldr	r3, [pc, #68]	@ (8009098 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4013      	ands	r3, r2
 8009056:	4a10      	ldr	r2, [pc, #64]	@ (8009098 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009058:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800905a:	69bb      	ldr	r3, [r7, #24]
 800905c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800905e:	2201      	movs	r2, #1
 8009060:	409a      	lsls	r2, r3
 8009062:	4b0d      	ldr	r3, [pc, #52]	@ (8009098 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4313      	orrs	r3, r2
 8009068:	4a0b      	ldr	r2, [pc, #44]	@ (8009098 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800906a:	6013      	str	r3, [r2, #0]
 800906c:	69bb      	ldr	r3, [r7, #24]
 800906e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009070:	4613      	mov	r3, r2
 8009072:	009b      	lsls	r3, r3, #2
 8009074:	4413      	add	r3, r2
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	4a06      	ldr	r2, [pc, #24]	@ (8009094 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800907a:	441a      	add	r2, r3
 800907c:	69bb      	ldr	r3, [r7, #24]
 800907e:	3304      	adds	r3, #4
 8009080:	4619      	mov	r1, r3
 8009082:	4610      	mov	r0, r2
 8009084:	f7fe f925 	bl	80072d2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009088:	bf00      	nop
 800908a:	3720      	adds	r7, #32
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}
 8009090:	20000614 	.word	0x20000614
 8009094:	20000618 	.word	0x20000618
 8009098:	20000708 	.word	0x20000708

0800909c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800909c:	b480      	push	{r7}
 800909e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80090a0:	4b07      	ldr	r3, [pc, #28]	@ (80090c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d004      	beq.n	80090b2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80090a8:	4b05      	ldr	r3, [pc, #20]	@ (80090c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80090ae:	3201      	adds	r2, #1
 80090b0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80090b2:	4b03      	ldr	r3, [pc, #12]	@ (80090c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80090b4:	681b      	ldr	r3, [r3, #0]
	}
 80090b6:	4618      	mov	r0, r3
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bc80      	pop	{r7}
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	20000614 	.word	0x20000614

080090c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b084      	sub	sp, #16
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80090ce:	4b29      	ldr	r3, [pc, #164]	@ (8009174 <prvAddCurrentTaskToDelayedList+0xb0>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090d4:	4b28      	ldr	r3, [pc, #160]	@ (8009178 <prvAddCurrentTaskToDelayedList+0xb4>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	3304      	adds	r3, #4
 80090da:	4618      	mov	r0, r3
 80090dc:	f7fe f954 	bl	8007388 <uxListRemove>
 80090e0:	4603      	mov	r3, r0
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d10b      	bne.n	80090fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80090e6:	4b24      	ldr	r3, [pc, #144]	@ (8009178 <prvAddCurrentTaskToDelayedList+0xb4>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ec:	2201      	movs	r2, #1
 80090ee:	fa02 f303 	lsl.w	r3, r2, r3
 80090f2:	43da      	mvns	r2, r3
 80090f4:	4b21      	ldr	r3, [pc, #132]	@ (800917c <prvAddCurrentTaskToDelayedList+0xb8>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4013      	ands	r3, r2
 80090fa:	4a20      	ldr	r2, [pc, #128]	@ (800917c <prvAddCurrentTaskToDelayedList+0xb8>)
 80090fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009104:	d10a      	bne.n	800911c <prvAddCurrentTaskToDelayedList+0x58>
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d007      	beq.n	800911c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800910c:	4b1a      	ldr	r3, [pc, #104]	@ (8009178 <prvAddCurrentTaskToDelayedList+0xb4>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	3304      	adds	r3, #4
 8009112:	4619      	mov	r1, r3
 8009114:	481a      	ldr	r0, [pc, #104]	@ (8009180 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009116:	f7fe f8dc 	bl	80072d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800911a:	e026      	b.n	800916a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	4413      	add	r3, r2
 8009122:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009124:	4b14      	ldr	r3, [pc, #80]	@ (8009178 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	68ba      	ldr	r2, [r7, #8]
 800912a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800912c:	68ba      	ldr	r2, [r7, #8]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	429a      	cmp	r2, r3
 8009132:	d209      	bcs.n	8009148 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009134:	4b13      	ldr	r3, [pc, #76]	@ (8009184 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	4b0f      	ldr	r3, [pc, #60]	@ (8009178 <prvAddCurrentTaskToDelayedList+0xb4>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	3304      	adds	r3, #4
 800913e:	4619      	mov	r1, r3
 8009140:	4610      	mov	r0, r2
 8009142:	f7fe f8e9 	bl	8007318 <vListInsert>
}
 8009146:	e010      	b.n	800916a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009148:	4b0f      	ldr	r3, [pc, #60]	@ (8009188 <prvAddCurrentTaskToDelayedList+0xc4>)
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	4b0a      	ldr	r3, [pc, #40]	@ (8009178 <prvAddCurrentTaskToDelayedList+0xb4>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	3304      	adds	r3, #4
 8009152:	4619      	mov	r1, r3
 8009154:	4610      	mov	r0, r2
 8009156:	f7fe f8df 	bl	8007318 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800915a:	4b0c      	ldr	r3, [pc, #48]	@ (800918c <prvAddCurrentTaskToDelayedList+0xc8>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	68ba      	ldr	r2, [r7, #8]
 8009160:	429a      	cmp	r2, r3
 8009162:	d202      	bcs.n	800916a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009164:	4a09      	ldr	r2, [pc, #36]	@ (800918c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	6013      	str	r3, [r2, #0]
}
 800916a:	bf00      	nop
 800916c:	3710      	adds	r7, #16
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}
 8009172:	bf00      	nop
 8009174:	20000704 	.word	0x20000704
 8009178:	20000614 	.word	0x20000614
 800917c:	20000708 	.word	0x20000708
 8009180:	200006ec 	.word	0x200006ec
 8009184:	200006bc 	.word	0x200006bc
 8009188:	200006b8 	.word	0x200006b8
 800918c:	20000720 	.word	0x20000720

08009190 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009190:	b480      	push	{r7}
 8009192:	b085      	sub	sp, #20
 8009194:	af00      	add	r7, sp, #0
 8009196:	60f8      	str	r0, [r7, #12]
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	3b04      	subs	r3, #4
 80091a0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80091a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	3b04      	subs	r3, #4
 80091ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	f023 0201 	bic.w	r2, r3, #1
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	3b04      	subs	r3, #4
 80091be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80091c0:	4a08      	ldr	r2, [pc, #32]	@ (80091e4 <pxPortInitialiseStack+0x54>)
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	3b14      	subs	r3, #20
 80091ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80091cc:	687a      	ldr	r2, [r7, #4]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	3b20      	subs	r3, #32
 80091d6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80091d8:	68fb      	ldr	r3, [r7, #12]
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3714      	adds	r7, #20
 80091de:	46bd      	mov	sp, r7
 80091e0:	bc80      	pop	{r7}
 80091e2:	4770      	bx	lr
 80091e4:	080091e9 	.word	0x080091e9

080091e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80091e8:	b480      	push	{r7}
 80091ea:	b085      	sub	sp, #20
 80091ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80091ee:	2300      	movs	r3, #0
 80091f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80091f2:	4b12      	ldr	r3, [pc, #72]	@ (800923c <prvTaskExitError+0x54>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091fa:	d00b      	beq.n	8009214 <prvTaskExitError+0x2c>
	__asm volatile
 80091fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009200:	f383 8811 	msr	BASEPRI, r3
 8009204:	f3bf 8f6f 	isb	sy
 8009208:	f3bf 8f4f 	dsb	sy
 800920c:	60fb      	str	r3, [r7, #12]
}
 800920e:	bf00      	nop
 8009210:	bf00      	nop
 8009212:	e7fd      	b.n	8009210 <prvTaskExitError+0x28>
	__asm volatile
 8009214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009218:	f383 8811 	msr	BASEPRI, r3
 800921c:	f3bf 8f6f 	isb	sy
 8009220:	f3bf 8f4f 	dsb	sy
 8009224:	60bb      	str	r3, [r7, #8]
}
 8009226:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009228:	bf00      	nop
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d0fc      	beq.n	800922a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009230:	bf00      	nop
 8009232:	bf00      	nop
 8009234:	3714      	adds	r7, #20
 8009236:	46bd      	mov	sp, r7
 8009238:	bc80      	pop	{r7}
 800923a:	4770      	bx	lr
 800923c:	20000010 	.word	0x20000010

08009240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009240:	4b07      	ldr	r3, [pc, #28]	@ (8009260 <pxCurrentTCBConst2>)
 8009242:	6819      	ldr	r1, [r3, #0]
 8009244:	6808      	ldr	r0, [r1, #0]
 8009246:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800924a:	f380 8809 	msr	PSP, r0
 800924e:	f3bf 8f6f 	isb	sy
 8009252:	f04f 0000 	mov.w	r0, #0
 8009256:	f380 8811 	msr	BASEPRI, r0
 800925a:	f04e 0e0d 	orr.w	lr, lr, #13
 800925e:	4770      	bx	lr

08009260 <pxCurrentTCBConst2>:
 8009260:	20000614 	.word	0x20000614
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009264:	bf00      	nop
 8009266:	bf00      	nop

08009268 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009268:	4806      	ldr	r0, [pc, #24]	@ (8009284 <prvPortStartFirstTask+0x1c>)
 800926a:	6800      	ldr	r0, [r0, #0]
 800926c:	6800      	ldr	r0, [r0, #0]
 800926e:	f380 8808 	msr	MSP, r0
 8009272:	b662      	cpsie	i
 8009274:	b661      	cpsie	f
 8009276:	f3bf 8f4f 	dsb	sy
 800927a:	f3bf 8f6f 	isb	sy
 800927e:	df00      	svc	0
 8009280:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009282:	bf00      	nop
 8009284:	e000ed08 	.word	0xe000ed08

08009288 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b084      	sub	sp, #16
 800928c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800928e:	4b32      	ldr	r3, [pc, #200]	@ (8009358 <xPortStartScheduler+0xd0>)
 8009290:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	781b      	ldrb	r3, [r3, #0]
 8009296:	b2db      	uxtb	r3, r3
 8009298:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	22ff      	movs	r2, #255	@ 0xff
 800929e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	781b      	ldrb	r3, [r3, #0]
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092a8:	78fb      	ldrb	r3, [r7, #3]
 80092aa:	b2db      	uxtb	r3, r3
 80092ac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80092b0:	b2da      	uxtb	r2, r3
 80092b2:	4b2a      	ldr	r3, [pc, #168]	@ (800935c <xPortStartScheduler+0xd4>)
 80092b4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80092b6:	4b2a      	ldr	r3, [pc, #168]	@ (8009360 <xPortStartScheduler+0xd8>)
 80092b8:	2207      	movs	r2, #7
 80092ba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092bc:	e009      	b.n	80092d2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80092be:	4b28      	ldr	r3, [pc, #160]	@ (8009360 <xPortStartScheduler+0xd8>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	3b01      	subs	r3, #1
 80092c4:	4a26      	ldr	r2, [pc, #152]	@ (8009360 <xPortStartScheduler+0xd8>)
 80092c6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80092c8:	78fb      	ldrb	r3, [r7, #3]
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	005b      	lsls	r3, r3, #1
 80092ce:	b2db      	uxtb	r3, r3
 80092d0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092d2:	78fb      	ldrb	r3, [r7, #3]
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092da:	2b80      	cmp	r3, #128	@ 0x80
 80092dc:	d0ef      	beq.n	80092be <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80092de:	4b20      	ldr	r3, [pc, #128]	@ (8009360 <xPortStartScheduler+0xd8>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f1c3 0307 	rsb	r3, r3, #7
 80092e6:	2b04      	cmp	r3, #4
 80092e8:	d00b      	beq.n	8009302 <xPortStartScheduler+0x7a>
	__asm volatile
 80092ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ee:	f383 8811 	msr	BASEPRI, r3
 80092f2:	f3bf 8f6f 	isb	sy
 80092f6:	f3bf 8f4f 	dsb	sy
 80092fa:	60bb      	str	r3, [r7, #8]
}
 80092fc:	bf00      	nop
 80092fe:	bf00      	nop
 8009300:	e7fd      	b.n	80092fe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009302:	4b17      	ldr	r3, [pc, #92]	@ (8009360 <xPortStartScheduler+0xd8>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	021b      	lsls	r3, r3, #8
 8009308:	4a15      	ldr	r2, [pc, #84]	@ (8009360 <xPortStartScheduler+0xd8>)
 800930a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800930c:	4b14      	ldr	r3, [pc, #80]	@ (8009360 <xPortStartScheduler+0xd8>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009314:	4a12      	ldr	r2, [pc, #72]	@ (8009360 <xPortStartScheduler+0xd8>)
 8009316:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	b2da      	uxtb	r2, r3
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009320:	4b10      	ldr	r3, [pc, #64]	@ (8009364 <xPortStartScheduler+0xdc>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a0f      	ldr	r2, [pc, #60]	@ (8009364 <xPortStartScheduler+0xdc>)
 8009326:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800932a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800932c:	4b0d      	ldr	r3, [pc, #52]	@ (8009364 <xPortStartScheduler+0xdc>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a0c      	ldr	r2, [pc, #48]	@ (8009364 <xPortStartScheduler+0xdc>)
 8009332:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009336:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009338:	f000 f8b8 	bl	80094ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800933c:	4b0a      	ldr	r3, [pc, #40]	@ (8009368 <xPortStartScheduler+0xe0>)
 800933e:	2200      	movs	r2, #0
 8009340:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009342:	f7ff ff91 	bl	8009268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009346:	f7ff faaf 	bl	80088a8 <vTaskSwitchContext>
	prvTaskExitError();
 800934a:	f7ff ff4d 	bl	80091e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800934e:	2300      	movs	r3, #0
}
 8009350:	4618      	mov	r0, r3
 8009352:	3710      	adds	r7, #16
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}
 8009358:	e000e400 	.word	0xe000e400
 800935c:	2000072c 	.word	0x2000072c
 8009360:	20000730 	.word	0x20000730
 8009364:	e000ed20 	.word	0xe000ed20
 8009368:	20000010 	.word	0x20000010

0800936c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800936c:	b480      	push	{r7}
 800936e:	b083      	sub	sp, #12
 8009370:	af00      	add	r7, sp, #0
	__asm volatile
 8009372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009376:	f383 8811 	msr	BASEPRI, r3
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	f3bf 8f4f 	dsb	sy
 8009382:	607b      	str	r3, [r7, #4]
}
 8009384:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009386:	4b0f      	ldr	r3, [pc, #60]	@ (80093c4 <vPortEnterCritical+0x58>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	3301      	adds	r3, #1
 800938c:	4a0d      	ldr	r2, [pc, #52]	@ (80093c4 <vPortEnterCritical+0x58>)
 800938e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009390:	4b0c      	ldr	r3, [pc, #48]	@ (80093c4 <vPortEnterCritical+0x58>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	2b01      	cmp	r3, #1
 8009396:	d110      	bne.n	80093ba <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009398:	4b0b      	ldr	r3, [pc, #44]	@ (80093c8 <vPortEnterCritical+0x5c>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	b2db      	uxtb	r3, r3
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d00b      	beq.n	80093ba <vPortEnterCritical+0x4e>
	__asm volatile
 80093a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a6:	f383 8811 	msr	BASEPRI, r3
 80093aa:	f3bf 8f6f 	isb	sy
 80093ae:	f3bf 8f4f 	dsb	sy
 80093b2:	603b      	str	r3, [r7, #0]
}
 80093b4:	bf00      	nop
 80093b6:	bf00      	nop
 80093b8:	e7fd      	b.n	80093b6 <vPortEnterCritical+0x4a>
	}
}
 80093ba:	bf00      	nop
 80093bc:	370c      	adds	r7, #12
 80093be:	46bd      	mov	sp, r7
 80093c0:	bc80      	pop	{r7}
 80093c2:	4770      	bx	lr
 80093c4:	20000010 	.word	0x20000010
 80093c8:	e000ed04 	.word	0xe000ed04

080093cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80093cc:	b480      	push	{r7}
 80093ce:	b083      	sub	sp, #12
 80093d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80093d2:	4b12      	ldr	r3, [pc, #72]	@ (800941c <vPortExitCritical+0x50>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10b      	bne.n	80093f2 <vPortExitCritical+0x26>
	__asm volatile
 80093da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093de:	f383 8811 	msr	BASEPRI, r3
 80093e2:	f3bf 8f6f 	isb	sy
 80093e6:	f3bf 8f4f 	dsb	sy
 80093ea:	607b      	str	r3, [r7, #4]
}
 80093ec:	bf00      	nop
 80093ee:	bf00      	nop
 80093f0:	e7fd      	b.n	80093ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80093f2:	4b0a      	ldr	r3, [pc, #40]	@ (800941c <vPortExitCritical+0x50>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	3b01      	subs	r3, #1
 80093f8:	4a08      	ldr	r2, [pc, #32]	@ (800941c <vPortExitCritical+0x50>)
 80093fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80093fc:	4b07      	ldr	r3, [pc, #28]	@ (800941c <vPortExitCritical+0x50>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d105      	bne.n	8009410 <vPortExitCritical+0x44>
 8009404:	2300      	movs	r3, #0
 8009406:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	f383 8811 	msr	BASEPRI, r3
}
 800940e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009410:	bf00      	nop
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	bc80      	pop	{r7}
 8009418:	4770      	bx	lr
 800941a:	bf00      	nop
 800941c:	20000010 	.word	0x20000010

08009420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009420:	f3ef 8009 	mrs	r0, PSP
 8009424:	f3bf 8f6f 	isb	sy
 8009428:	4b0d      	ldr	r3, [pc, #52]	@ (8009460 <pxCurrentTCBConst>)
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009430:	6010      	str	r0, [r2, #0]
 8009432:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009436:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800943a:	f380 8811 	msr	BASEPRI, r0
 800943e:	f7ff fa33 	bl	80088a8 <vTaskSwitchContext>
 8009442:	f04f 0000 	mov.w	r0, #0
 8009446:	f380 8811 	msr	BASEPRI, r0
 800944a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800944e:	6819      	ldr	r1, [r3, #0]
 8009450:	6808      	ldr	r0, [r1, #0]
 8009452:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009456:	f380 8809 	msr	PSP, r0
 800945a:	f3bf 8f6f 	isb	sy
 800945e:	4770      	bx	lr

08009460 <pxCurrentTCBConst>:
 8009460:	20000614 	.word	0x20000614
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009464:	bf00      	nop
 8009466:	bf00      	nop

08009468 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
	__asm volatile
 800946e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009472:	f383 8811 	msr	BASEPRI, r3
 8009476:	f3bf 8f6f 	isb	sy
 800947a:	f3bf 8f4f 	dsb	sy
 800947e:	607b      	str	r3, [r7, #4]
}
 8009480:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009482:	f7ff f957 	bl	8008734 <xTaskIncrementTick>
 8009486:	4603      	mov	r3, r0
 8009488:	2b00      	cmp	r3, #0
 800948a:	d003      	beq.n	8009494 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800948c:	4b06      	ldr	r3, [pc, #24]	@ (80094a8 <xPortSysTickHandler+0x40>)
 800948e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009492:	601a      	str	r2, [r3, #0]
 8009494:	2300      	movs	r3, #0
 8009496:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	f383 8811 	msr	BASEPRI, r3
}
 800949e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80094a0:	bf00      	nop
 80094a2:	3708      	adds	r7, #8
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	e000ed04 	.word	0xe000ed04

080094ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80094ac:	b480      	push	{r7}
 80094ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80094b0:	4b0a      	ldr	r3, [pc, #40]	@ (80094dc <vPortSetupTimerInterrupt+0x30>)
 80094b2:	2200      	movs	r2, #0
 80094b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80094b6:	4b0a      	ldr	r3, [pc, #40]	@ (80094e0 <vPortSetupTimerInterrupt+0x34>)
 80094b8:	2200      	movs	r2, #0
 80094ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80094bc:	4b09      	ldr	r3, [pc, #36]	@ (80094e4 <vPortSetupTimerInterrupt+0x38>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a09      	ldr	r2, [pc, #36]	@ (80094e8 <vPortSetupTimerInterrupt+0x3c>)
 80094c2:	fba2 2303 	umull	r2, r3, r2, r3
 80094c6:	099b      	lsrs	r3, r3, #6
 80094c8:	4a08      	ldr	r2, [pc, #32]	@ (80094ec <vPortSetupTimerInterrupt+0x40>)
 80094ca:	3b01      	subs	r3, #1
 80094cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80094ce:	4b03      	ldr	r3, [pc, #12]	@ (80094dc <vPortSetupTimerInterrupt+0x30>)
 80094d0:	2207      	movs	r2, #7
 80094d2:	601a      	str	r2, [r3, #0]
}
 80094d4:	bf00      	nop
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bc80      	pop	{r7}
 80094da:	4770      	bx	lr
 80094dc:	e000e010 	.word	0xe000e010
 80094e0:	e000e018 	.word	0xe000e018
 80094e4:	20000000 	.word	0x20000000
 80094e8:	10624dd3 	.word	0x10624dd3
 80094ec:	e000e014 	.word	0xe000e014

080094f0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80094f0:	b480      	push	{r7}
 80094f2:	b085      	sub	sp, #20
 80094f4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80094f6:	f3ef 8305 	mrs	r3, IPSR
 80094fa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	2b0f      	cmp	r3, #15
 8009500:	d915      	bls.n	800952e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009502:	4a17      	ldr	r2, [pc, #92]	@ (8009560 <vPortValidateInterruptPriority+0x70>)
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	4413      	add	r3, r2
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800950c:	4b15      	ldr	r3, [pc, #84]	@ (8009564 <vPortValidateInterruptPriority+0x74>)
 800950e:	781b      	ldrb	r3, [r3, #0]
 8009510:	7afa      	ldrb	r2, [r7, #11]
 8009512:	429a      	cmp	r2, r3
 8009514:	d20b      	bcs.n	800952e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800951a:	f383 8811 	msr	BASEPRI, r3
 800951e:	f3bf 8f6f 	isb	sy
 8009522:	f3bf 8f4f 	dsb	sy
 8009526:	607b      	str	r3, [r7, #4]
}
 8009528:	bf00      	nop
 800952a:	bf00      	nop
 800952c:	e7fd      	b.n	800952a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800952e:	4b0e      	ldr	r3, [pc, #56]	@ (8009568 <vPortValidateInterruptPriority+0x78>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009536:	4b0d      	ldr	r3, [pc, #52]	@ (800956c <vPortValidateInterruptPriority+0x7c>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	429a      	cmp	r2, r3
 800953c:	d90b      	bls.n	8009556 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800953e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009542:	f383 8811 	msr	BASEPRI, r3
 8009546:	f3bf 8f6f 	isb	sy
 800954a:	f3bf 8f4f 	dsb	sy
 800954e:	603b      	str	r3, [r7, #0]
}
 8009550:	bf00      	nop
 8009552:	bf00      	nop
 8009554:	e7fd      	b.n	8009552 <vPortValidateInterruptPriority+0x62>
	}
 8009556:	bf00      	nop
 8009558:	3714      	adds	r7, #20
 800955a:	46bd      	mov	sp, r7
 800955c:	bc80      	pop	{r7}
 800955e:	4770      	bx	lr
 8009560:	e000e3f0 	.word	0xe000e3f0
 8009564:	2000072c 	.word	0x2000072c
 8009568:	e000ed0c 	.word	0xe000ed0c
 800956c:	20000730 	.word	0x20000730

08009570 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b08a      	sub	sp, #40	@ 0x28
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009578:	2300      	movs	r3, #0
 800957a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800957c:	f7ff f82e 	bl	80085dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009580:	4b5c      	ldr	r3, [pc, #368]	@ (80096f4 <pvPortMalloc+0x184>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d101      	bne.n	800958c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009588:	f000 f924 	bl	80097d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800958c:	4b5a      	ldr	r3, [pc, #360]	@ (80096f8 <pvPortMalloc+0x188>)
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	4013      	ands	r3, r2
 8009594:	2b00      	cmp	r3, #0
 8009596:	f040 8095 	bne.w	80096c4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d01e      	beq.n	80095de <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80095a0:	2208      	movs	r2, #8
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	4413      	add	r3, r2
 80095a6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f003 0307 	and.w	r3, r3, #7
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d015      	beq.n	80095de <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f023 0307 	bic.w	r3, r3, #7
 80095b8:	3308      	adds	r3, #8
 80095ba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f003 0307 	and.w	r3, r3, #7
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d00b      	beq.n	80095de <pvPortMalloc+0x6e>
	__asm volatile
 80095c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ca:	f383 8811 	msr	BASEPRI, r3
 80095ce:	f3bf 8f6f 	isb	sy
 80095d2:	f3bf 8f4f 	dsb	sy
 80095d6:	617b      	str	r3, [r7, #20]
}
 80095d8:	bf00      	nop
 80095da:	bf00      	nop
 80095dc:	e7fd      	b.n	80095da <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d06f      	beq.n	80096c4 <pvPortMalloc+0x154>
 80095e4:	4b45      	ldr	r3, [pc, #276]	@ (80096fc <pvPortMalloc+0x18c>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	687a      	ldr	r2, [r7, #4]
 80095ea:	429a      	cmp	r2, r3
 80095ec:	d86a      	bhi.n	80096c4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80095ee:	4b44      	ldr	r3, [pc, #272]	@ (8009700 <pvPortMalloc+0x190>)
 80095f0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80095f2:	4b43      	ldr	r3, [pc, #268]	@ (8009700 <pvPortMalloc+0x190>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80095f8:	e004      	b.n	8009604 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80095fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095fc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80095fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	429a      	cmp	r2, r3
 800960c:	d903      	bls.n	8009616 <pvPortMalloc+0xa6>
 800960e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d1f1      	bne.n	80095fa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009616:	4b37      	ldr	r3, [pc, #220]	@ (80096f4 <pvPortMalloc+0x184>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800961c:	429a      	cmp	r2, r3
 800961e:	d051      	beq.n	80096c4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009620:	6a3b      	ldr	r3, [r7, #32]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	2208      	movs	r2, #8
 8009626:	4413      	add	r3, r2
 8009628:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800962a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800962c:	681a      	ldr	r2, [r3, #0]
 800962e:	6a3b      	ldr	r3, [r7, #32]
 8009630:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009634:	685a      	ldr	r2, [r3, #4]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	1ad2      	subs	r2, r2, r3
 800963a:	2308      	movs	r3, #8
 800963c:	005b      	lsls	r3, r3, #1
 800963e:	429a      	cmp	r2, r3
 8009640:	d920      	bls.n	8009684 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	4413      	add	r3, r2
 8009648:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	f003 0307 	and.w	r3, r3, #7
 8009650:	2b00      	cmp	r3, #0
 8009652:	d00b      	beq.n	800966c <pvPortMalloc+0xfc>
	__asm volatile
 8009654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009658:	f383 8811 	msr	BASEPRI, r3
 800965c:	f3bf 8f6f 	isb	sy
 8009660:	f3bf 8f4f 	dsb	sy
 8009664:	613b      	str	r3, [r7, #16]
}
 8009666:	bf00      	nop
 8009668:	bf00      	nop
 800966a:	e7fd      	b.n	8009668 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800966c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800966e:	685a      	ldr	r2, [r3, #4]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	1ad2      	subs	r2, r2, r3
 8009674:	69bb      	ldr	r3, [r7, #24]
 8009676:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800967a:	687a      	ldr	r2, [r7, #4]
 800967c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800967e:	69b8      	ldr	r0, [r7, #24]
 8009680:	f000 f90a 	bl	8009898 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009684:	4b1d      	ldr	r3, [pc, #116]	@ (80096fc <pvPortMalloc+0x18c>)
 8009686:	681a      	ldr	r2, [r3, #0]
 8009688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800968a:	685b      	ldr	r3, [r3, #4]
 800968c:	1ad3      	subs	r3, r2, r3
 800968e:	4a1b      	ldr	r2, [pc, #108]	@ (80096fc <pvPortMalloc+0x18c>)
 8009690:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009692:	4b1a      	ldr	r3, [pc, #104]	@ (80096fc <pvPortMalloc+0x18c>)
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	4b1b      	ldr	r3, [pc, #108]	@ (8009704 <pvPortMalloc+0x194>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	429a      	cmp	r2, r3
 800969c:	d203      	bcs.n	80096a6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800969e:	4b17      	ldr	r3, [pc, #92]	@ (80096fc <pvPortMalloc+0x18c>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4a18      	ldr	r2, [pc, #96]	@ (8009704 <pvPortMalloc+0x194>)
 80096a4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80096a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a8:	685a      	ldr	r2, [r3, #4]
 80096aa:	4b13      	ldr	r3, [pc, #76]	@ (80096f8 <pvPortMalloc+0x188>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	431a      	orrs	r2, r3
 80096b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80096b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b6:	2200      	movs	r2, #0
 80096b8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80096ba:	4b13      	ldr	r3, [pc, #76]	@ (8009708 <pvPortMalloc+0x198>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	3301      	adds	r3, #1
 80096c0:	4a11      	ldr	r2, [pc, #68]	@ (8009708 <pvPortMalloc+0x198>)
 80096c2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80096c4:	f7fe ff98 	bl	80085f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80096c8:	69fb      	ldr	r3, [r7, #28]
 80096ca:	f003 0307 	and.w	r3, r3, #7
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d00b      	beq.n	80096ea <pvPortMalloc+0x17a>
	__asm volatile
 80096d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d6:	f383 8811 	msr	BASEPRI, r3
 80096da:	f3bf 8f6f 	isb	sy
 80096de:	f3bf 8f4f 	dsb	sy
 80096e2:	60fb      	str	r3, [r7, #12]
}
 80096e4:	bf00      	nop
 80096e6:	bf00      	nop
 80096e8:	e7fd      	b.n	80096e6 <pvPortMalloc+0x176>
	return pvReturn;
 80096ea:	69fb      	ldr	r3, [r7, #28]
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3728      	adds	r7, #40	@ 0x28
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}
 80096f4:	20003234 	.word	0x20003234
 80096f8:	20003248 	.word	0x20003248
 80096fc:	20003238 	.word	0x20003238
 8009700:	2000322c 	.word	0x2000322c
 8009704:	2000323c 	.word	0x2000323c
 8009708:	20003240 	.word	0x20003240

0800970c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b086      	sub	sp, #24
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d04f      	beq.n	80097be <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800971e:	2308      	movs	r3, #8
 8009720:	425b      	negs	r3, r3
 8009722:	697a      	ldr	r2, [r7, #20]
 8009724:	4413      	add	r3, r2
 8009726:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	685a      	ldr	r2, [r3, #4]
 8009730:	4b25      	ldr	r3, [pc, #148]	@ (80097c8 <vPortFree+0xbc>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4013      	ands	r3, r2
 8009736:	2b00      	cmp	r3, #0
 8009738:	d10b      	bne.n	8009752 <vPortFree+0x46>
	__asm volatile
 800973a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800973e:	f383 8811 	msr	BASEPRI, r3
 8009742:	f3bf 8f6f 	isb	sy
 8009746:	f3bf 8f4f 	dsb	sy
 800974a:	60fb      	str	r3, [r7, #12]
}
 800974c:	bf00      	nop
 800974e:	bf00      	nop
 8009750:	e7fd      	b.n	800974e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d00b      	beq.n	8009772 <vPortFree+0x66>
	__asm volatile
 800975a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800975e:	f383 8811 	msr	BASEPRI, r3
 8009762:	f3bf 8f6f 	isb	sy
 8009766:	f3bf 8f4f 	dsb	sy
 800976a:	60bb      	str	r3, [r7, #8]
}
 800976c:	bf00      	nop
 800976e:	bf00      	nop
 8009770:	e7fd      	b.n	800976e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009772:	693b      	ldr	r3, [r7, #16]
 8009774:	685a      	ldr	r2, [r3, #4]
 8009776:	4b14      	ldr	r3, [pc, #80]	@ (80097c8 <vPortFree+0xbc>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4013      	ands	r3, r2
 800977c:	2b00      	cmp	r3, #0
 800977e:	d01e      	beq.n	80097be <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009780:	693b      	ldr	r3, [r7, #16]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d11a      	bne.n	80097be <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	685a      	ldr	r2, [r3, #4]
 800978c:	4b0e      	ldr	r3, [pc, #56]	@ (80097c8 <vPortFree+0xbc>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	43db      	mvns	r3, r3
 8009792:	401a      	ands	r2, r3
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009798:	f7fe ff20 	bl	80085dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	685a      	ldr	r2, [r3, #4]
 80097a0:	4b0a      	ldr	r3, [pc, #40]	@ (80097cc <vPortFree+0xc0>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4413      	add	r3, r2
 80097a6:	4a09      	ldr	r2, [pc, #36]	@ (80097cc <vPortFree+0xc0>)
 80097a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80097aa:	6938      	ldr	r0, [r7, #16]
 80097ac:	f000 f874 	bl	8009898 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80097b0:	4b07      	ldr	r3, [pc, #28]	@ (80097d0 <vPortFree+0xc4>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	3301      	adds	r3, #1
 80097b6:	4a06      	ldr	r2, [pc, #24]	@ (80097d0 <vPortFree+0xc4>)
 80097b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80097ba:	f7fe ff1d 	bl	80085f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80097be:	bf00      	nop
 80097c0:	3718      	adds	r7, #24
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	bf00      	nop
 80097c8:	20003248 	.word	0x20003248
 80097cc:	20003238 	.word	0x20003238
 80097d0:	20003244 	.word	0x20003244

080097d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80097d4:	b480      	push	{r7}
 80097d6:	b085      	sub	sp, #20
 80097d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80097da:	f642 23f8 	movw	r3, #11000	@ 0x2af8
 80097de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80097e0:	4b27      	ldr	r3, [pc, #156]	@ (8009880 <prvHeapInit+0xac>)
 80097e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f003 0307 	and.w	r3, r3, #7
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d00c      	beq.n	8009808 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	3307      	adds	r3, #7
 80097f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	f023 0307 	bic.w	r3, r3, #7
 80097fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80097fc:	68ba      	ldr	r2, [r7, #8]
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	1ad3      	subs	r3, r2, r3
 8009802:	4a1f      	ldr	r2, [pc, #124]	@ (8009880 <prvHeapInit+0xac>)
 8009804:	4413      	add	r3, r2
 8009806:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800980c:	4a1d      	ldr	r2, [pc, #116]	@ (8009884 <prvHeapInit+0xb0>)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009812:	4b1c      	ldr	r3, [pc, #112]	@ (8009884 <prvHeapInit+0xb0>)
 8009814:	2200      	movs	r2, #0
 8009816:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	68ba      	ldr	r2, [r7, #8]
 800981c:	4413      	add	r3, r2
 800981e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009820:	2208      	movs	r2, #8
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	1a9b      	subs	r3, r3, r2
 8009826:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f023 0307 	bic.w	r3, r3, #7
 800982e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	4a15      	ldr	r2, [pc, #84]	@ (8009888 <prvHeapInit+0xb4>)
 8009834:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009836:	4b14      	ldr	r3, [pc, #80]	@ (8009888 <prvHeapInit+0xb4>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	2200      	movs	r2, #0
 800983c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800983e:	4b12      	ldr	r3, [pc, #72]	@ (8009888 <prvHeapInit+0xb4>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	2200      	movs	r2, #0
 8009844:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	68fa      	ldr	r2, [r7, #12]
 800984e:	1ad2      	subs	r2, r2, r3
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009854:	4b0c      	ldr	r3, [pc, #48]	@ (8009888 <prvHeapInit+0xb4>)
 8009856:	681a      	ldr	r2, [r3, #0]
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	4a0a      	ldr	r2, [pc, #40]	@ (800988c <prvHeapInit+0xb8>)
 8009862:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	685b      	ldr	r3, [r3, #4]
 8009868:	4a09      	ldr	r2, [pc, #36]	@ (8009890 <prvHeapInit+0xbc>)
 800986a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800986c:	4b09      	ldr	r3, [pc, #36]	@ (8009894 <prvHeapInit+0xc0>)
 800986e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009872:	601a      	str	r2, [r3, #0]
}
 8009874:	bf00      	nop
 8009876:	3714      	adds	r7, #20
 8009878:	46bd      	mov	sp, r7
 800987a:	bc80      	pop	{r7}
 800987c:	4770      	bx	lr
 800987e:	bf00      	nop
 8009880:	20000734 	.word	0x20000734
 8009884:	2000322c 	.word	0x2000322c
 8009888:	20003234 	.word	0x20003234
 800988c:	2000323c 	.word	0x2000323c
 8009890:	20003238 	.word	0x20003238
 8009894:	20003248 	.word	0x20003248

08009898 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009898:	b480      	push	{r7}
 800989a:	b085      	sub	sp, #20
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80098a0:	4b27      	ldr	r3, [pc, #156]	@ (8009940 <prvInsertBlockIntoFreeList+0xa8>)
 80098a2:	60fb      	str	r3, [r7, #12]
 80098a4:	e002      	b.n	80098ac <prvInsertBlockIntoFreeList+0x14>
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	60fb      	str	r3, [r7, #12]
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	687a      	ldr	r2, [r7, #4]
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d8f7      	bhi.n	80098a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	685b      	ldr	r3, [r3, #4]
 80098be:	68ba      	ldr	r2, [r7, #8]
 80098c0:	4413      	add	r3, r2
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d108      	bne.n	80098da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	685a      	ldr	r2, [r3, #4]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	685b      	ldr	r3, [r3, #4]
 80098d0:	441a      	add	r2, r3
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	685b      	ldr	r3, [r3, #4]
 80098e2:	68ba      	ldr	r2, [r7, #8]
 80098e4:	441a      	add	r2, r3
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	429a      	cmp	r2, r3
 80098ec:	d118      	bne.n	8009920 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681a      	ldr	r2, [r3, #0]
 80098f2:	4b14      	ldr	r3, [pc, #80]	@ (8009944 <prvInsertBlockIntoFreeList+0xac>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d00d      	beq.n	8009916 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	685a      	ldr	r2, [r3, #4]
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	441a      	add	r2, r3
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	681a      	ldr	r2, [r3, #0]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	601a      	str	r2, [r3, #0]
 8009914:	e008      	b.n	8009928 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009916:	4b0b      	ldr	r3, [pc, #44]	@ (8009944 <prvInsertBlockIntoFreeList+0xac>)
 8009918:	681a      	ldr	r2, [r3, #0]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	601a      	str	r2, [r3, #0]
 800991e:	e003      	b.n	8009928 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681a      	ldr	r2, [r3, #0]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009928:	68fa      	ldr	r2, [r7, #12]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	429a      	cmp	r2, r3
 800992e:	d002      	beq.n	8009936 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	687a      	ldr	r2, [r7, #4]
 8009934:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009936:	bf00      	nop
 8009938:	3714      	adds	r7, #20
 800993a:	46bd      	mov	sp, r7
 800993c:	bc80      	pop	{r7}
 800993e:	4770      	bx	lr
 8009940:	2000322c 	.word	0x2000322c
 8009944:	20003234 	.word	0x20003234

08009948 <InitRxContLoRa>:
    // optimize the power consumption by switching off the transmitter as soon as the packet has been sent
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );

}

void InitRxContLoRa(){
 8009948:	b580      	push	{r7, lr}
 800994a:	af00      	add	r7, sp, #0
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800994c:	2001      	movs	r0, #1
 800994e:	f000 fd75 	bl	800a43c <SX1276LoRaSetOpMode>

	SX1276LR->RegIrqFlagsMask = RFLR_IRQFLAGS_RXTIMEOUT |
 8009952:	4b16      	ldr	r3, [pc, #88]	@ (80099ac <InitRxContLoRa+0x64>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	229f      	movs	r2, #159	@ 0x9f
 8009958:	745a      	strb	r2, [r3, #17]
	                            RFLR_IRQFLAGS_VALIDHEADER |
	                            RFLR_IRQFLAGS_TXDONE |
	                            RFLR_IRQFLAGS_CADDONE |
	                            RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
	                            RFLR_IRQFLAGS_CADDETECTED;
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR->RegIrqFlagsMask );
 800995a:	4b14      	ldr	r3, [pc, #80]	@ (80099ac <InitRxContLoRa+0x64>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	7c5b      	ldrb	r3, [r3, #17]
 8009960:	4619      	mov	r1, r3
 8009962:	2011      	movs	r0, #17
 8009964:	f000 f8f0 	bl	8009b48 <SX1276Write>
	SX1276LR->RegHopPeriod = 255;
 8009968:	4b10      	ldr	r3, [pc, #64]	@ (80099ac <InitRxContLoRa+0x64>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	22ff      	movs	r2, #255	@ 0xff
 800996e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	SX1276Write( REG_LR_HOPPERIOD, SX1276LR->RegHopPeriod );
 8009972:	4b0e      	ldr	r3, [pc, #56]	@ (80099ac <InitRxContLoRa+0x64>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800997a:	4619      	mov	r1, r3
 800997c:	2024      	movs	r0, #36	@ 0x24
 800997e:	f000 f8e3 	bl	8009b48 <SX1276Write>

	                                 // RxDone                    RxTimeout                   FhssChangeChannel           CadDone
	SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_00;
 8009982:	4b0a      	ldr	r3, [pc, #40]	@ (80099ac <InitRxContLoRa+0x64>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	2200      	movs	r2, #0
 8009988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	                                // CadDetected               ModeReady
	SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
 800998c:	4b07      	ldr	r3, [pc, #28]	@ (80099ac <InitRxContLoRa+0x64>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	2200      	movs	r2, #0
 8009992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 8009996:	4b05      	ldr	r3, [pc, #20]	@ (80099ac <InitRxContLoRa+0x64>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	333d      	adds	r3, #61	@ 0x3d
 800999c:	2202      	movs	r2, #2
 800999e:	4619      	mov	r1, r3
 80099a0:	2040      	movs	r0, #64	@ 0x40
 80099a2:	f000 f8e3 	bl	8009b6c <SX1276WriteBuffer>
//	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
////#else
////	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE  );
////#endif
}
 80099a6:	bf00      	nop
 80099a8:	bd80      	pop	{r7, pc}
 80099aa:	bf00      	nop
 80099ac:	20003258 	.word	0x20003258

080099b0 <StartRxContLoRa>:
//   LoRa
void StartRxContLoRa(){
 80099b0:	b580      	push	{r7, lr}
 80099b2:	af00      	add	r7, sp, #0
	// Rx continuous mode
	SX1276LR->RegFifoRxBaseAddr = FIFOAdrComArr1;
 80099b4:	4b0e      	ldr	r3, [pc, #56]	@ (80099f0 <StartRxContLoRa+0x40>)
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	2200      	movs	r2, #0
 80099ba:	73da      	strb	r2, [r3, #15]
	SX1276Write( REG_LR_FIFORXBASEADDR,SX1276LR->RegFifoRxBaseAddr );
 80099bc:	4b0c      	ldr	r3, [pc, #48]	@ (80099f0 <StartRxContLoRa+0x40>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	7bdb      	ldrb	r3, [r3, #15]
 80099c2:	4619      	mov	r1, r3
 80099c4:	200f      	movs	r0, #15
 80099c6:	f000 f8bf 	bl	8009b48 <SX1276Write>
	// Pointer of the current address for SPI (from which it will be read) to the same place.
	SX1276LR->RegFifoAddrPtr = SX1276LR->RegFifoRxBaseAddr;
 80099ca:	4b09      	ldr	r3, [pc, #36]	@ (80099f0 <StartRxContLoRa+0x40>)
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	4b08      	ldr	r3, [pc, #32]	@ (80099f0 <StartRxContLoRa+0x40>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	7bd2      	ldrb	r2, [r2, #15]
 80099d4:	735a      	strb	r2, [r3, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
 80099d6:	4b06      	ldr	r3, [pc, #24]	@ (80099f0 <StartRxContLoRa+0x40>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	7b5b      	ldrb	r3, [r3, #13]
 80099dc:	4619      	mov	r1, r3
 80099de:	200d      	movs	r0, #13
 80099e0:	f000 f8b2 	bl	8009b48 <SX1276Write>
	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
 80099e4:	2005      	movs	r0, #5
 80099e6:	f000 fd29 	bl	800a43c <SX1276LoRaSetOpMode>
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE  );
}
 80099ea:	bf00      	nop
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop
 80099f0:	20003258 	.word	0x20003258

080099f4 <RxContLoRaCmpl>:

//Start by interrupt DIO0==1 RxDone (when parcel reception is finished)
uint32_t RxContLoRaCmpl(uint8_t *Arr,SPI_HandleTypeDef *hspi){
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b082      	sub	sp, #8
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	6039      	str	r1, [r7, #0]
	// Data is always written regardless of whether I have time to read it or not
	// if not transferred to STANDBY

	// switch off the reception mode to standby mode
	SX1276LoRaSetOpMode(RFLR_OPMODE_STANDBY);
 80099fe:	2001      	movs	r0, #1
 8009a00:	f000 fd1c 	bl	800a43c <SX1276LoRaSetOpMode>

	SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE  );
 8009a04:	2140      	movs	r1, #64	@ 0x40
 8009a06:	2012      	movs	r0, #18
 8009a08:	f000 f89e 	bl	8009b48 <SX1276Write>
	SX1276Read( REG_LR_IRQFLAGS, &SX1276LR->RegIrqFlags );
 8009a0c:	4b28      	ldr	r3, [pc, #160]	@ (8009ab0 <RxContLoRaCmpl+0xbc>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	3312      	adds	r3, #18
 8009a12:	4619      	mov	r1, r3
 8009a14:	2012      	movs	r0, #18
 8009a16:	f000 f8fd 	bl	8009c14 <SX1276Read>
	if( ( SX1276LR->RegIrqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR ) == RFLR_IRQFLAGS_PAYLOADCRCERROR ){
 8009a1a:	4b25      	ldr	r3, [pc, #148]	@ (8009ab0 <RxContLoRaCmpl+0xbc>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	7c9b      	ldrb	r3, [r3, #18]
 8009a20:	f003 0320 	and.w	r3, r3, #32
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d00d      	beq.n	8009a44 <RxContLoRaCmpl+0x50>
		PayLoadCRCError++; // corrupted CRC
 8009a28:	4b22      	ldr	r3, [pc, #136]	@ (8009ab4 <RxContLoRaCmpl+0xc0>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	3301      	adds	r3, #1
 8009a2e:	4a21      	ldr	r2, [pc, #132]	@ (8009ab4 <RxContLoRaCmpl+0xc0>)
 8009a30:	6013      	str	r3, [r2, #0]
		SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR  );
 8009a32:	2120      	movs	r1, #32
 8009a34:	2012      	movs	r0, #18
 8009a36:	f000 f887 	bl	8009b48 <SX1276Write>
		SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
 8009a3a:	2005      	movs	r0, #5
 8009a3c:	f000 fcfe 	bl	800a43c <SX1276LoRaSetOpMode>
		//If the package is corrupted do nothing
		return HAL_ERROR;
 8009a40:	2301      	movs	r3, #1
 8009a42:	e030      	b.n	8009aa6 <RxContLoRaCmpl+0xb2>
	}
	NumSuccessPack++;
 8009a44:	4b1c      	ldr	r3, [pc, #112]	@ (8009ab8 <RxContLoRaCmpl+0xc4>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	3301      	adds	r3, #1
 8009a4a:	4a1b      	ldr	r2, [pc, #108]	@ (8009ab8 <RxContLoRaCmpl+0xc4>)
 8009a4c:	6013      	str	r3, [r2, #0]
//	SX1276Read( REG_LR_PKTSNRVALUE, &SX1276LR->RegPktSnrValue );
//	SX1276Read( REG_LR_PKTRSSIVALUE, &SX1276LR->RegPktRssiValue );
	//???
	SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR  );
 8009a4e:	2120      	movs	r1, #32
 8009a50:	2012      	movs	r0, #18
 8009a52:	f000 f879 	bl	8009b48 <SX1276Write>

	SX1276Read( REG_LR_FIFORXCURRENTADDR, &SX1276LR->RegFifoRxCurrentAddr );
 8009a56:	4b16      	ldr	r3, [pc, #88]	@ (8009ab0 <RxContLoRaCmpl+0xbc>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	3310      	adds	r3, #16
 8009a5c:	4619      	mov	r1, r3
 8009a5e:	2010      	movs	r0, #16
 8009a60:	f000 f8d8 	bl	8009c14 <SX1276Read>
	SX1276Read( REG_LR_NBRXBYTES, &SX1276LR->RegNbRxBytes );
 8009a64:	4b12      	ldr	r3, [pc, #72]	@ (8009ab0 <RxContLoRaCmpl+0xbc>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	3313      	adds	r3, #19
 8009a6a:	4619      	mov	r1, r3
 8009a6c:	2013      	movs	r0, #19
 8009a6e:	f000 f8d1 	bl	8009c14 <SX1276Read>
	SX1276LR->RegFifoAddrPtr = SX1276LR->RegFifoRxCurrentAddr;
 8009a72:	4b0f      	ldr	r3, [pc, #60]	@ (8009ab0 <RxContLoRaCmpl+0xbc>)
 8009a74:	681a      	ldr	r2, [r3, #0]
 8009a76:	4b0e      	ldr	r3, [pc, #56]	@ (8009ab0 <RxContLoRaCmpl+0xbc>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	7c12      	ldrb	r2, [r2, #16]
 8009a7c:	735a      	strb	r2, [r3, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
 8009a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8009ab0 <RxContLoRaCmpl+0xbc>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	7b5b      	ldrb	r3, [r3, #13]
 8009a84:	4619      	mov	r1, r3
 8009a86:	200d      	movs	r0, #13
 8009a88:	f000 f85e 	bl	8009b48 <SX1276Write>
//	RxParamCalc();
//	// check the packet data, and save the best
//	// data at which the CRC was corrupted
//	CheckParam();
//#else
	if(SX1276LR->RegNbRxBytes > NumberCommands - 1  ){
 8009a8c:	4b08      	ldr	r3, [pc, #32]	@ (8009ab0 <RxContLoRaCmpl+0xbc>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	7cdb      	ldrb	r3, [r3, #19]
 8009a92:	2b0a      	cmp	r3, #10
 8009a94:	d906      	bls.n	8009aa4 <RxContLoRaCmpl+0xb0>
		SX1276ReadBuffer(REG_LR_FIFO, Arr,NumberCommands);
 8009a96:	220b      	movs	r2, #11
 8009a98:	6879      	ldr	r1, [r7, #4]
 8009a9a:	2000      	movs	r0, #0
 8009a9c:	f000 f890 	bl	8009bc0 <SX1276ReadBuffer>
	}

//#endif
	// maybe we need to return pointers to the right position?
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
	return HAL_OK;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	e000      	b.n	8009aa6 <RxContLoRaCmpl+0xb2>
		return HAL_ERROR;
 8009aa4:	2301      	movs	r3, #1
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3708      	adds	r7, #8
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	20003258 	.word	0x20003258
 8009ab4:	200000f8 	.word	0x200000f8
 8009ab8:	200000fc 	.word	0x200000fc

08009abc <SpiInOut>:
extern SPI_HandleTypeDef hspi1;
#endif


uint8_t SpiInOut(uint8_t *outData, uint8_t size )
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b082      	sub	sp, #8
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	70fb      	strb	r3, [r7, #3]
    /* Send SPIy data */
    //SPI_I2S_SendData( SPI_INTERFACE, outData );
#ifndef G03108
	HAL_SPI_Transmit(&hspi1, outData, (uint16_t)size, 2000);
 8009ac8:	78fb      	ldrb	r3, [r7, #3]
 8009aca:	b29a      	uxth	r2, r3
 8009acc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8009ad0:	6879      	ldr	r1, [r7, #4]
 8009ad2:	4804      	ldr	r0, [pc, #16]	@ (8009ae4 <SpiInOut+0x28>)
 8009ad4:	f7fb f83e 	bl	8004b54 <HAL_SPI_Transmit>
#else
	HAL_SPI_Transmit(&hspi1, outData, (uint16_t)size, 2000);
#endif
	//while( SPI_I2S_GetFlagStatus( SPI_INTERFACE, SPI_I2S_FLAG_RXNE ) == RESET );
    //return SPI_I2S_ReceiveData( SPI_INTERFACE );
	return 0;
 8009ad8:	2300      	movs	r3, #0
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3708      	adds	r7, #8
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	2000041c 	.word	0x2000041c

08009ae8 <SpiReceive>:

uint8_t SpiReceive(uint8_t *outData, uint8_t size){
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b082      	sub	sp, #8
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	460b      	mov	r3, r1
 8009af2:	70fb      	strb	r3, [r7, #3]

#ifndef G03108
	HAL_SPI_Receive(&hspi1, outData, (uint16_t)size,2000);
 8009af4:	78fb      	ldrb	r3, [r7, #3]
 8009af6:	b29a      	uxth	r2, r3
 8009af8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8009afc:	6879      	ldr	r1, [r7, #4]
 8009afe:	4804      	ldr	r0, [pc, #16]	@ (8009b10 <SpiReceive+0x28>)
 8009b00:	f7fb f96c 	bl	8004ddc <HAL_SPI_Receive>
#else
	HAL_SPI_Receive(&hspi1, outData, (uint16_t)size,2000);
#endif
	return 0;
 8009b04:	2300      	movs	r3, #0
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	3708      	adds	r7, #8
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}
 8009b0e:	bf00      	nop
 8009b10:	2000041c 	.word	0x2000041c

08009b14 <SX1276SetReset>:
 *      Author: dima
 */
#include "sx1276-Hal.h"

void SX1276SetReset( uint8_t state ) //OK
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b082      	sub	sp, #8
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	71fb      	strb	r3, [r7, #7]

    if( state == RADIO_RESET_ON )
 8009b1e:	79fb      	ldrb	r3, [r7, #7]
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d105      	bne.n	8009b30 <SX1276SetReset+0x1c>
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_RESET );
 8009b24:	2200      	movs	r2, #0
 8009b26:	2140      	movs	r1, #64	@ 0x40
 8009b28:	4806      	ldr	r0, [pc, #24]	@ (8009b44 <SX1276SetReset+0x30>)
 8009b2a:	f7fa f9e3 	bl	8003ef4 <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
    }
}
 8009b2e:	e004      	b.n	8009b3a <SX1276SetReset+0x26>
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
 8009b30:	2201      	movs	r2, #1
 8009b32:	2140      	movs	r1, #64	@ 0x40
 8009b34:	4803      	ldr	r0, [pc, #12]	@ (8009b44 <SX1276SetReset+0x30>)
 8009b36:	f7fa f9dd 	bl	8003ef4 <HAL_GPIO_WritePin>
}
 8009b3a:	bf00      	nop
 8009b3c:	3708      	adds	r7, #8
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}
 8009b42:	bf00      	nop
 8009b44:	40010c00 	.word	0x40010c00

08009b48 <SX1276Write>:

void SX1276Write( uint8_t addr, uint8_t data )
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b082      	sub	sp, #8
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	4603      	mov	r3, r0
 8009b50:	460a      	mov	r2, r1
 8009b52:	71fb      	strb	r3, [r7, #7]
 8009b54:	4613      	mov	r3, r2
 8009b56:	71bb      	strb	r3, [r7, #6]
    SX1276WriteBuffer( addr, &data, 1 );
 8009b58:	1db9      	adds	r1, r7, #6
 8009b5a:	79fb      	ldrb	r3, [r7, #7]
 8009b5c:	2201      	movs	r2, #1
 8009b5e:	4618      	mov	r0, r3
 8009b60:	f000 f804 	bl	8009b6c <SX1276WriteBuffer>
}
 8009b64:	bf00      	nop
 8009b66:	3708      	adds	r7, #8
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bd80      	pop	{r7, pc}

08009b6c <SX1276WriteBuffer>:

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b084      	sub	sp, #16
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	4603      	mov	r3, r0
 8009b74:	6039      	str	r1, [r7, #0]
 8009b76:	71fb      	strb	r3, [r7, #7]
 8009b78:	4613      	mov	r3, r2
 8009b7a:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009b82:	480e      	ldr	r0, [pc, #56]	@ (8009bbc <SX1276WriteBuffer+0x50>)
 8009b84:	f7fa f9b6 	bl	8003ef4 <HAL_GPIO_WritePin>
    // rewritten using HAL_SPI_Transmit
    uint8_t adr = addr | 0x80;
 8009b88:	79fb      	ldrb	r3, [r7, #7]
 8009b8a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009b8e:	b2db      	uxtb	r3, r3
 8009b90:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr , 1);
 8009b92:	f107 030f 	add.w	r3, r7, #15
 8009b96:	2101      	movs	r1, #1
 8009b98:	4618      	mov	r0, r3
 8009b9a:	f7ff ff8f 	bl	8009abc <SpiInOut>

    SpiInOut(buffer,size);
 8009b9e:	79bb      	ldrb	r3, [r7, #6]
 8009ba0:	4619      	mov	r1, r3
 8009ba2:	6838      	ldr	r0, [r7, #0]
 8009ba4:	f7ff ff8a 	bl	8009abc <SpiInOut>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8009ba8:	2201      	movs	r2, #1
 8009baa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009bae:	4803      	ldr	r0, [pc, #12]	@ (8009bbc <SX1276WriteBuffer+0x50>)
 8009bb0:	f7fa f9a0 	bl	8003ef4 <HAL_GPIO_WritePin>
}
 8009bb4:	bf00      	nop
 8009bb6:	3710      	adds	r7, #16
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}
 8009bbc:	40010800 	.word	0x40010800

08009bc0 <SX1276ReadBuffer>:

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	6039      	str	r1, [r7, #0]
 8009bca:	71fb      	strb	r3, [r7, #7]
 8009bcc:	4613      	mov	r3, r2
 8009bce:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009bd6:	480e      	ldr	r0, [pc, #56]	@ (8009c10 <SX1276ReadBuffer+0x50>)
 8009bd8:	f7fa f98c 	bl	8003ef4 <HAL_GPIO_WritePin>

    uint8_t adr = addr & 0x7F;
 8009bdc:	79fb      	ldrb	r3, [r7, #7]
 8009bde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr, 1 );
 8009be6:	f107 030f 	add.w	r3, r7, #15
 8009bea:	2101      	movs	r1, #1
 8009bec:	4618      	mov	r0, r3
 8009bee:	f7ff ff65 	bl	8009abc <SpiInOut>
    //This one is written, maybe it makes sense to change both to Hal transmitRecieve?
    SpiReceive(buffer, size);
 8009bf2:	79bb      	ldrb	r3, [r7, #6]
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	6838      	ldr	r0, [r7, #0]
 8009bf8:	f7ff ff76 	bl	8009ae8 <SpiReceive>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8009bfc:	2201      	movs	r2, #1
 8009bfe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009c02:	4803      	ldr	r0, [pc, #12]	@ (8009c10 <SX1276ReadBuffer+0x50>)
 8009c04:	f7fa f976 	bl	8003ef4 <HAL_GPIO_WritePin>
}
 8009c08:	bf00      	nop
 8009c0a:	3710      	adds	r7, #16
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}
 8009c10:	40010800 	.word	0x40010800

08009c14 <SX1276Read>:

void SX1276Read( uint8_t addr, uint8_t *data )
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b082      	sub	sp, #8
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	6039      	str	r1, [r7, #0]
 8009c1e:	71fb      	strb	r3, [r7, #7]
    SX1276ReadBuffer( addr, data, 1 );
 8009c20:	79fb      	ldrb	r3, [r7, #7]
 8009c22:	2201      	movs	r2, #1
 8009c24:	6839      	ldr	r1, [r7, #0]
 8009c26:	4618      	mov	r0, r3
 8009c28:	f7ff ffca 	bl	8009bc0 <SX1276ReadBuffer>
}
 8009c2c:	bf00      	nop
 8009c2e:	3708      	adds	r7, #8
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}
 8009c34:	0000      	movs	r0, r0
	...

08009c38 <SX1276LoRaSetRFFrequency>:
 */
#define XTAL_FREQ                                   32000000
#define FREQ_STEP                                   61.03515625

void SX1276LoRaSetRFFrequency( uint32_t freq )
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b082      	sub	sp, #8
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
    LoRaSettings.RFFrequency = freq;
 8009c40:	4a19      	ldr	r2, [pc, #100]	@ (8009ca8 <SX1276LoRaSetRFFrequency+0x70>)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6013      	str	r3, [r2, #0]

    freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
 8009c46:	6878      	ldr	r0, [r7, #4]
 8009c48:	f7f6 fbc4 	bl	80003d4 <__aeabi_ui2d>
 8009c4c:	a314      	add	r3, pc, #80	@ (adr r3, 8009ca0 <SX1276LoRaSetRFFrequency+0x68>)
 8009c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c52:	f7f6 fd63 	bl	800071c <__aeabi_ddiv>
 8009c56:	4602      	mov	r2, r0
 8009c58:	460b      	mov	r3, r1
 8009c5a:	4610      	mov	r0, r2
 8009c5c:	4619      	mov	r1, r3
 8009c5e:	f7f6 fef5 	bl	8000a4c <__aeabi_d2uiz>
 8009c62:	4603      	mov	r3, r0
 8009c64:	607b      	str	r3, [r7, #4]
    SX1276LR->RegFrfMsb = ( uint8_t )( ( freq >> 16 ) & 0xFF );
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	0c1a      	lsrs	r2, r3, #16
 8009c6a:	4b10      	ldr	r3, [pc, #64]	@ (8009cac <SX1276LoRaSetRFFrequency+0x74>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	b2d2      	uxtb	r2, r2
 8009c70:	719a      	strb	r2, [r3, #6]
    SX1276LR->RegFrfMid = ( uint8_t )( ( freq >> 8 ) & 0xFF );
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	0a1a      	lsrs	r2, r3, #8
 8009c76:	4b0d      	ldr	r3, [pc, #52]	@ (8009cac <SX1276LoRaSetRFFrequency+0x74>)
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	b2d2      	uxtb	r2, r2
 8009c7c:	71da      	strb	r2, [r3, #7]
    SX1276LR->RegFrfLsb = ( uint8_t )( freq & 0xFF );
 8009c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8009cac <SX1276LoRaSetRFFrequency+0x74>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	687a      	ldr	r2, [r7, #4]
 8009c84:	b2d2      	uxtb	r2, r2
 8009c86:	721a      	strb	r2, [r3, #8]
    SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
 8009c88:	4b08      	ldr	r3, [pc, #32]	@ (8009cac <SX1276LoRaSetRFFrequency+0x74>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	3306      	adds	r3, #6
 8009c8e:	2203      	movs	r2, #3
 8009c90:	4619      	mov	r1, r3
 8009c92:	2006      	movs	r0, #6
 8009c94:	f7ff ff6a 	bl	8009b6c <SX1276WriteBuffer>
}
 8009c98:	bf00      	nop
 8009c9a:	3708      	adds	r7, #8
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}
 8009ca0:	00000000 	.word	0x00000000
 8009ca4:	404e8480 	.word	0x404e8480
 8009ca8:	20000014 	.word	0x20000014
 8009cac:	20003258 	.word	0x20003258

08009cb0 <SX1276LoRaSetSpreadingFactor>:

void SX1276LoRaSetSpreadingFactor( uint8_t factor )
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b082      	sub	sp, #8
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	71fb      	strb	r3, [r7, #7]

    if( factor > 12 )
 8009cba:	79fb      	ldrb	r3, [r7, #7]
 8009cbc:	2b0c      	cmp	r3, #12
 8009cbe:	d902      	bls.n	8009cc6 <SX1276LoRaSetSpreadingFactor+0x16>
    {
        factor = 12;
 8009cc0:	230c      	movs	r3, #12
 8009cc2:	71fb      	strb	r3, [r7, #7]
 8009cc4:	e004      	b.n	8009cd0 <SX1276LoRaSetSpreadingFactor+0x20>
    }
    else if( factor < 6 )
 8009cc6:	79fb      	ldrb	r3, [r7, #7]
 8009cc8:	2b05      	cmp	r3, #5
 8009cca:	d801      	bhi.n	8009cd0 <SX1276LoRaSetSpreadingFactor+0x20>
    {
        factor = 6;
 8009ccc:	2306      	movs	r3, #6
 8009cce:	71fb      	strb	r3, [r7, #7]
    }

    if( factor == 6 )
 8009cd0:	79fb      	ldrb	r3, [r7, #7]
 8009cd2:	2b06      	cmp	r3, #6
 8009cd4:	d103      	bne.n	8009cde <SX1276LoRaSetSpreadingFactor+0x2e>
    {
        SX1276LoRaSetNbTrigPeaks( 5 );
 8009cd6:	2005      	movs	r0, #5
 8009cd8:	f000 f82e 	bl	8009d38 <SX1276LoRaSetNbTrigPeaks>
 8009cdc:	e002      	b.n	8009ce4 <SX1276LoRaSetSpreadingFactor+0x34>
    }
    else
    {
        SX1276LoRaSetNbTrigPeaks( 3 );
 8009cde:	2003      	movs	r0, #3
 8009ce0:	f000 f82a 	bl	8009d38 <SX1276LoRaSetNbTrigPeaks>
    }

    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 8009ce4:	4b12      	ldr	r3, [pc, #72]	@ (8009d30 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	331e      	adds	r3, #30
 8009cea:	4619      	mov	r1, r3
 8009cec:	201e      	movs	r0, #30
 8009cee:	f7ff ff91 	bl	8009c14 <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SF_MASK ) | ( factor << 4 );
 8009cf2:	4b0f      	ldr	r3, [pc, #60]	@ (8009d30 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	7f9b      	ldrb	r3, [r3, #30]
 8009cf8:	b25b      	sxtb	r3, r3
 8009cfa:	f003 030f 	and.w	r3, r3, #15
 8009cfe:	b25a      	sxtb	r2, r3
 8009d00:	79fb      	ldrb	r3, [r7, #7]
 8009d02:	011b      	lsls	r3, r3, #4
 8009d04:	b25b      	sxtb	r3, r3
 8009d06:	4313      	orrs	r3, r2
 8009d08:	b25a      	sxtb	r2, r3
 8009d0a:	4b09      	ldr	r3, [pc, #36]	@ (8009d30 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	b2d2      	uxtb	r2, r2
 8009d10:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 8009d12:	4b07      	ldr	r3, [pc, #28]	@ (8009d30 <SX1276LoRaSetSpreadingFactor+0x80>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	7f9b      	ldrb	r3, [r3, #30]
 8009d18:	4619      	mov	r1, r3
 8009d1a:	201e      	movs	r0, #30
 8009d1c:	f7ff ff14 	bl	8009b48 <SX1276Write>
    LoRaSettings.SpreadingFactor = factor;
 8009d20:	4a04      	ldr	r2, [pc, #16]	@ (8009d34 <SX1276LoRaSetSpreadingFactor+0x84>)
 8009d22:	79fb      	ldrb	r3, [r7, #7]
 8009d24:	7193      	strb	r3, [r2, #6]
}
 8009d26:	bf00      	nop
 8009d28:	3708      	adds	r7, #8
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}
 8009d2e:	bf00      	nop
 8009d30:	20003258 	.word	0x20003258
 8009d34:	20000014 	.word	0x20000014

08009d38 <SX1276LoRaSetNbTrigPeaks>:

void SX1276LoRaSetNbTrigPeaks( uint8_t value )
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b082      	sub	sp, #8
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	4603      	mov	r3, r0
 8009d40:	71fb      	strb	r3, [r7, #7]
    SX1276Read( 0x31, &SX1276LR->RegDetectOptimize );
 8009d42:	4b12      	ldr	r3, [pc, #72]	@ (8009d8c <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	3330      	adds	r3, #48	@ 0x30
 8009d48:	4619      	mov	r1, r3
 8009d4a:	2031      	movs	r0, #49	@ 0x31
 8009d4c:	f7ff ff62 	bl	8009c14 <SX1276Read>
    SX1276LR->RegDetectOptimize = ( SX1276LR->RegDetectOptimize & 0xF8 ) | value;
 8009d50:	4b0e      	ldr	r3, [pc, #56]	@ (8009d8c <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009d58:	b25b      	sxtb	r3, r3
 8009d5a:	f023 0307 	bic.w	r3, r3, #7
 8009d5e:	b25a      	sxtb	r2, r3
 8009d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d64:	4313      	orrs	r3, r2
 8009d66:	b25a      	sxtb	r2, r3
 8009d68:	4b08      	ldr	r3, [pc, #32]	@ (8009d8c <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	b2d2      	uxtb	r2, r2
 8009d6e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    SX1276Write( 0x31, SX1276LR->RegDetectOptimize );
 8009d72:	4b06      	ldr	r3, [pc, #24]	@ (8009d8c <SX1276LoRaSetNbTrigPeaks+0x54>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009d7a:	4619      	mov	r1, r3
 8009d7c:	2031      	movs	r0, #49	@ 0x31
 8009d7e:	f7ff fee3 	bl	8009b48 <SX1276Write>
}
 8009d82:	bf00      	nop
 8009d84:	3708      	adds	r7, #8
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
 8009d8a:	bf00      	nop
 8009d8c:	20003258 	.word	0x20003258

08009d90 <SX1276LoRaSetErrorCoding>:

void SX1276LoRaSetErrorCoding( uint8_t value )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	4603      	mov	r3, r0
 8009d98:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8009d9a:	4b12      	ldr	r3, [pc, #72]	@ (8009de4 <SX1276LoRaSetErrorCoding+0x54>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	331d      	adds	r3, #29
 8009da0:	4619      	mov	r1, r3
 8009da2:	201d      	movs	r0, #29
 8009da4:	f7ff ff36 	bl	8009c14 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_CODINGRATE_MASK ) | ( value << 1 );
 8009da8:	4b0e      	ldr	r3, [pc, #56]	@ (8009de4 <SX1276LoRaSetErrorCoding+0x54>)
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	7f5b      	ldrb	r3, [r3, #29]
 8009dae:	b25b      	sxtb	r3, r3
 8009db0:	f023 030e 	bic.w	r3, r3, #14
 8009db4:	b25a      	sxtb	r2, r3
 8009db6:	79fb      	ldrb	r3, [r7, #7]
 8009db8:	005b      	lsls	r3, r3, #1
 8009dba:	b25b      	sxtb	r3, r3
 8009dbc:	4313      	orrs	r3, r2
 8009dbe:	b25a      	sxtb	r2, r3
 8009dc0:	4b08      	ldr	r3, [pc, #32]	@ (8009de4 <SX1276LoRaSetErrorCoding+0x54>)
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	b2d2      	uxtb	r2, r2
 8009dc6:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8009dc8:	4b06      	ldr	r3, [pc, #24]	@ (8009de4 <SX1276LoRaSetErrorCoding+0x54>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	7f5b      	ldrb	r3, [r3, #29]
 8009dce:	4619      	mov	r1, r3
 8009dd0:	201d      	movs	r0, #29
 8009dd2:	f7ff feb9 	bl	8009b48 <SX1276Write>
    LoRaSettings.ErrorCoding = value;
 8009dd6:	4a04      	ldr	r2, [pc, #16]	@ (8009de8 <SX1276LoRaSetErrorCoding+0x58>)
 8009dd8:	79fb      	ldrb	r3, [r7, #7]
 8009dda:	71d3      	strb	r3, [r2, #7]
}
 8009ddc:	bf00      	nop
 8009dde:	3708      	adds	r7, #8
 8009de0:	46bd      	mov	sp, r7
 8009de2:	bd80      	pop	{r7, pc}
 8009de4:	20003258 	.word	0x20003258
 8009de8:	20000014 	.word	0x20000014

08009dec <SX1276LoRaSetPacketCrcOn>:

void SX1276LoRaSetPacketCrcOn( bool enable )
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b082      	sub	sp, #8
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	4603      	mov	r3, r0
 8009df4:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 8009df6:	4b12      	ldr	r3, [pc, #72]	@ (8009e40 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	331e      	adds	r3, #30
 8009dfc:	4619      	mov	r1, r3
 8009dfe:	201e      	movs	r0, #30
 8009e00:	f7ff ff08 	bl	8009c14 <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) | ( enable << 2 );
 8009e04:	4b0e      	ldr	r3, [pc, #56]	@ (8009e40 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	7f9b      	ldrb	r3, [r3, #30]
 8009e0a:	b25b      	sxtb	r3, r3
 8009e0c:	f023 0304 	bic.w	r3, r3, #4
 8009e10:	b25a      	sxtb	r2, r3
 8009e12:	79fb      	ldrb	r3, [r7, #7]
 8009e14:	009b      	lsls	r3, r3, #2
 8009e16:	b25b      	sxtb	r3, r3
 8009e18:	4313      	orrs	r3, r2
 8009e1a:	b25a      	sxtb	r2, r3
 8009e1c:	4b08      	ldr	r3, [pc, #32]	@ (8009e40 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	b2d2      	uxtb	r2, r2
 8009e22:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 8009e24:	4b06      	ldr	r3, [pc, #24]	@ (8009e40 <SX1276LoRaSetPacketCrcOn+0x54>)
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	7f9b      	ldrb	r3, [r3, #30]
 8009e2a:	4619      	mov	r1, r3
 8009e2c:	201e      	movs	r0, #30
 8009e2e:	f7ff fe8b 	bl	8009b48 <SX1276Write>
    LoRaSettings.CrcOn = enable;
 8009e32:	4a04      	ldr	r2, [pc, #16]	@ (8009e44 <SX1276LoRaSetPacketCrcOn+0x58>)
 8009e34:	79fb      	ldrb	r3, [r7, #7]
 8009e36:	7213      	strb	r3, [r2, #8]
}
 8009e38:	bf00      	nop
 8009e3a:	3708      	adds	r7, #8
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}
 8009e40:	20003258 	.word	0x20003258
 8009e44:	20000014 	.word	0x20000014

08009e48 <SX1276LoRaSetSignalBandwidth>:

void SX1276LoRaSetSignalBandwidth( uint8_t bw )
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b082      	sub	sp, #8
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	4603      	mov	r3, r0
 8009e50:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8009e52:	4b12      	ldr	r3, [pc, #72]	@ (8009e9c <SX1276LoRaSetSignalBandwidth+0x54>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	331d      	adds	r3, #29
 8009e58:	4619      	mov	r1, r3
 8009e5a:	201d      	movs	r0, #29
 8009e5c:	f7ff feda 	bl	8009c14 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_BW_MASK ) | ( bw << 4 );
 8009e60:	4b0e      	ldr	r3, [pc, #56]	@ (8009e9c <SX1276LoRaSetSignalBandwidth+0x54>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	7f5b      	ldrb	r3, [r3, #29]
 8009e66:	b25b      	sxtb	r3, r3
 8009e68:	f003 030f 	and.w	r3, r3, #15
 8009e6c:	b25a      	sxtb	r2, r3
 8009e6e:	79fb      	ldrb	r3, [r7, #7]
 8009e70:	011b      	lsls	r3, r3, #4
 8009e72:	b25b      	sxtb	r3, r3
 8009e74:	4313      	orrs	r3, r2
 8009e76:	b25a      	sxtb	r2, r3
 8009e78:	4b08      	ldr	r3, [pc, #32]	@ (8009e9c <SX1276LoRaSetSignalBandwidth+0x54>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	b2d2      	uxtb	r2, r2
 8009e7e:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8009e80:	4b06      	ldr	r3, [pc, #24]	@ (8009e9c <SX1276LoRaSetSignalBandwidth+0x54>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	7f5b      	ldrb	r3, [r3, #29]
 8009e86:	4619      	mov	r1, r3
 8009e88:	201d      	movs	r0, #29
 8009e8a:	f7ff fe5d 	bl	8009b48 <SX1276Write>
    LoRaSettings.SignalBw = bw;
 8009e8e:	4a04      	ldr	r2, [pc, #16]	@ (8009ea0 <SX1276LoRaSetSignalBandwidth+0x58>)
 8009e90:	79fb      	ldrb	r3, [r7, #7]
 8009e92:	7153      	strb	r3, [r2, #5]
}
 8009e94:	bf00      	nop
 8009e96:	3708      	adds	r7, #8
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}
 8009e9c:	20003258 	.word	0x20003258
 8009ea0:	20000014 	.word	0x20000014

08009ea4 <SX1276LoRaSetImplicitHeaderOn>:

void SX1276LoRaSetImplicitHeaderOn( bool enable )
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b082      	sub	sp, #8
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	4603      	mov	r3, r0
 8009eac:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8009eae:	4b12      	ldr	r3, [pc, #72]	@ (8009ef8 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	331d      	adds	r3, #29
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	201d      	movs	r0, #29
 8009eb8:	f7ff feac 	bl	8009c14 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) | ( enable );
 8009ebc:	4b0e      	ldr	r3, [pc, #56]	@ (8009ef8 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	7f5b      	ldrb	r3, [r3, #29]
 8009ec2:	b25b      	sxtb	r3, r3
 8009ec4:	f023 0301 	bic.w	r3, r3, #1
 8009ec8:	b25a      	sxtb	r2, r3
 8009eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	b25a      	sxtb	r2, r3
 8009ed2:	4b09      	ldr	r3, [pc, #36]	@ (8009ef8 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	b2d2      	uxtb	r2, r2
 8009ed8:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8009eda:	4b07      	ldr	r3, [pc, #28]	@ (8009ef8 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	7f5b      	ldrb	r3, [r3, #29]
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	201d      	movs	r0, #29
 8009ee4:	f7ff fe30 	bl	8009b48 <SX1276Write>
    LoRaSettings.ImplicitHeaderOn = enable;
 8009ee8:	4a04      	ldr	r2, [pc, #16]	@ (8009efc <SX1276LoRaSetImplicitHeaderOn+0x58>)
 8009eea:	79fb      	ldrb	r3, [r7, #7]
 8009eec:	7253      	strb	r3, [r2, #9]
}
 8009eee:	bf00      	nop
 8009ef0:	3708      	adds	r7, #8
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	20003258 	.word	0x20003258
 8009efc:	20000014 	.word	0x20000014

08009f00 <SX1276LoRaSetSymbTimeout>:

void SX1276LoRaSetSymbTimeout( uint16_t value )
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b082      	sub	sp, #8
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	4603      	mov	r3, r0
 8009f08:	80fb      	strh	r3, [r7, #6]
    SX1276ReadBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 8009f0a:	4b16      	ldr	r3, [pc, #88]	@ (8009f64 <SX1276LoRaSetSymbTimeout+0x64>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	331e      	adds	r3, #30
 8009f10:	2202      	movs	r2, #2
 8009f12:	4619      	mov	r1, r3
 8009f14:	201e      	movs	r0, #30
 8009f16:	f7ff fe53 	bl	8009bc0 <SX1276ReadBuffer>

    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) | ( ( value >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK );
 8009f1a:	4b12      	ldr	r3, [pc, #72]	@ (8009f64 <SX1276LoRaSetSymbTimeout+0x64>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	7f9b      	ldrb	r3, [r3, #30]
 8009f20:	b25b      	sxtb	r3, r3
 8009f22:	f023 0303 	bic.w	r3, r3, #3
 8009f26:	b25a      	sxtb	r2, r3
 8009f28:	88fb      	ldrh	r3, [r7, #6]
 8009f2a:	0a1b      	lsrs	r3, r3, #8
 8009f2c:	b29b      	uxth	r3, r3
 8009f2e:	b25b      	sxtb	r3, r3
 8009f30:	f003 0303 	and.w	r3, r3, #3
 8009f34:	b25b      	sxtb	r3, r3
 8009f36:	4313      	orrs	r3, r2
 8009f38:	b25a      	sxtb	r2, r3
 8009f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8009f64 <SX1276LoRaSetSymbTimeout+0x64>)
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	b2d2      	uxtb	r2, r2
 8009f40:	779a      	strb	r2, [r3, #30]
    SX1276LR->RegSymbTimeoutLsb = value & 0xFF;
 8009f42:	4b08      	ldr	r3, [pc, #32]	@ (8009f64 <SX1276LoRaSetSymbTimeout+0x64>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	88fa      	ldrh	r2, [r7, #6]
 8009f48:	b2d2      	uxtb	r2, r2
 8009f4a:	77da      	strb	r2, [r3, #31]
    SX1276WriteBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 8009f4c:	4b05      	ldr	r3, [pc, #20]	@ (8009f64 <SX1276LoRaSetSymbTimeout+0x64>)
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	331e      	adds	r3, #30
 8009f52:	2202      	movs	r2, #2
 8009f54:	4619      	mov	r1, r3
 8009f56:	201e      	movs	r0, #30
 8009f58:	f7ff fe08 	bl	8009b6c <SX1276WriteBuffer>
}
 8009f5c:	bf00      	nop
 8009f5e:	3708      	adds	r7, #8
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}
 8009f64:	20003258 	.word	0x20003258

08009f68 <SX1276LoRaSetPayloadLength>:

void SX1276LoRaSetPayloadLength( uint8_t value )
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b082      	sub	sp, #8
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	4603      	mov	r3, r0
 8009f70:	71fb      	strb	r3, [r7, #7]
    SX1276LR->RegPayloadLength = value;
 8009f72:	4b0a      	ldr	r3, [pc, #40]	@ (8009f9c <SX1276LoRaSetPayloadLength+0x34>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	79fa      	ldrb	r2, [r7, #7]
 8009f78:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
 8009f7c:	4b07      	ldr	r3, [pc, #28]	@ (8009f9c <SX1276LoRaSetPayloadLength+0x34>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009f84:	4619      	mov	r1, r3
 8009f86:	2022      	movs	r0, #34	@ 0x22
 8009f88:	f7ff fdde 	bl	8009b48 <SX1276Write>
    LoRaSettings.PayloadLength = value;
 8009f8c:	4a04      	ldr	r2, [pc, #16]	@ (8009fa0 <SX1276LoRaSetPayloadLength+0x38>)
 8009f8e:	79fb      	ldrb	r3, [r7, #7]
 8009f90:	7613      	strb	r3, [r2, #24]
}
 8009f92:	bf00      	nop
 8009f94:	3708      	adds	r7, #8
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}
 8009f9a:	bf00      	nop
 8009f9c:	20003258 	.word	0x20003258
 8009fa0:	20000014 	.word	0x20000014

08009fa4 <SX1276LoRaSetLowDatarateOptimize>:

void SX1276LoRaSetLowDatarateOptimize( bool enable )
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	4603      	mov	r3, r0
 8009fac:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG3, &SX1276LR->RegModemConfig3 );
 8009fae:	4b12      	ldr	r3, [pc, #72]	@ (8009ff8 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	3326      	adds	r3, #38	@ 0x26
 8009fb4:	4619      	mov	r1, r3
 8009fb6:	2026      	movs	r0, #38	@ 0x26
 8009fb8:	f7ff fe2c 	bl	8009c14 <SX1276Read>
    SX1276LR->RegModemConfig3 = ( SX1276LR->RegModemConfig3 & RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) | ( enable << 3 );
 8009fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8009ff8 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8009fc4:	b25b      	sxtb	r3, r3
 8009fc6:	f023 0308 	bic.w	r3, r3, #8
 8009fca:	b25a      	sxtb	r2, r3
 8009fcc:	79fb      	ldrb	r3, [r7, #7]
 8009fce:	00db      	lsls	r3, r3, #3
 8009fd0:	b25b      	sxtb	r3, r3
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	b25a      	sxtb	r2, r3
 8009fd6:	4b08      	ldr	r3, [pc, #32]	@ (8009ff8 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	b2d2      	uxtb	r2, r2
 8009fdc:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    SX1276Write( REG_LR_MODEMCONFIG3, SX1276LR->RegModemConfig3 );
 8009fe0:	4b05      	ldr	r3, [pc, #20]	@ (8009ff8 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8009fe8:	4619      	mov	r1, r3
 8009fea:	2026      	movs	r0, #38	@ 0x26
 8009fec:	f7ff fdac 	bl	8009b48 <SX1276Write>
}
 8009ff0:	bf00      	nop
 8009ff2:	3708      	adds	r7, #8
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}
 8009ff8:	20003258 	.word	0x20003258

08009ffc <SX1276LoRaSetPAOutput>:

void SX1276LoRaSetPAOutput( uint8_t outputPin )
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b082      	sub	sp, #8
 800a000:	af00      	add	r7, sp, #0
 800a002:	4603      	mov	r3, r0
 800a004:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 800a006:	4b10      	ldr	r3, [pc, #64]	@ (800a048 <SX1276LoRaSetPAOutput+0x4c>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	3309      	adds	r3, #9
 800a00c:	4619      	mov	r1, r3
 800a00e:	2009      	movs	r0, #9
 800a010:	f7ff fe00 	bl	8009c14 <SX1276Read>
    SX1276LR->RegPaConfig = (SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_MASK ) | outputPin;
 800a014:	4b0c      	ldr	r3, [pc, #48]	@ (800a048 <SX1276LoRaSetPAOutput+0x4c>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	7a5b      	ldrb	r3, [r3, #9]
 800a01a:	b25b      	sxtb	r3, r3
 800a01c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a020:	b25a      	sxtb	r2, r3
 800a022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a026:	4313      	orrs	r3, r2
 800a028:	b25a      	sxtb	r2, r3
 800a02a:	4b07      	ldr	r3, [pc, #28]	@ (800a048 <SX1276LoRaSetPAOutput+0x4c>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	b2d2      	uxtb	r2, r2
 800a030:	725a      	strb	r2, [r3, #9]
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 800a032:	4b05      	ldr	r3, [pc, #20]	@ (800a048 <SX1276LoRaSetPAOutput+0x4c>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	7a5b      	ldrb	r3, [r3, #9]
 800a038:	4619      	mov	r1, r3
 800a03a:	2009      	movs	r0, #9
 800a03c:	f7ff fd84 	bl	8009b48 <SX1276Write>
}
 800a040:	bf00      	nop
 800a042:	3708      	adds	r7, #8
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}
 800a048:	20003258 	.word	0x20003258

0800a04c <SX1276LoRaSetPa20dBm>:

void SX1276LoRaSetPa20dBm( bool enale )
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b082      	sub	sp, #8
 800a050:	af00      	add	r7, sp, #0
 800a052:	4603      	mov	r3, r0
 800a054:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 800a056:	4b17      	ldr	r3, [pc, #92]	@ (800a0b4 <SX1276LoRaSetPa20dBm+0x68>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	3349      	adds	r3, #73	@ 0x49
 800a05c:	4619      	mov	r1, r3
 800a05e:	204d      	movs	r0, #77	@ 0x4d
 800a060:	f7ff fdd8 	bl	8009c14 <SX1276Read>
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 800a064:	4b13      	ldr	r3, [pc, #76]	@ (800a0b4 <SX1276LoRaSetPa20dBm+0x68>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	3309      	adds	r3, #9
 800a06a:	4619      	mov	r1, r3
 800a06c:	2009      	movs	r0, #9
 800a06e:	f7ff fdd1 	bl	8009c14 <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 800a072:	4b10      	ldr	r3, [pc, #64]	@ (800a0b4 <SX1276LoRaSetPa20dBm+0x68>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	7a5b      	ldrb	r3, [r3, #9]
 800a078:	b25b      	sxtb	r3, r3
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	da08      	bge.n	800a090 <SX1276LoRaSetPa20dBm+0x44>
    {
        if( enale == true )
 800a07e:	79fb      	ldrb	r3, [r7, #7]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d00a      	beq.n	800a09a <SX1276LoRaSetPa20dBm+0x4e>
        {
            SX1276LR->RegPaDac = 0x87;
 800a084:	4b0b      	ldr	r3, [pc, #44]	@ (800a0b4 <SX1276LoRaSetPa20dBm+0x68>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	2287      	movs	r2, #135	@ 0x87
 800a08a:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
 800a08e:	e004      	b.n	800a09a <SX1276LoRaSetPa20dBm+0x4e>
        }
    }
    else
    {
        SX1276LR->RegPaDac = 0x84;
 800a090:	4b08      	ldr	r3, [pc, #32]	@ (800a0b4 <SX1276LoRaSetPa20dBm+0x68>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2284      	movs	r2, #132	@ 0x84
 800a096:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    }
    SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );
 800a09a:	4b06      	ldr	r3, [pc, #24]	@ (800a0b4 <SX1276LoRaSetPa20dBm+0x68>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800a0a2:	4619      	mov	r1, r3
 800a0a4:	204d      	movs	r0, #77	@ 0x4d
 800a0a6:	f7ff fd4f 	bl	8009b48 <SX1276Write>
}
 800a0aa:	bf00      	nop
 800a0ac:	3708      	adds	r7, #8
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}
 800a0b2:	bf00      	nop
 800a0b4:	20003258 	.word	0x20003258

0800a0b8 <SX1276LoRaSetRFPower>:

void SX1276LoRaSetRFPower( int8_t power )
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b082      	sub	sp, #8
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	4603      	mov	r3, r0
 800a0c0:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 800a0c2:	4b54      	ldr	r3, [pc, #336]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	3309      	adds	r3, #9
 800a0c8:	4619      	mov	r1, r3
 800a0ca:	2009      	movs	r0, #9
 800a0cc:	f7ff fda2 	bl	8009c14 <SX1276Read>
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 800a0d0:	4b50      	ldr	r3, [pc, #320]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	3349      	adds	r3, #73	@ 0x49
 800a0d6:	4619      	mov	r1, r3
 800a0d8:	204d      	movs	r0, #77	@ 0x4d
 800a0da:	f7ff fd9b 	bl	8009c14 <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 800a0de:	4b4d      	ldr	r3, [pc, #308]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	7a5b      	ldrb	r3, [r3, #9]
 800a0e4:	b25b      	sxtb	r3, r3
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	da5b      	bge.n	800a1a2 <SX1276LoRaSetRFPower+0xea>
    {
        if( ( SX1276LR->RegPaDac & 0x87 ) == 0x87 )
 800a0ea:	4b4a      	ldr	r3, [pc, #296]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800a0f2:	f003 0387 	and.w	r3, r3, #135	@ 0x87
 800a0f6:	2b87      	cmp	r3, #135	@ 0x87
 800a0f8:	d129      	bne.n	800a14e <SX1276LoRaSetRFPower+0x96>
        {
            if( power < 5 )
 800a0fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a0fe:	2b04      	cmp	r3, #4
 800a100:	dc01      	bgt.n	800a106 <SX1276LoRaSetRFPower+0x4e>
            {
                power = 5;
 800a102:	2305      	movs	r3, #5
 800a104:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 20 )
 800a106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a10a:	2b14      	cmp	r3, #20
 800a10c:	dd01      	ble.n	800a112 <SX1276LoRaSetRFPower+0x5a>
            {
                power = 20;
 800a10e:	2314      	movs	r3, #20
 800a110:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 800a112:	4b40      	ldr	r3, [pc, #256]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	7a5a      	ldrb	r2, [r3, #9]
 800a118:	4b3e      	ldr	r3, [pc, #248]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800a120:	b2d2      	uxtb	r2, r2
 800a122:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 800a124:	4b3b      	ldr	r3, [pc, #236]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	7a5b      	ldrb	r3, [r3, #9]
 800a12a:	b25b      	sxtb	r3, r3
 800a12c:	f023 030f 	bic.w	r3, r3, #15
 800a130:	b25a      	sxtb	r2, r3
 800a132:	79fb      	ldrb	r3, [r7, #7]
 800a134:	3b05      	subs	r3, #5
 800a136:	b2db      	uxtb	r3, r3
 800a138:	b25b      	sxtb	r3, r3
 800a13a:	f003 030f 	and.w	r3, r3, #15
 800a13e:	b25b      	sxtb	r3, r3
 800a140:	4313      	orrs	r3, r2
 800a142:	b25a      	sxtb	r2, r3
 800a144:	4b33      	ldr	r3, [pc, #204]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	b2d2      	uxtb	r2, r2
 800a14a:	725a      	strb	r2, [r3, #9]
 800a14c:	e053      	b.n	800a1f6 <SX1276LoRaSetRFPower+0x13e>
        }
        else
        {
            if( power < 2 )
 800a14e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a152:	2b01      	cmp	r3, #1
 800a154:	dc01      	bgt.n	800a15a <SX1276LoRaSetRFPower+0xa2>
            {
                power = 2;
 800a156:	2302      	movs	r3, #2
 800a158:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 17 )
 800a15a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a15e:	2b11      	cmp	r3, #17
 800a160:	dd01      	ble.n	800a166 <SX1276LoRaSetRFPower+0xae>
            {
                power = 17;
 800a162:	2311      	movs	r3, #17
 800a164:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 800a166:	4b2b      	ldr	r3, [pc, #172]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	7a5a      	ldrb	r2, [r3, #9]
 800a16c:	4b29      	ldr	r3, [pc, #164]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800a174:	b2d2      	uxtb	r2, r2
 800a176:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 800a178:	4b26      	ldr	r3, [pc, #152]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	7a5b      	ldrb	r3, [r3, #9]
 800a17e:	b25b      	sxtb	r3, r3
 800a180:	f023 030f 	bic.w	r3, r3, #15
 800a184:	b25a      	sxtb	r2, r3
 800a186:	79fb      	ldrb	r3, [r7, #7]
 800a188:	3b02      	subs	r3, #2
 800a18a:	b2db      	uxtb	r3, r3
 800a18c:	b25b      	sxtb	r3, r3
 800a18e:	f003 030f 	and.w	r3, r3, #15
 800a192:	b25b      	sxtb	r3, r3
 800a194:	4313      	orrs	r3, r2
 800a196:	b25a      	sxtb	r2, r3
 800a198:	4b1e      	ldr	r3, [pc, #120]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	b2d2      	uxtb	r2, r2
 800a19e:	725a      	strb	r2, [r3, #9]
 800a1a0:	e029      	b.n	800a1f6 <SX1276LoRaSetRFPower+0x13e>
        }
    }
    else
    {
        if( power < -1 )
 800a1a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1aa:	da01      	bge.n	800a1b0 <SX1276LoRaSetRFPower+0xf8>
        {
            power = -1;
 800a1ac:	23ff      	movs	r3, #255	@ 0xff
 800a1ae:	71fb      	strb	r3, [r7, #7]
        }
        if( power > 14 )
 800a1b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1b4:	2b0e      	cmp	r3, #14
 800a1b6:	dd01      	ble.n	800a1bc <SX1276LoRaSetRFPower+0x104>
        {
            power = 14;
 800a1b8:	230e      	movs	r3, #14
 800a1ba:	71fb      	strb	r3, [r7, #7]
        }
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 800a1bc:	4b15      	ldr	r3, [pc, #84]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	7a5a      	ldrb	r2, [r3, #9]
 800a1c2:	4b14      	ldr	r3, [pc, #80]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800a1ca:	b2d2      	uxtb	r2, r2
 800a1cc:	725a      	strb	r2, [r3, #9]
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 800a1ce:	4b11      	ldr	r3, [pc, #68]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	7a5b      	ldrb	r3, [r3, #9]
 800a1d4:	b25b      	sxtb	r3, r3
 800a1d6:	f023 030f 	bic.w	r3, r3, #15
 800a1da:	b25a      	sxtb	r2, r3
 800a1dc:	79fb      	ldrb	r3, [r7, #7]
 800a1de:	3301      	adds	r3, #1
 800a1e0:	b2db      	uxtb	r3, r3
 800a1e2:	b25b      	sxtb	r3, r3
 800a1e4:	f003 030f 	and.w	r3, r3, #15
 800a1e8:	b25b      	sxtb	r3, r3
 800a1ea:	4313      	orrs	r3, r2
 800a1ec:	b25a      	sxtb	r2, r3
 800a1ee:	4b09      	ldr	r3, [pc, #36]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	b2d2      	uxtb	r2, r2
 800a1f4:	725a      	strb	r2, [r3, #9]
    }
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 800a1f6:	4b07      	ldr	r3, [pc, #28]	@ (800a214 <SX1276LoRaSetRFPower+0x15c>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	7a5b      	ldrb	r3, [r3, #9]
 800a1fc:	4619      	mov	r1, r3
 800a1fe:	2009      	movs	r0, #9
 800a200:	f7ff fca2 	bl	8009b48 <SX1276Write>
    LoRaSettings.Power = power;
 800a204:	4a04      	ldr	r2, [pc, #16]	@ (800a218 <SX1276LoRaSetRFPower+0x160>)
 800a206:	79fb      	ldrb	r3, [r7, #7]
 800a208:	7113      	strb	r3, [r2, #4]
}
 800a20a:	bf00      	nop
 800a20c:	3708      	adds	r7, #8
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}
 800a212:	bf00      	nop
 800a214:	20003258 	.word	0x20003258
 800a218:	20000014 	.word	0x20000014

0800a21c <SX1276LoRaInit>:
 * PacketTimeout Stores the Rx window time value for packet reception
 */
//static uint32_t PacketTimeout;

void SX1276LoRaInit( void )
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	af00      	add	r7, sp, #0
    RFLRState = RFLR_STATE_IDLE;
 800a220:	4b32      	ldr	r3, [pc, #200]	@ (800a2ec <SX1276LoRaInit+0xd0>)
 800a222:	2200      	movs	r2, #0
 800a224:	701a      	strb	r2, [r3, #0]
//    SX1276LR->RegOpMode = RFLR_OPMODE_SLEEP;


    SX1276LoRaSetDefaults( );
 800a226:	f000 f86b 	bl	800a300 <SX1276LoRaSetDefaults>

    SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a22a:	4b31      	ldr	r3, [pc, #196]	@ (800a2f0 <SX1276LoRaInit+0xd4>)
 800a22c:	226f      	movs	r2, #111	@ 0x6f
 800a22e:	4619      	mov	r1, r3
 800a230:	2001      	movs	r0, #1
 800a232:	f7ff fcc5 	bl	8009bc0 <SX1276ReadBuffer>

    SX1276LR->RegLna = RFLR_LNA_GAIN_G1;
 800a236:	4b2f      	ldr	r3, [pc, #188]	@ (800a2f4 <SX1276LoRaInit+0xd8>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	2220      	movs	r2, #32
 800a23c:	731a      	strb	r2, [r3, #12]
//    RegLna=0b100000 = Maximum amplifier gain
    SX1276WriteBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a23e:	4b2c      	ldr	r3, [pc, #176]	@ (800a2f0 <SX1276LoRaInit+0xd4>)
 800a240:	226f      	movs	r2, #111	@ 0x6f
 800a242:	4619      	mov	r1, r3
 800a244:	2001      	movs	r0, #1
 800a246:	f7ff fc91 	bl	8009b6c <SX1276WriteBuffer>

    // set the RF settings
    SX1276LoRaSetRFFrequency( LoRaSettings.RFFrequency );
 800a24a:	4b2b      	ldr	r3, [pc, #172]	@ (800a2f8 <SX1276LoRaInit+0xdc>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	4618      	mov	r0, r3
 800a250:	f7ff fcf2 	bl	8009c38 <SX1276LoRaSetRFFrequency>

    // SF6 only operates in implicit header mode.
    SX1276LoRaSetSpreadingFactor( LoRaSettings.SpreadingFactor );
 800a254:	4b28      	ldr	r3, [pc, #160]	@ (800a2f8 <SX1276LoRaInit+0xdc>)
 800a256:	799b      	ldrb	r3, [r3, #6]
 800a258:	4618      	mov	r0, r3
 800a25a:	f7ff fd29 	bl	8009cb0 <SX1276LoRaSetSpreadingFactor>
    SX1276LoRaSetErrorCoding( LoRaSettings.ErrorCoding );
 800a25e:	4b26      	ldr	r3, [pc, #152]	@ (800a2f8 <SX1276LoRaInit+0xdc>)
 800a260:	79db      	ldrb	r3, [r3, #7]
 800a262:	4618      	mov	r0, r3
 800a264:	f7ff fd94 	bl	8009d90 <SX1276LoRaSetErrorCoding>
    SX1276LoRaSetPacketCrcOn( LoRaSettings.CrcOn );
 800a268:	4b23      	ldr	r3, [pc, #140]	@ (800a2f8 <SX1276LoRaInit+0xdc>)
 800a26a:	7a1b      	ldrb	r3, [r3, #8]
 800a26c:	4618      	mov	r0, r3
 800a26e:	f7ff fdbd 	bl	8009dec <SX1276LoRaSetPacketCrcOn>
    SX1276LoRaSetSignalBandwidth( LoRaSettings.SignalBw );
 800a272:	4b21      	ldr	r3, [pc, #132]	@ (800a2f8 <SX1276LoRaInit+0xdc>)
 800a274:	795b      	ldrb	r3, [r3, #5]
 800a276:	4618      	mov	r0, r3
 800a278:	f7ff fde6 	bl	8009e48 <SX1276LoRaSetSignalBandwidth>

    SX1276LoRaSetImplicitHeaderOn( LoRaSettings.ImplicitHeaderOn );
 800a27c:	4b1e      	ldr	r3, [pc, #120]	@ (800a2f8 <SX1276LoRaInit+0xdc>)
 800a27e:	7a5b      	ldrb	r3, [r3, #9]
 800a280:	4618      	mov	r0, r3
 800a282:	f7ff fe0f 	bl	8009ea4 <SX1276LoRaSetImplicitHeaderOn>
    SX1276LoRaSetSymbTimeout( 0x3FF );
 800a286:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 800a28a:	f7ff fe39 	bl	8009f00 <SX1276LoRaSetSymbTimeout>
    SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength );
 800a28e:	4b1a      	ldr	r3, [pc, #104]	@ (800a2f8 <SX1276LoRaInit+0xdc>)
 800a290:	7e1b      	ldrb	r3, [r3, #24]
 800a292:	4618      	mov	r0, r3
 800a294:	f7ff fe68 	bl	8009f68 <SX1276LoRaSetPayloadLength>
    SX1276LoRaSetLowDatarateOptimize( true );
 800a298:	2001      	movs	r0, #1
 800a29a:	f7ff fe83 	bl	8009fa4 <SX1276LoRaSetLowDatarateOptimize>

    if( LoRaSettings.RFFrequency > 860000000 )
 800a29e:	4b16      	ldr	r3, [pc, #88]	@ (800a2f8 <SX1276LoRaInit+0xdc>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	4a16      	ldr	r2, [pc, #88]	@ (800a2fc <SX1276LoRaInit+0xe0>)
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d90f      	bls.n	800a2c8 <SX1276LoRaInit+0xac>
    {
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_RFO );
 800a2a8:	2000      	movs	r0, #0
 800a2aa:	f7ff fea7 	bl	8009ffc <SX1276LoRaSetPAOutput>
        SX1276LoRaSetPa20dBm( false );
 800a2ae:	2000      	movs	r0, #0
 800a2b0:	f7ff fecc 	bl	800a04c <SX1276LoRaSetPa20dBm>
        LoRaSettings.Power = 14;
 800a2b4:	4b10      	ldr	r3, [pc, #64]	@ (800a2f8 <SX1276LoRaInit+0xdc>)
 800a2b6:	220e      	movs	r2, #14
 800a2b8:	711a      	strb	r2, [r3, #4]
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 800a2ba:	4b0f      	ldr	r3, [pc, #60]	@ (800a2f8 <SX1276LoRaInit+0xdc>)
 800a2bc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f7ff fef9 	bl	800a0b8 <SX1276LoRaSetRFPower>
 800a2c6:	e00b      	b.n	800a2e0 <SX1276LoRaInit+0xc4>

#ifdef MoskitoV02
        SX1276LoRaSetPAOutput(RFLR_PACONFIG_PASELECT_RFO);
#endif
#ifdef Ra_02_AI_Thinker
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST );
 800a2c8:	2080      	movs	r0, #128	@ 0x80
 800a2ca:	f7ff fe97 	bl	8009ffc <SX1276LoRaSetPAOutput>
#ifdef MoskitoV01
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST );
#endif
        //true Power limited to +20dBm
//       SX1276LoRaSetPa20dBm( true );
        SX1276LoRaSetPa20dBm( false );
 800a2ce:	2000      	movs	r0, #0
 800a2d0:	f7ff febc 	bl	800a04c <SX1276LoRaSetPa20dBm>
//        LoRaSettings.Power = 5;
//        LoRaSettings.Power = 17;
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 800a2d4:	4b08      	ldr	r3, [pc, #32]	@ (800a2f8 <SX1276LoRaInit+0xdc>)
 800a2d6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800a2da:	4618      	mov	r0, r3
 800a2dc:	f7ff feec 	bl	800a0b8 <SX1276LoRaSetRFPower>
    }
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800a2e0:	2001      	movs	r0, #1
 800a2e2:	f000 f8ab 	bl	800a43c <SX1276LoRaSetOpMode>
}
 800a2e6:	bf00      	nop
 800a2e8:	bd80      	pop	{r7, pc}
 800a2ea:	bf00      	nop
 800a2ec:	2000325c 	.word	0x2000325c
 800a2f0:	20003261 	.word	0x20003261
 800a2f4:	20003258 	.word	0x20003258
 800a2f8:	20000014 	.word	0x20000014
 800a2fc:	33428f00 	.word	0x33428f00

0800a300 <SX1276LoRaSetDefaults>:

void SX1276LoRaSetDefaults( void )
{
 800a300:	b580      	push	{r7, lr}
 800a302:	af00      	add	r7, sp, #0
    // REMARK: See SX1276 datasheet for modified default values.
	SX1276Read( REG_LR_VERSION, &SX1276LR->RegVersion ); //old version
 800a304:	4b04      	ldr	r3, [pc, #16]	@ (800a318 <SX1276LoRaSetDefaults+0x18>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	333f      	adds	r3, #63	@ 0x3f
 800a30a:	4619      	mov	r1, r3
 800a30c:	2042      	movs	r0, #66	@ 0x42
 800a30e:	f7ff fc81 	bl	8009c14 <SX1276Read>
//    SX1276Read( REG_LR_VERSION, SX1276LR->RegVersion );
}
 800a312:	bf00      	nop
 800a314:	bd80      	pop	{r7, pc}
 800a316:	bf00      	nop
 800a318:	20003258 	.word	0x20003258

0800a31c <SX1276Init>:

static bool LoRaOn = false;
static bool LoRaOnState = false;

void SX1276Init( void )
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	af00      	add	r7, sp, #0
    // Initialize FSK and LoRa registers structure

    SX1276LR = ( tSX1276LR* )SX1276Regs;
 800a320:	4b08      	ldr	r3, [pc, #32]	@ (800a344 <SX1276Init+0x28>)
 800a322:	4a09      	ldr	r2, [pc, #36]	@ (800a348 <SX1276Init+0x2c>)
 800a324:	601a      	str	r2, [r3, #0]

    SX1276Reset( );
 800a326:	f000 f813 	bl	800a350 <SX1276Reset>

    LoRaOn = true;
 800a32a:	4b08      	ldr	r3, [pc, #32]	@ (800a34c <SX1276Init+0x30>)
 800a32c:	2201      	movs	r2, #1
 800a32e:	701a      	strb	r2, [r3, #0]
    SX1276SetLoRaOn( LoRaOn );
 800a330:	4b06      	ldr	r3, [pc, #24]	@ (800a34c <SX1276Init+0x30>)
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	4618      	mov	r0, r3
 800a336:	f000 f81b 	bl	800a370 <SX1276SetLoRaOn>
    // Initialize LoRa modem
    SX1276LoRaInit( );
 800a33a:	f7ff ff6f 	bl	800a21c <SX1276LoRaInit>
//    HAL_Delay(200);
}
 800a33e:	bf00      	nop
 800a340:	bd80      	pop	{r7, pc}
 800a342:	bf00      	nop
 800a344:	20003258 	.word	0x20003258
 800a348:	20003260 	.word	0x20003260
 800a34c:	200032d0 	.word	0x200032d0

0800a350 <SX1276Reset>:

void SX1276Reset( void )
{
 800a350:	b580      	push	{r7, lr}
 800a352:	af00      	add	r7, sp, #0
    SX1276SetReset( RADIO_RESET_ON );
 800a354:	2001      	movs	r0, #1
 800a356:	f7ff fbdd 	bl	8009b14 <SX1276SetReset>

    HAL_Delay(100);
 800a35a:	2064      	movs	r0, #100	@ 0x64
 800a35c:	f7f8 fbb6 	bl	8002acc <HAL_Delay>

    SX1276SetReset( RADIO_RESET_OFF );
 800a360:	2000      	movs	r0, #0
 800a362:	f7ff fbd7 	bl	8009b14 <SX1276SetReset>

    HAL_Delay(100);
 800a366:	2064      	movs	r0, #100	@ 0x64
 800a368:	f7f8 fbb0 	bl	8002acc <HAL_Delay>
}
 800a36c:	bf00      	nop
 800a36e:	bd80      	pop	{r7, pc}

0800a370 <SX1276SetLoRaOn>:

void SX1276SetLoRaOn( bool enable )
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b082      	sub	sp, #8
 800a374:	af00      	add	r7, sp, #0
 800a376:	4603      	mov	r3, r0
 800a378:	71fb      	strb	r3, [r7, #7]
//    if( LoRaOnState == enable )
//    {
//        return;
//    }
    LoRaOnState = enable;
 800a37a:	4a2c      	ldr	r2, [pc, #176]	@ (800a42c <SX1276SetLoRaOn+0xbc>)
 800a37c:	79fb      	ldrb	r3, [r7, #7]
 800a37e:	7013      	strb	r3, [r2, #0]
    LoRaOn = enable;
 800a380:	4a2b      	ldr	r2, [pc, #172]	@ (800a430 <SX1276SetLoRaOn+0xc0>)
 800a382:	79fb      	ldrb	r3, [r7, #7]
 800a384:	7013      	strb	r3, [r2, #0]

    if( LoRaOn == true )
 800a386:	4b2a      	ldr	r3, [pc, #168]	@ (800a430 <SX1276SetLoRaOn+0xc0>)
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d02e      	beq.n	800a3ec <SX1276SetLoRaOn+0x7c>
    {
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 800a38e:	2000      	movs	r0, #0
 800a390:	f000 f854 	bl	800a43c <SX1276LoRaSetOpMode>

        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON;
 800a394:	4b27      	ldr	r3, [pc, #156]	@ (800a434 <SX1276SetLoRaOn+0xc4>)
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	785a      	ldrb	r2, [r3, #1]
 800a39a:	4b26      	ldr	r3, [pc, #152]	@ (800a434 <SX1276SetLoRaOn+0xc4>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800a3a2:	b2d2      	uxtb	r2, r2
 800a3a4:	705a      	strb	r2, [r3, #1]
        //RegOpMode = 0b10000000  (LoRa mode and sleep)
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800a3a6:	4b23      	ldr	r3, [pc, #140]	@ (800a434 <SX1276SetLoRaOn+0xc4>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	785b      	ldrb	r3, [r3, #1]
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	2001      	movs	r0, #1
 800a3b0:	f7ff fbca 	bl	8009b48 <SX1276Write>
        //RegOpmode =0b10000001 (LoRa mode and waiting)
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800a3b4:	2001      	movs	r0, #1
 800a3b6:	f000 f841 	bl	800a43c <SX1276LoRaSetOpMode>
                                        // RxDone               RxTimeout                   FhssChangeChannel           CadDone
        SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_00;
 800a3ba:	4b1e      	ldr	r3, [pc, #120]	@ (800a434 <SX1276SetLoRaOn+0xc4>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
                                        // CadDetected          ModeReady
        SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
 800a3c4:	4b1b      	ldr	r3, [pc, #108]	@ (800a434 <SX1276SetLoRaOn+0xc4>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
//        RegDioMapping1  2 = 0b0
        SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 800a3ce:	4b19      	ldr	r3, [pc, #100]	@ (800a434 <SX1276SetLoRaOn+0xc4>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	333d      	adds	r3, #61	@ 0x3d
 800a3d4:	2202      	movs	r2, #2
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	2040      	movs	r0, #64	@ 0x40
 800a3da:	f7ff fbc7 	bl	8009b6c <SX1276WriteBuffer>
// 		here everything is read from memory LoRa but at the same time garbage is written there.
        SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a3de:	4b16      	ldr	r3, [pc, #88]	@ (800a438 <SX1276SetLoRaOn+0xc8>)
 800a3e0:	226f      	movs	r2, #111	@ 0x6f
 800a3e2:	4619      	mov	r1, r3
 800a3e4:	2001      	movs	r0, #1
 800a3e6:	f7ff fbeb 	bl	8009bc0 <SX1276ReadBuffer>

        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );

        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
    }
}
 800a3ea:	e01b      	b.n	800a424 <SX1276SetLoRaOn+0xb4>
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 800a3ec:	2000      	movs	r0, #0
 800a3ee:	f000 f825 	bl	800a43c <SX1276LoRaSetOpMode>
        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF;
 800a3f2:	4b10      	ldr	r3, [pc, #64]	@ (800a434 <SX1276SetLoRaOn+0xc4>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	785a      	ldrb	r2, [r3, #1]
 800a3f8:	4b0e      	ldr	r3, [pc, #56]	@ (800a434 <SX1276SetLoRaOn+0xc4>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a400:	b2d2      	uxtb	r2, r2
 800a402:	705a      	strb	r2, [r3, #1]
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800a404:	4b0b      	ldr	r3, [pc, #44]	@ (800a434 <SX1276SetLoRaOn+0xc4>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	785b      	ldrb	r3, [r3, #1]
 800a40a:	4619      	mov	r1, r3
 800a40c:	2001      	movs	r0, #1
 800a40e:	f7ff fb9b 	bl	8009b48 <SX1276Write>
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 800a412:	2001      	movs	r0, #1
 800a414:	f000 f812 	bl	800a43c <SX1276LoRaSetOpMode>
        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800a418:	4b07      	ldr	r3, [pc, #28]	@ (800a438 <SX1276SetLoRaOn+0xc8>)
 800a41a:	226f      	movs	r2, #111	@ 0x6f
 800a41c:	4619      	mov	r1, r3
 800a41e:	2001      	movs	r0, #1
 800a420:	f7ff fbce 	bl	8009bc0 <SX1276ReadBuffer>
}
 800a424:	bf00      	nop
 800a426:	3708      	adds	r7, #8
 800a428:	46bd      	mov	sp, r7
 800a42a:	bd80      	pop	{r7, pc}
 800a42c:	200032d1 	.word	0x200032d1
 800a430:	200032d0 	.word	0x200032d0
 800a434:	20003258 	.word	0x20003258
 800a438:	20003261 	.word	0x20003261

0800a43c <SX1276LoRaSetOpMode>:

void SX1276LoRaSetOpMode( uint8_t opMode )
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b084      	sub	sp, #16
 800a440:	af00      	add	r7, sp, #0
 800a442:	4603      	mov	r3, r0
 800a444:	71fb      	strb	r3, [r7, #7]
    static uint8_t opModePrev = RFLR_OPMODE_STANDBY;
    static bool antennaSwitchTxOnPrev = true;
    bool antennaSwitchTxOn = false;
 800a446:	2300      	movs	r3, #0
 800a448:	73fb      	strb	r3, [r7, #15]

    opModePrev = SX1276LR->RegOpMode & ~RFLR_OPMODE_MASK;
 800a44a:	4b1b      	ldr	r3, [pc, #108]	@ (800a4b8 <SX1276LoRaSetOpMode+0x7c>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	785b      	ldrb	r3, [r3, #1]
 800a450:	f003 0307 	and.w	r3, r3, #7
 800a454:	b2da      	uxtb	r2, r3
 800a456:	4b19      	ldr	r3, [pc, #100]	@ (800a4bc <SX1276LoRaSetOpMode+0x80>)
 800a458:	701a      	strb	r2, [r3, #0]

    if( opMode != opModePrev )
 800a45a:	4b18      	ldr	r3, [pc, #96]	@ (800a4bc <SX1276LoRaSetOpMode+0x80>)
 800a45c:	781b      	ldrb	r3, [r3, #0]
 800a45e:	79fa      	ldrb	r2, [r7, #7]
 800a460:	429a      	cmp	r2, r3
 800a462:	d00f      	beq.n	800a484 <SX1276LoRaSetOpMode+0x48>
    {
        if( opMode == RFLR_OPMODE_TRANSMITTER )
 800a464:	79fb      	ldrb	r3, [r7, #7]
 800a466:	2b03      	cmp	r3, #3
 800a468:	d102      	bne.n	800a470 <SX1276LoRaSetOpMode+0x34>
        {
            antennaSwitchTxOn = true;
 800a46a:	2301      	movs	r3, #1
 800a46c:	73fb      	strb	r3, [r7, #15]
 800a46e:	e001      	b.n	800a474 <SX1276LoRaSetOpMode+0x38>
        }
        else
        {
            antennaSwitchTxOn = false;
 800a470:	2300      	movs	r3, #0
 800a472:	73fb      	strb	r3, [r7, #15]
        }
        if( antennaSwitchTxOn != antennaSwitchTxOnPrev )
 800a474:	4b12      	ldr	r3, [pc, #72]	@ (800a4c0 <SX1276LoRaSetOpMode+0x84>)
 800a476:	781b      	ldrb	r3, [r3, #0]
 800a478:	7bfa      	ldrb	r2, [r7, #15]
 800a47a:	429a      	cmp	r2, r3
 800a47c:	d002      	beq.n	800a484 <SX1276LoRaSetOpMode+0x48>
        {
            antennaSwitchTxOnPrev = antennaSwitchTxOn;
 800a47e:	4a10      	ldr	r2, [pc, #64]	@ (800a4c0 <SX1276LoRaSetOpMode+0x84>)
 800a480:	7bfb      	ldrb	r3, [r7, #15]
 800a482:	7013      	strb	r3, [r2, #0]
            RXTX( antennaSwitchTxOn ); // Antenna switch control
			#endif

        }
    }
    SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_MASK ) | opMode;
 800a484:	4b0c      	ldr	r3, [pc, #48]	@ (800a4b8 <SX1276LoRaSetOpMode+0x7c>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	785b      	ldrb	r3, [r3, #1]
 800a48a:	b25b      	sxtb	r3, r3
 800a48c:	f023 0307 	bic.w	r3, r3, #7
 800a490:	b25a      	sxtb	r2, r3
 800a492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a496:	4313      	orrs	r3, r2
 800a498:	b25a      	sxtb	r2, r3
 800a49a:	4b07      	ldr	r3, [pc, #28]	@ (800a4b8 <SX1276LoRaSetOpMode+0x7c>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	b2d2      	uxtb	r2, r2
 800a4a0:	705a      	strb	r2, [r3, #1]

    SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 800a4a2:	4b05      	ldr	r3, [pc, #20]	@ (800a4b8 <SX1276LoRaSetOpMode+0x7c>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	785b      	ldrb	r3, [r3, #1]
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	2001      	movs	r0, #1
 800a4ac:	f7ff fb4c 	bl	8009b48 <SX1276Write>
}
 800a4b0:	bf00      	nop
 800a4b2:	3710      	adds	r7, #16
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}
 800a4b8:	20003258 	.word	0x20003258
 800a4bc:	20000030 	.word	0x20000030
 800a4c0:	20000031 	.word	0x20000031

0800a4c4 <HAL_UART_TxCpltCallback>:
	HAL_UART_Transmit_DMA(&huart1, (uint8_t*)Mas, LenStr+1);

}

//         UART  DMA
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b084      	sub	sp, #16
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
	//     
	if (huart->Instance == USART1){
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4a0c      	ldr	r2, [pc, #48]	@ (800a504 <HAL_UART_TxCpltCallback+0x40>)
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d112      	bne.n	800a4fc <HAL_UART_TxCpltCallback+0x38>
		BaseType_t xHigherPriorityTaskWoken;
		xSemaphoreGiveFromISR(SemDMA_UARTHandle,&xHigherPriorityTaskWoken);
 800a4d6:	4b0c      	ldr	r3, [pc, #48]	@ (800a508 <HAL_UART_TxCpltCallback+0x44>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f107 020c 	add.w	r2, r7, #12
 800a4de:	4611      	mov	r1, r2
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f7fd f9bf 	bl	8007864 <xQueueGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d007      	beq.n	800a4fc <HAL_UART_TxCpltCallback+0x38>
 800a4ec:	4b07      	ldr	r3, [pc, #28]	@ (800a50c <HAL_UART_TxCpltCallback+0x48>)
 800a4ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4f2:	601a      	str	r2, [r3, #0]
 800a4f4:	f3bf 8f4f 	dsb	sy
 800a4f8:	f3bf 8f6f 	isb	sy
	}
}
 800a4fc:	bf00      	nop
 800a4fe:	3710      	adds	r7, #16
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}
 800a504:	40013800 	.word	0x40013800
 800a508:	20000600 	.word	0x20000600
 800a50c:	e000ed04 	.word	0xe000ed04

0800a510 <memset>:
 800a510:	4603      	mov	r3, r0
 800a512:	4402      	add	r2, r0
 800a514:	4293      	cmp	r3, r2
 800a516:	d100      	bne.n	800a51a <memset+0xa>
 800a518:	4770      	bx	lr
 800a51a:	f803 1b01 	strb.w	r1, [r3], #1
 800a51e:	e7f9      	b.n	800a514 <memset+0x4>

0800a520 <_reclaim_reent>:
 800a520:	4b29      	ldr	r3, [pc, #164]	@ (800a5c8 <_reclaim_reent+0xa8>)
 800a522:	b570      	push	{r4, r5, r6, lr}
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4604      	mov	r4, r0
 800a528:	4283      	cmp	r3, r0
 800a52a:	d04b      	beq.n	800a5c4 <_reclaim_reent+0xa4>
 800a52c:	69c3      	ldr	r3, [r0, #28]
 800a52e:	b1ab      	cbz	r3, 800a55c <_reclaim_reent+0x3c>
 800a530:	68db      	ldr	r3, [r3, #12]
 800a532:	b16b      	cbz	r3, 800a550 <_reclaim_reent+0x30>
 800a534:	2500      	movs	r5, #0
 800a536:	69e3      	ldr	r3, [r4, #28]
 800a538:	68db      	ldr	r3, [r3, #12]
 800a53a:	5959      	ldr	r1, [r3, r5]
 800a53c:	2900      	cmp	r1, #0
 800a53e:	d13b      	bne.n	800a5b8 <_reclaim_reent+0x98>
 800a540:	3504      	adds	r5, #4
 800a542:	2d80      	cmp	r5, #128	@ 0x80
 800a544:	d1f7      	bne.n	800a536 <_reclaim_reent+0x16>
 800a546:	69e3      	ldr	r3, [r4, #28]
 800a548:	4620      	mov	r0, r4
 800a54a:	68d9      	ldr	r1, [r3, #12]
 800a54c:	f000 f872 	bl	800a634 <_free_r>
 800a550:	69e3      	ldr	r3, [r4, #28]
 800a552:	6819      	ldr	r1, [r3, #0]
 800a554:	b111      	cbz	r1, 800a55c <_reclaim_reent+0x3c>
 800a556:	4620      	mov	r0, r4
 800a558:	f000 f86c 	bl	800a634 <_free_r>
 800a55c:	6961      	ldr	r1, [r4, #20]
 800a55e:	b111      	cbz	r1, 800a566 <_reclaim_reent+0x46>
 800a560:	4620      	mov	r0, r4
 800a562:	f000 f867 	bl	800a634 <_free_r>
 800a566:	69e1      	ldr	r1, [r4, #28]
 800a568:	b111      	cbz	r1, 800a570 <_reclaim_reent+0x50>
 800a56a:	4620      	mov	r0, r4
 800a56c:	f000 f862 	bl	800a634 <_free_r>
 800a570:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a572:	b111      	cbz	r1, 800a57a <_reclaim_reent+0x5a>
 800a574:	4620      	mov	r0, r4
 800a576:	f000 f85d 	bl	800a634 <_free_r>
 800a57a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a57c:	b111      	cbz	r1, 800a584 <_reclaim_reent+0x64>
 800a57e:	4620      	mov	r0, r4
 800a580:	f000 f858 	bl	800a634 <_free_r>
 800a584:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a586:	b111      	cbz	r1, 800a58e <_reclaim_reent+0x6e>
 800a588:	4620      	mov	r0, r4
 800a58a:	f000 f853 	bl	800a634 <_free_r>
 800a58e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a590:	b111      	cbz	r1, 800a598 <_reclaim_reent+0x78>
 800a592:	4620      	mov	r0, r4
 800a594:	f000 f84e 	bl	800a634 <_free_r>
 800a598:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a59a:	b111      	cbz	r1, 800a5a2 <_reclaim_reent+0x82>
 800a59c:	4620      	mov	r0, r4
 800a59e:	f000 f849 	bl	800a634 <_free_r>
 800a5a2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a5a4:	b111      	cbz	r1, 800a5ac <_reclaim_reent+0x8c>
 800a5a6:	4620      	mov	r0, r4
 800a5a8:	f000 f844 	bl	800a634 <_free_r>
 800a5ac:	6a23      	ldr	r3, [r4, #32]
 800a5ae:	b14b      	cbz	r3, 800a5c4 <_reclaim_reent+0xa4>
 800a5b0:	4620      	mov	r0, r4
 800a5b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a5b6:	4718      	bx	r3
 800a5b8:	680e      	ldr	r6, [r1, #0]
 800a5ba:	4620      	mov	r0, r4
 800a5bc:	f000 f83a 	bl	800a634 <_free_r>
 800a5c0:	4631      	mov	r1, r6
 800a5c2:	e7bb      	b.n	800a53c <_reclaim_reent+0x1c>
 800a5c4:	bd70      	pop	{r4, r5, r6, pc}
 800a5c6:	bf00      	nop
 800a5c8:	20000034 	.word	0x20000034

0800a5cc <__libc_init_array>:
 800a5cc:	b570      	push	{r4, r5, r6, lr}
 800a5ce:	2600      	movs	r6, #0
 800a5d0:	4d0c      	ldr	r5, [pc, #48]	@ (800a604 <__libc_init_array+0x38>)
 800a5d2:	4c0d      	ldr	r4, [pc, #52]	@ (800a608 <__libc_init_array+0x3c>)
 800a5d4:	1b64      	subs	r4, r4, r5
 800a5d6:	10a4      	asrs	r4, r4, #2
 800a5d8:	42a6      	cmp	r6, r4
 800a5da:	d109      	bne.n	800a5f0 <__libc_init_array+0x24>
 800a5dc:	f000 f87e 	bl	800a6dc <_init>
 800a5e0:	2600      	movs	r6, #0
 800a5e2:	4d0a      	ldr	r5, [pc, #40]	@ (800a60c <__libc_init_array+0x40>)
 800a5e4:	4c0a      	ldr	r4, [pc, #40]	@ (800a610 <__libc_init_array+0x44>)
 800a5e6:	1b64      	subs	r4, r4, r5
 800a5e8:	10a4      	asrs	r4, r4, #2
 800a5ea:	42a6      	cmp	r6, r4
 800a5ec:	d105      	bne.n	800a5fa <__libc_init_array+0x2e>
 800a5ee:	bd70      	pop	{r4, r5, r6, pc}
 800a5f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5f4:	4798      	blx	r3
 800a5f6:	3601      	adds	r6, #1
 800a5f8:	e7ee      	b.n	800a5d8 <__libc_init_array+0xc>
 800a5fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5fe:	4798      	blx	r3
 800a600:	3601      	adds	r6, #1
 800a602:	e7f2      	b.n	800a5ea <__libc_init_array+0x1e>
 800a604:	0800a894 	.word	0x0800a894
 800a608:	0800a894 	.word	0x0800a894
 800a60c:	0800a894 	.word	0x0800a894
 800a610:	0800a898 	.word	0x0800a898

0800a614 <__retarget_lock_acquire_recursive>:
 800a614:	4770      	bx	lr

0800a616 <__retarget_lock_release_recursive>:
 800a616:	4770      	bx	lr

0800a618 <memcpy>:
 800a618:	440a      	add	r2, r1
 800a61a:	4291      	cmp	r1, r2
 800a61c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a620:	d100      	bne.n	800a624 <memcpy+0xc>
 800a622:	4770      	bx	lr
 800a624:	b510      	push	{r4, lr}
 800a626:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a62a:	4291      	cmp	r1, r2
 800a62c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a630:	d1f9      	bne.n	800a626 <memcpy+0xe>
 800a632:	bd10      	pop	{r4, pc}

0800a634 <_free_r>:
 800a634:	b538      	push	{r3, r4, r5, lr}
 800a636:	4605      	mov	r5, r0
 800a638:	2900      	cmp	r1, #0
 800a63a:	d040      	beq.n	800a6be <_free_r+0x8a>
 800a63c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a640:	1f0c      	subs	r4, r1, #4
 800a642:	2b00      	cmp	r3, #0
 800a644:	bfb8      	it	lt
 800a646:	18e4      	addlt	r4, r4, r3
 800a648:	f000 f83c 	bl	800a6c4 <__malloc_lock>
 800a64c:	4a1c      	ldr	r2, [pc, #112]	@ (800a6c0 <_free_r+0x8c>)
 800a64e:	6813      	ldr	r3, [r2, #0]
 800a650:	b933      	cbnz	r3, 800a660 <_free_r+0x2c>
 800a652:	6063      	str	r3, [r4, #4]
 800a654:	6014      	str	r4, [r2, #0]
 800a656:	4628      	mov	r0, r5
 800a658:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a65c:	f000 b838 	b.w	800a6d0 <__malloc_unlock>
 800a660:	42a3      	cmp	r3, r4
 800a662:	d908      	bls.n	800a676 <_free_r+0x42>
 800a664:	6820      	ldr	r0, [r4, #0]
 800a666:	1821      	adds	r1, r4, r0
 800a668:	428b      	cmp	r3, r1
 800a66a:	bf01      	itttt	eq
 800a66c:	6819      	ldreq	r1, [r3, #0]
 800a66e:	685b      	ldreq	r3, [r3, #4]
 800a670:	1809      	addeq	r1, r1, r0
 800a672:	6021      	streq	r1, [r4, #0]
 800a674:	e7ed      	b.n	800a652 <_free_r+0x1e>
 800a676:	461a      	mov	r2, r3
 800a678:	685b      	ldr	r3, [r3, #4]
 800a67a:	b10b      	cbz	r3, 800a680 <_free_r+0x4c>
 800a67c:	42a3      	cmp	r3, r4
 800a67e:	d9fa      	bls.n	800a676 <_free_r+0x42>
 800a680:	6811      	ldr	r1, [r2, #0]
 800a682:	1850      	adds	r0, r2, r1
 800a684:	42a0      	cmp	r0, r4
 800a686:	d10b      	bne.n	800a6a0 <_free_r+0x6c>
 800a688:	6820      	ldr	r0, [r4, #0]
 800a68a:	4401      	add	r1, r0
 800a68c:	1850      	adds	r0, r2, r1
 800a68e:	4283      	cmp	r3, r0
 800a690:	6011      	str	r1, [r2, #0]
 800a692:	d1e0      	bne.n	800a656 <_free_r+0x22>
 800a694:	6818      	ldr	r0, [r3, #0]
 800a696:	685b      	ldr	r3, [r3, #4]
 800a698:	4408      	add	r0, r1
 800a69a:	6010      	str	r0, [r2, #0]
 800a69c:	6053      	str	r3, [r2, #4]
 800a69e:	e7da      	b.n	800a656 <_free_r+0x22>
 800a6a0:	d902      	bls.n	800a6a8 <_free_r+0x74>
 800a6a2:	230c      	movs	r3, #12
 800a6a4:	602b      	str	r3, [r5, #0]
 800a6a6:	e7d6      	b.n	800a656 <_free_r+0x22>
 800a6a8:	6820      	ldr	r0, [r4, #0]
 800a6aa:	1821      	adds	r1, r4, r0
 800a6ac:	428b      	cmp	r3, r1
 800a6ae:	bf01      	itttt	eq
 800a6b0:	6819      	ldreq	r1, [r3, #0]
 800a6b2:	685b      	ldreq	r3, [r3, #4]
 800a6b4:	1809      	addeq	r1, r1, r0
 800a6b6:	6021      	streq	r1, [r4, #0]
 800a6b8:	6063      	str	r3, [r4, #4]
 800a6ba:	6054      	str	r4, [r2, #4]
 800a6bc:	e7cb      	b.n	800a656 <_free_r+0x22>
 800a6be:	bd38      	pop	{r3, r4, r5, pc}
 800a6c0:	20003410 	.word	0x20003410

0800a6c4 <__malloc_lock>:
 800a6c4:	4801      	ldr	r0, [pc, #4]	@ (800a6cc <__malloc_lock+0x8>)
 800a6c6:	f7ff bfa5 	b.w	800a614 <__retarget_lock_acquire_recursive>
 800a6ca:	bf00      	nop
 800a6cc:	2000340c 	.word	0x2000340c

0800a6d0 <__malloc_unlock>:
 800a6d0:	4801      	ldr	r0, [pc, #4]	@ (800a6d8 <__malloc_unlock+0x8>)
 800a6d2:	f7ff bfa0 	b.w	800a616 <__retarget_lock_release_recursive>
 800a6d6:	bf00      	nop
 800a6d8:	2000340c 	.word	0x2000340c

0800a6dc <_init>:
 800a6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6de:	bf00      	nop
 800a6e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6e2:	bc08      	pop	{r3}
 800a6e4:	469e      	mov	lr, r3
 800a6e6:	4770      	bx	lr

0800a6e8 <_fini>:
 800a6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ea:	bf00      	nop
 800a6ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6ee:	bc08      	pop	{r3}
 800a6f0:	469e      	mov	lr, r3
 800a6f2:	4770      	bx	lr
