{"tid":2291347,"cid":26,"subCid":0,"title":"[電腦白痴屌細力啲]x86同arm比仲有咩優勢？","createTime":"2020-11-18T16:32:27.000Z","updateTime":"2020-12-01T18:04:03.000Z","uid":57308,"like":6,"dislike":0,"uniUserReply":15,"replies":[{"pid":"316071a0c7d4a8809e821d3b715b858e62b1b6f6","tid":2291347,"uid":57308,"like":0,"dislike":0,"score":0,"citedBy":0,"replyTime":"2020-11-18T16:32:27.000Z","msg":"上網睇過下其他人講<br />\nx86 係複雜好多嘅指令集 可以做多好多嘢<br />\narm就係專精某幾方便嘅精簡指令集<br />\n簡單啲講就係x86 全能，而arm 簡而精，咁概括有冇錯？<br />\n而家apple 出咗粒m1 個個打晒飛機搞到我都想玩下<img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" /><br />\nx86 剩低亦都係仲可以留住班客嘅因素係打機同埋某啲專業軟件？<br />\n遲啲會唔會發展到arm 連打機都精通埋，專業軟件又出埋arm版<br />\n令到x86 被淘汰？<img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" />"},{"pid":"070e23661874bd818ae7c32d5ee60c223c217397","tid":2291347,"uid":57308,"like":7,"dislike":0,"score":7,"citedBy":0,"replyTime":"2020-11-18T16:35:13.000Z","msg":"見到有人咁比喻<br />\nx86 就係46 多好多用途 可以運貨 可以載好多客<br />\narm 就係26 可以快捷方便咁送一個人去某個地方又慳油 快係優點 缺點係只能夠車1至2個人"},{"pid":"b17726701a82b2fa19b9f2de0679edca53ffd5e2","tid":2291347,"uid":53798,"like":0,"dislike":0,"score":0,"citedBy":0,"replyTime":"2020-11-19T00:07:02.000Z","msg":"simple is better"},{"pid":"651194aa66a6e8aff6031e4dcf041a6e913b40a5","tid":2291347,"uid":55597,"like":5,"dislike":0,"score":5,"citedBy":1,"replyTime":"2020-11-19T04:20:10.000Z","msg":"arm 定 x86 都好只係睇有冇軟件商寫軟件"},{"pid":"aa4cad39eae9047316e771d8b55493f8b1815667","tid":2291347,"uid":57308,"like":1,"dislike":1,"score":0,"quote":{"pid":"651194aa66a6e8aff6031e4dcf041a6e913b40a5","tid":2291347,"uid":55597,"like":5,"dislike":0,"score":5,"citedBy":1,"replyTime":"2020-11-19T04:20:10.000Z","msg":"arm 定 x86 都好只係睇有冇軟件商寫軟件"},"citedBy":2,"replyTime":"2020-11-19T05:21:51.000Z","msg":"其實嗰啲咩c++ c# java 係咪arm x86都用得<img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" /> 定係冇關係<img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" />"},{"pid":"5f9b538da67b76c8c00c2e4f12fde5e7c3c14e15","tid":2291347,"uid":55597,"like":1,"dislike":0,"score":1,"quote":{"pid":"aa4cad39eae9047316e771d8b55493f8b1815667","tid":2291347,"uid":57308,"like":1,"dislike":1,"score":0,"quote":{"pid":"651194aa66a6e8aff6031e4dcf041a6e913b40a5","tid":2291347,"uid":55597,"like":5,"dislike":0,"score":5,"citedBy":1,"replyTime":"2020-11-19T04:20:10.000Z","msg":"arm 定 x86 都好只係睇有冇軟件商寫軟件"},"citedBy":2,"replyTime":"2020-11-19T05:21:51.000Z","msg":"其實嗰啲咩c++ c# java 係咪arm x86都用得<img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" /> 定係冇關係<img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" />"},"citedBy":0,"replyTime":"2020-11-19T05:23:35.000Z","msg":"指令集唔同<br />\n一係軟件商整定唔同架構版本<br />\n一係開發者比 source code 自己 compile"},{"pid":"20c5bbfbe09cfa58379898d9147ec91fbd48b2ae","tid":2291347,"uid":28563,"like":0,"dislike":0,"score":0,"citedBy":0,"replyTime":"2020-11-19T05:29:36.000Z","msg":"牛定熊？"},{"pid":"f43ee95a21ddf8e2d0c25c362d3b83b9dd3b69b3","tid":2291347,"uid":355997,"like":2,"dislike":0,"score":2,"quote":{"pid":"aa4cad39eae9047316e771d8b55493f8b1815667","tid":2291347,"uid":57308,"like":1,"dislike":1,"score":0,"quote":{"pid":"651194aa66a6e8aff6031e4dcf041a6e913b40a5","tid":2291347,"uid":55597,"like":5,"dislike":0,"score":5,"citedBy":1,"replyTime":"2020-11-19T04:20:10.000Z","msg":"arm 定 x86 都好只係睇有冇軟件商寫軟件"},"citedBy":2,"replyTime":"2020-11-19T05:21:51.000Z","msg":"其實嗰啲咩c++ c# java 係咪arm x86都用得<img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" /> 定係冇關係<img src=\"/assets/faces/normal/sosad.gif\" class=\"hkgmoji\" />"},"citedBy":0,"replyTime":"2020-11-19T05:39:18.000Z","msg":"佢舉個幾隻lang係both work on x86 and arm<br />\n因為x86同arm太common<br />\n你仲可以cross-compile添<br />\n即係例如喺x86機上compile arm executable<br />\n<br />\n理論上lang唔一定support所有ISA嘅, 只要隻lang冇對應ISA嘅Compiler/runtime bindings就work唔到 <br />\n例如可能Golang 1.6唔support mips, 只support mips64 arch<br />\n咁係舊嘅mips機就唔會compile到golang, 因為根本冇對應嘅compiler"},{"pid":"f5f127f82a18a679e86c31bb3f08c9ea6fca8a16","tid":2291347,"uid":71755,"like":16,"dislike":0,"score":16,"citedBy":1,"replyTime":"2020-11-20T13:33:35.000Z","msg":"其實指令集(ISA)本身係定義埋個硬件嘅結構<br />\n例如一句加法嘅指令，其實係用緊硬件上面嘅加法器去計<br />\n<br />\n咁複雜指令集(CISC)，其實係講緊呢個指令集裡面嘅指令(instruction)可以一次做過好多野，咁句指令咁複雜，一次過可以做好多野，咁你執行呢一句嘅指令嘅時間咪會長左 (cylce per instruction ++)<br />\n<br />\n而精簡指令集(RISC), 係講緊佢淨係支援一D基本嘅指令，因為每個指令簡單，咁執行呢一句嘅指令嘅時間就會短左，但同時你可能需要更多句指令先可以做到你想做嘅野(number of instruction++)<br />\n<br />\n假設樓主你想計x嘅n次方，咁係CISC嘅電腦，可能你就會有一條指令，用呢條指令就可以調用到相應嘅硬件去計到個答案，咁呢部分硬件可能好複雜，淨係for你呢句指令用嘅姐。<br />\n<br />\n但係RISC嘅電腦，因為佢本身淨係support一D簡單嘅指令，let's say加減乘除。咁如果樓主你想計x嘅n次方，你就好聰明咁諗到x嘅n次方咪姐係將個x乘n次囉，咁所以你就會用n次簡單乘法嘅指令去計呢樣野<br />\n<br />\n咁所以CISC同RISC其實係一個trade off來，因為大家都係有辣有唔辣<br />\n所以其實冇話邊個係精通，邊個係全能<br />\n一個處理器嘅性能亦都冇得就咁由佢係咩類型嘅ISA去判斷<br />\n<br />\n而且其實x86嘅cpu嘅設計好似已經唔係就咁可以話佢係CISC定RISC, 因為佢翻譯一句指令嘅時候會將一句複雜嘅指令斬成幾條簡單嘅指令<br />\n而ARM自己本身都加左好多複雜嘅指令，唔再淨係得簡單嘅指令<br />\n<br />\n有錯請指教<br />\n<br />\n所以樓主你個問題我唔識答"},{"pid":"4b2653ba57a5820154c77384ff65f667704d461b","tid":2291347,"uid":115281,"like":2,"dislike":0,"score":2,"citedBy":1,"replyTime":"2020-11-28T01:29:41.000Z","msg":"呢個年代唔好再講x86係CISC, ARM係RISC，然後x86 多功能啲，ARM慳電啲。其實真係錯架。兩個指令集嘅分別，已經被system architecture同wafer process嘅重要套過。你睇同係X86, AMD都可以做粒好過intel嘅U出嚟。至於M1，主要係贏5nm process，同埋佢個Unified Memory Architecture。再加上佢on package memory，有理由相信可能降低咗memory latency。一個電腦系統點可以行得快實在太多因素，例如cache嘅大細同速度，指令集嘅影響唔係最大，再講其實兩套都係世界主流，已經係世界數一數二嘅專家設計出嚟，唔會有明顯弱點。"},{"pid":"d503fa922a6911d8fcce73b47f286a812dbc0a78","tid":2291347,"uid":69866,"like":1,"dislike":9,"score":-8,"citedBy":1,"replyTime":"2020-11-28T03:57:14.000Z","msg":"x86 舊<br />\narm新<br />\n新野好過舊野 好正常<br />\n<br />\n以前係windows迷戀x86 先搞到咁<br />\n而家ie都收皮啦"},{"pid":"907941a853fa22e5d05982f99266bf308db6d66e","tid":2291347,"uid":45228,"like":0,"dislike":0,"score":0,"citedBy":0,"replyTime":"2020-11-28T04:00:55.000Z","msg":"依家唔係向RISC-V發展？<br />\n唔太記得個名可能有打錯字"},{"pid":"b11b994ea9514ed31193077ac1af42b38f67770b","tid":2291347,"uid":23953,"like":2,"dislike":0,"score":2,"quote":{"pid":"4b2653ba57a5820154c77384ff65f667704d461b","tid":2291347,"uid":115281,"like":2,"dislike":0,"score":2,"citedBy":1,"replyTime":"2020-11-28T01:29:41.000Z","msg":"呢個年代唔好再講x86係CISC, ARM係RISC，然後x86 多功能啲，ARM慳電啲。其實真係錯架。兩個指令集嘅分別，已經被system architecture同wafer process嘅重要套過。你睇同係X86, AMD都可以做粒好過intel嘅U出嚟。至於M1，主要係贏5nm process，同埋佢個Unified Memory Architecture。再加上佢on package memory，有理由相信可能降低咗memory latency。一個電腦系統點可以行得快實在太多因素，例如cache嘅大細同速度，指令集嘅影響唔係最大，再講其實兩套都係世界主流，已經係世界數一數二嘅專家設計出嚟，唔會有明顯弱點。"},"citedBy":1,"replyTime":"2020-11-28T05:08:01.000Z","msg":"<a href=\"https://www.anandtech.com/show/16226/apple-silicon-m1-a14-deep-dive/2\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16226%2Fapple-silicon-m1-a14-deep-dive%2F2&d=VbAd486K8RrC2DEUtq3b5jQSOVv8pHkqsyXWJi2kweQ%3D&h=2da8a603\" target=\"_blank\">https://www.anandtech.com/show/16226/apple-silicon-m1-a14-deep-dive/2</a><br />\n<br />\napple m1 batch prediction 同 out of order execution真係世界第一<br />\n呢點同5nm冇關係"},{"pid":"aa8d2218e34a26549b45bbc093b105800ad835ab","tid":2291347,"uid":279606,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2020-11-28T06:20:19.000Z","msg":"strong memory order"},{"pid":"f01085b8589f2c1da3cea6ba253b131f25d0bef1","tid":2291347,"uid":279606,"like":1,"dislike":0,"score":1,"quote":{"pid":"aa8d2218e34a26549b45bbc093b105800ad835ab","tid":2291347,"uid":279606,"like":0,"dislike":0,"score":0,"citedBy":1,"replyTime":"2020-11-28T06:20:19.000Z","msg":"strong memory order"},"citedBy":0,"replyTime":"2020-11-28T06:23:53.000Z","msg":"<a href=\"https://www.nickwilcox.com/blog/arm_vs_x86_memory_model/\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.nickwilcox.com%2Fblog%2Farm_vs_x86_memory_model%2F&d=VbAd486K8RrC2DEUtq3b5jQSOVv8pHkqsyXWJi2kweQ%3D&h=0a8ce34f\" data-auto-link target=\"_blank\">https://www.nickwilcox.com/blog/arm_vs_x86_memory_model/</a><br />\n意思姐係話 因爲arm個memory ordering係weakly ordered 導致你寫atomic instruction嘅時候無得保證個memory consistency 從而導致port呢啲application嘅時候會有意想不到嘅情況 亦都係主流software未必可以port得曬所有野去arm嘅一個小原因 而其實x86 guarantee strong memory order係做得比arm好嘅"},{"pid":"0c8ebd76601a612552977b482b9ab317729ef552","tid":2291347,"uid":85659,"like":1,"dislike":0,"score":1,"citedBy":0,"replyTime":"2020-11-28T06:33:38.000Z","msg":"DOWN AV"},{"pid":"8f6ae6b2b8e6cdf9ea174718bdeef65599b9bd02","tid":2291347,"uid":279606,"like":0,"dislike":0,"score":0,"quote":{"pid":"d503fa922a6911d8fcce73b47f286a812dbc0a78","tid":2291347,"uid":69866,"like":1,"dislike":9,"score":-8,"citedBy":1,"replyTime":"2020-11-28T03:57:14.000Z","msg":"x86 舊<br />\narm新<br />\n新野好過舊野 好正常<br />\n<br />\n以前係windows迷戀x86 先搞到咁<br />\n而家ie都收皮啦"},"citedBy":0,"replyTime":"2020-11-28T11:46:39.000Z","msg":"咁risc-v係咪好過arm"},{"pid":"4aaca242a41dfeb4bc46ea9182c8a762a948b451","tid":2291347,"uid":115281,"like":0,"dislike":0,"score":0,"quote":{"pid":"b11b994ea9514ed31193077ac1af42b38f67770b","tid":2291347,"uid":23953,"like":2,"dislike":0,"score":2,"quote":{"pid":"4b2653ba57a5820154c77384ff65f667704d461b","tid":2291347,"uid":115281,"like":2,"dislike":0,"score":2,"citedBy":1,"replyTime":"2020-11-28T01:29:41.000Z","msg":"呢個年代唔好再講x86係CISC, ARM係RISC，然後x86 多功能啲，ARM慳電啲。其實真係錯架。兩個指令集嘅分別，已經被system architecture同wafer process嘅重要套過。你睇同係X86, AMD都可以做粒好過intel嘅U出嚟。至於M1，主要係贏5nm process，同埋佢個Unified Memory Architecture。再加上佢on package memory，有理由相信可能降低咗memory latency。一個電腦系統點可以行得快實在太多因素，例如cache嘅大細同速度，指令集嘅影響唔係最大，再講其實兩套都係世界主流，已經係世界數一數二嘅專家設計出嚟，唔會有明顯弱點。"},"citedBy":1,"replyTime":"2020-11-28T05:08:01.000Z","msg":"<a href=\"https://www.anandtech.com/show/16226/apple-silicon-m1-a14-deep-dive/2\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16226%2Fapple-silicon-m1-a14-deep-dive%2F2&d=VbAd486K8RrC2DEUtq3b5jQSOVv8pHkqsyXWJi2kweQ%3D&h=2da8a603\" target=\"_blank\">https://www.anandtech.com/show/16226/apple-silicon-m1-a14-deep-dive/2</a><br />\n<br />\napple m1 batch prediction 同 out of order execution真係世界第一<br />\n呢點同5nm冇關係"},"citedBy":2,"replyTime":"2020-11-28T13:59:21.000Z","msg":"師兄呢個網好勁，ROB depth同Execution unit都可以reverse到出嚟👍🏼600幾個instruction depth真係變態。不過咁，師兄我又唔認同5nm無關。製程越先進，gate size越細，timing越快，咁至可以放到咁多ROB同execution unit而又meet到timing requirement。"},{"pid":"3d1d63a97e2ba2b2bb0b81c2052c484de21fbd53","tid":2291347,"uid":279606,"like":0,"dislike":0,"score":0,"quote":{"pid":"4aaca242a41dfeb4bc46ea9182c8a762a948b451","tid":2291347,"uid":115281,"like":0,"dislike":0,"score":0,"quote":{"pid":"b11b994ea9514ed31193077ac1af42b38f67770b","tid":2291347,"uid":23953,"like":2,"dislike":0,"score":2,"quote":{"pid":"4b2653ba57a5820154c77384ff65f667704d461b","tid":2291347,"uid":115281,"like":2,"dislike":0,"score":2,"citedBy":1,"replyTime":"2020-11-28T01:29:41.000Z","msg":"呢個年代唔好再講x86係CISC, ARM係RISC，然後x86 多功能啲，ARM慳電啲。其實真係錯架。兩個指令集嘅分別，已經被system architecture同wafer process嘅重要套過。你睇同係X86, AMD都可以做粒好過intel嘅U出嚟。至於M1，主要係贏5nm process，同埋佢個Unified Memory Architecture。再加上佢on package memory，有理由相信可能降低咗memory latency。一個電腦系統點可以行得快實在太多因素，例如cache嘅大細同速度，指令集嘅影響唔係最大，再講其實兩套都係世界主流，已經係世界數一數二嘅專家設計出嚟，唔會有明顯弱點。"},"citedBy":1,"replyTime":"2020-11-28T05:08:01.000Z","msg":"<a href=\"https://www.anandtech.com/show/16226/apple-silicon-m1-a14-deep-dive/2\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16226%2Fapple-silicon-m1-a14-deep-dive%2F2&d=VbAd486K8RrC2DEUtq3b5jQSOVv8pHkqsyXWJi2kweQ%3D&h=2da8a603\" target=\"_blank\">https://www.anandtech.com/show/16226/apple-silicon-m1-a14-deep-dive/2</a><br />\n<br />\napple m1 batch prediction 同 out of order execution真係世界第一<br />\n呢點同5nm冇關係"},"citedBy":2,"replyTime":"2020-11-28T13:59:21.000Z","msg":"師兄呢個網好勁，ROB depth同Execution unit都可以reverse到出嚟👍🏼600幾個instruction depth真係變態。不過咁，師兄我又唔認同5nm無關。製程越先進，gate size越細，timing越快，咁至可以放到咁多ROB同execution unit而又meet到timing requirement。"},"citedBy":0,"replyTime":"2020-11-28T15:05:12.000Z","msg":"下anandtech應該係數一數二hardcore嘅tech news source<br />\n仲有gamernexus呢"},{"pid":"31676ab6c19c01d681df6150656319a7e3729c65","tid":2291347,"uid":23953,"like":0,"dislike":0,"score":0,"quote":{"pid":"4aaca242a41dfeb4bc46ea9182c8a762a948b451","tid":2291347,"uid":115281,"like":0,"dislike":0,"score":0,"quote":{"pid":"b11b994ea9514ed31193077ac1af42b38f67770b","tid":2291347,"uid":23953,"like":2,"dislike":0,"score":2,"quote":{"pid":"4b2653ba57a5820154c77384ff65f667704d461b","tid":2291347,"uid":115281,"like":2,"dislike":0,"score":2,"citedBy":1,"replyTime":"2020-11-28T01:29:41.000Z","msg":"呢個年代唔好再講x86係CISC, ARM係RISC，然後x86 多功能啲，ARM慳電啲。其實真係錯架。兩個指令集嘅分別，已經被system architecture同wafer process嘅重要套過。你睇同係X86, AMD都可以做粒好過intel嘅U出嚟。至於M1，主要係贏5nm process，同埋佢個Unified Memory Architecture。再加上佢on package memory，有理由相信可能降低咗memory latency。一個電腦系統點可以行得快實在太多因素，例如cache嘅大細同速度，指令集嘅影響唔係最大，再講其實兩套都係世界主流，已經係世界數一數二嘅專家設計出嚟，唔會有明顯弱點。"},"citedBy":1,"replyTime":"2020-11-28T05:08:01.000Z","msg":"<a href=\"https://www.anandtech.com/show/16226/apple-silicon-m1-a14-deep-dive/2\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16226%2Fapple-silicon-m1-a14-deep-dive%2F2&d=VbAd486K8RrC2DEUtq3b5jQSOVv8pHkqsyXWJi2kweQ%3D&h=2da8a603\" target=\"_blank\">https://www.anandtech.com/show/16226/apple-silicon-m1-a14-deep-dive/2</a><br />\n<br />\napple m1 batch prediction 同 out of order execution真係世界第一<br />\n呢點同5nm冇關係"},"citedBy":2,"replyTime":"2020-11-28T13:59:21.000Z","msg":"師兄呢個網好勁，ROB depth同Execution unit都可以reverse到出嚟👍🏼600幾個instruction depth真係變態。不過咁，師兄我又唔認同5nm無關。製程越先進，gate size越細，timing越快，咁至可以放到咁多ROB同execution unit而又meet到timing requirement。"},"citedBy":1,"replyTime":"2020-11-28T15:15:29.000Z","msg":"上一代Apple A13 用7nm，做到560 instruction range<br />\n勁過今代Intel 同 AMD"},{"pid":"05a724b88582c362f96dfa6faf8429ad48d2cb96","tid":2291347,"uid":25345,"like":0,"dislike":0,"score":0,"quote":{"pid":"31676ab6c19c01d681df6150656319a7e3729c65","tid":2291347,"uid":23953,"like":0,"dislike":0,"score":0,"quote":{"pid":"4aaca242a41dfeb4bc46ea9182c8a762a948b451","tid":2291347,"uid":115281,"like":0,"dislike":0,"score":0,"quote":{"pid":"b11b994ea9514ed31193077ac1af42b38f67770b","tid":2291347,"uid":23953,"like":2,"dislike":0,"score":2,"citedBy":1,"replyTime":"2020-11-28T05:08:01.000Z","msg":"<a href=\"https://www.anandtech.com/show/16226/apple-silicon-m1-a14-deep-dive/2\" data-sr-url=\"https://r.lihkg.com/link?u=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16226%2Fapple-silicon-m1-a14-deep-dive%2F2&d=VbAd486K8RrC2DEUtq3b5jQSOVv8pHkqsyXWJi2kweQ%3D&h=2da8a603\" target=\"_blank\">https://www.anandtech.com/show/16226/apple-silicon-m1-a14-deep-dive/2</a><br />\n<br />\napple m1 batch prediction 同 out of order execution真係世界第一<br />\n呢點同5nm冇關係"},"citedBy":2,"replyTime":"2020-11-28T13:59:21.000Z","msg":"師兄呢個網好勁，ROB depth同Execution unit都可以reverse到出嚟👍🏼600幾個instruction depth真係變態。不過咁，師兄我又唔認同5nm無關。製程越先進，gate size越細，timing越快，咁至可以放到咁多ROB同execution unit而又meet到timing requirement。"},"citedBy":1,"replyTime":"2020-11-28T15:15:29.000Z","msg":"上一代Apple A13 用7nm，做到560 instruction range<br />\n勁過今代Intel 同 AMD"},"citedBy":1,"replyTime":"2020-11-29T01:28:00.000Z","msg":"apple自己做晶片?<br />\n投入咁大整粒u比自己?"},{"pid":"16c135781062a55bf887a5fd8e7f5ead852a1b75","tid":2291347,"uid":76053,"like":0,"dislike":0,"score":0,"quote":{"pid":"05a724b88582c362f96dfa6faf8429ad48d2cb96","tid":2291347,"uid":25345,"like":0,"dislike":0,"score":0,"quote":{"pid":"31676ab6c19c01d681df6150656319a7e3729c65","tid":2291347,"uid":23953,"like":0,"dislike":0,"score":0,"quote":{"pid":"4aaca242a41dfeb4bc46ea9182c8a762a948b451","tid":2291347,"uid":115281,"like":0,"dislike":0,"score":0,"citedBy":2,"replyTime":"2020-11-28T13:59:21.000Z","msg":"師兄呢個網好勁，ROB depth同Execution unit都可以reverse到出嚟👍🏼600幾個instruction depth真係變態。不過咁，師兄我又唔認同5nm無關。製程越先進，gate size越細，timing越快，咁至可以放到咁多ROB同execution unit而又meet到timing requirement。"},"citedBy":1,"replyTime":"2020-11-28T15:15:29.000Z","msg":"上一代Apple A13 用7nm，做到560 instruction range<br />\n勁過今代Intel 同 AMD"},"citedBy":1,"replyTime":"2020-11-29T01:28:00.000Z","msg":"apple自己做晶片?<br />\n投入咁大整粒u比自己?"},"citedBy":0,"replyTime":"2020-11-30T00:56:39.000Z","msg":"坐左幾耐"},{"pid":"36f523ab41371582227aa0b062736ec143f7573c","tid":2291347,"uid":155732,"like":0,"dislike":0,"score":0,"quote":{"pid":"f5f127f82a18a679e86c31bb3f08c9ea6fca8a16","tid":2291347,"uid":71755,"like":16,"dislike":0,"score":16,"citedBy":1,"replyTime":"2020-11-20T13:33:35.000Z","msg":"其實指令集(ISA)本身係定義埋個硬件嘅結構<br />\n例如一句加法嘅指令，其實係用緊硬件上面嘅加法器去計<br />\n<br />\n咁複雜指令集(CISC)，其實係講緊呢個指令集裡面嘅指令(instruction)可以一次做過好多野，咁句指令咁複雜，一次過可以做好多野，咁你執行呢一句嘅指令嘅時間咪會長左 (cylce per instruction ++)<br />\n<br />\n而精簡指令集(RISC), 係講緊佢淨係支援一D基本嘅指令，因為每個指令簡單，咁執行呢一句嘅指令嘅時間就會短左，但同時你可能需要更多句指令先可以做到你想做嘅野(number of instruction++)<br />\n<br />\n假設樓主你想計x嘅n次方，咁係CISC嘅電腦，可能你就會有一條指令，用呢條指令就可以調用到相應嘅硬件去計到個答案，咁呢部分硬件可能好複雜，淨係for你呢句指令用嘅姐。<br />\n<br />\n但係RISC嘅電腦，因為佢本身淨係support一D簡單嘅指令，let's say加減乘除。咁如果樓主你想計x嘅n次方，你就好聰明咁諗到x嘅n次方咪姐係將個x乘n次囉，咁所以你就會用n次簡單乘法嘅指令去計呢樣野<br />\n<br />\n咁所以CISC同RISC其實係一個trade off來，因為大家都係有辣有唔辣<br />\n所以其實冇話邊個係精通，邊個係全能<br />\n一個處理器嘅性能亦都冇得就咁由佢係咩類型嘅ISA去判斷<br />\n<br />\n而且其實x86嘅cpu嘅設計好似已經唔係就咁可以話佢係CISC定RISC, 因為佢翻譯一句指令嘅時候會將一句複雜嘅指令斬成幾條簡單嘅指令<br />\n而ARM自己本身都加左好多複雜嘅指令，唔再淨係得簡單嘅指令<br />\n<br />\n有錯請指教<br />\n<br />\n所以樓主你個問題我唔識答"},"citedBy":0,"replyTime":"2020-12-01T18:04:03.000Z","msg":"學緊MIPS 獲益良多<img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" /><img src=\"/assets/faces/normal/adore.gif\" class=\"hkgmoji\" />"}]}