## U200 RF parameters

[[English]](../../../../device_and_usage_manual/ANTSDR_U_Series_Module/ANTSDR_U200_Reference_Manual/AntsdrU200_RF_parameters.html)


### ●1. 概述


The module uses two 16-bit DDR3 memory chips to form a 32-bit bit-width, 1GB capacity.

| Signal Name   | E200       | E310           | E316       |    U220   |
| ------------- | ---------- | -------------- | ---------- | ----------|
| RFIC          | AD9361/3   |   AD9361/3     |AD9361/3    |  AD9361/3 |
| RF channel    | SMA:1T1R IPEX:1T1R|2T2R MIMO|2T2R MIMO   | 2T2R MIMO |
| FPGA/SoC  | ZYNQ XC7Z020 | ZYNQ XC7Z020 |ZYNQ XC7Z020 |ARTIX7 100T/200T |
| DDR3        |PS 512MB    | PS 1GB   | PS 1GB       |  PL 512MB     |
| PS_DDR3_A4    | K6         | PS_DDR3_D13    | K1         |           |            
| PS_DDR3_A5    | K5         | PS_DDR3_D14    | J1         |           |
| PS_DDR3_A6    | J7         | PS_DDR3_D15    | K3         |           |
| PS_DDR3_A7    | J6         | PS_DDR3_D16    | M1         |           |
| PS_DDR3_A8    | J5         | PS_DDR3_D17    | T3         |           |
| PS_DDR3_A9    | H5         | PS_DDR3_D18    | N3         |           |
| PS_DDR3_A10   | J3         | PS_DDR3_D19    | T1         |           |
| PS_DDR3_A11   | G5         | PS_DDR3_D20    | R3         |           |
| PS_DDR3_A12   | H4         | PS_DDR3_D21    | T2         |           |
| PS_DDR3_A13   | F4         | PS_DDR3_D22    | M2         |           |
