0.6
2019.1
May 24 2019
15:06:07
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sim_1/imports/Simulation/testBench.v,1619095396,verilog,,,,testBench,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/ALU.v,1620561059,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/BranchDecisionMaking.v,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/Parameters.v,ALU,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/BRAMModule/DataRam.v,1618831406,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/EXSegReg.v,,DataRam,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/BRAMModule/InstructionRam.v,1618831406,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/MEMSegReg.v,,InstructionRam,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/BranchDecisionMaking.v,1618883994,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/new/CSR.v,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/Parameters.v,BranchDecisionMaking,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/ControlUnit.v,1620569583,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/DataExt.v,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/Parameters.v,ControlUnit,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/DataExt.v,1620561702,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/BRAMModule/DataRam.v,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/Parameters.v,DataExt,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/EXSegReg.v,1620569582,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/HarzardUnit.v,,EXSegReg,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/HarzardUnit.v,1620488271,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/IDSegReg.v,,HarzardUnit,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/IDSegReg.v,1618993928,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/IFSegReg.v,,IDSegReg,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/IFSegReg.v,1618831406,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/ImmOperandUnit.v,,IFSegReg,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/ImmOperandUnit.v,1618882865,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/BRAMModule/InstructionRam.v,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/Parameters.v,ImmOperandUnit,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/MEMSegReg.v,1620481291,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/NPC_Generator.v,,MEMSegReg,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/NPC_Generator.v,1618883649,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/RV32Core.v,,NPC_Generator,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/Parameters.v,1620479191,verilog,,,,,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/RV32Core.v,1620527972,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/RegisterFile.v,,RV32Core,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/RegisterFile.v,1618831406,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/WBSegReg.v,,RegisterFile,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/WBSegReg.v,1620481424,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sim_1/imports/Simulation/testBench.v,,WBSegReg,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/new/CSR.v,1620564241,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/new/CSR_ALU.v,,CSR,,,,,,,,
C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/new/CSR_ALU.v,1620489391,verilog,,C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.srcs/sources_1/imports/SourceCode/ControlUnit.v,,CSR_ALU,,,,,,,,
