[02/10 09:31:30      0s] 
[02/10 09:31:30      0s] Cadence Innovus(TM) Implementation System.
[02/10 09:31:30      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/10 09:31:30      0s] 
[02/10 09:31:30      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[02/10 09:31:30      0s] Options:	-stylus -log /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/work/innovus/ -file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl 
[02/10 09:31:30      0s] Date:		Mon Feb 10 09:31:20 2025
[02/10 09:31:30      0s] Host:		cinova05.lesc.ufc.br (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (14cores*20cpus*13th Gen Intel(R) Core(TM) i5-13500 24576KB)
[02/10 09:31:30      0s] OS:		Rocky Linux release 8.10 (Green Obsidian)
[02/10 09:31:30      0s] 
[02/10 09:31:30      0s] License:
[02/10 09:31:30      0s] 		[09:31:20.201593] Configured Lic search path (21.01-s002): 5280@192.168.0.10
[02/10 09:31:30      0s] 
[02/10 09:31:30      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[02/10 09:31:30      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/10 09:31:35      5s] 
[02/10 09:31:35      5s] 
[02/10 09:31:38      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[02/10 09:31:40      9s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[02/10 09:31:40      9s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[02/10 09:31:40      9s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[02/10 09:31:40      9s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[02/10 09:31:40      9s] @(#)CDS: CPE v21.15-s076
[02/10 09:31:40      9s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[02/10 09:31:40      9s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[02/10 09:31:40      9s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/10 09:31:40      9s] @(#)CDS: RCDB 11.15.0
[02/10 09:31:40      9s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[02/10 09:31:40      9s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[02/10 09:31:40      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_22964_cinova05.lesc.ufc.br_cinovador_4ErGwB.

[02/10 09:31:40      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_22964_cinova05.lesc.ufc.br_cinovador_4ErGwB.
[02/10 09:31:40      9s] 
[02/10 09:31:40      9s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[02/10 09:31:40      9s] [INFO] Loading PVS 23.11 fill procedures
[02/10 09:31:41     10s] 
[02/10 09:31:41     10s] **INFO:  MMMC transition support version v31-84 
[02/10 09:31:41     10s] 
[02/10 09:31:43     12s] #@ Processing -files option
[02/10 09:31:43     12s] @innovus 1> source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
[02/10 09:31:43     12s] #@ Begin verbose source (pre): source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
[02/10 09:31:43     12s] @file 1:
[02/10 09:31:43     12s] @file 2: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 3: # Initial configurations
[02/10 09:31:43     12s] @file 4: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 5: # see file ${PROJECT_DIR}/backend/synthesis/scripts/run_first.tcl
[02/10 09:31:43     12s] @file 6:
[02/10 09:31:43     12s] @file 7: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 8: # (!) same as $DESIGNS.tcl (!) Main Custom Variables Design Dependent (set local)
[02/10 09:31:43     12s] @file 9: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 10: set PROJECT_DIR $env(PROJECT_DIR)
[02/10 09:31:43     12s] @file 11: set TECH_DIR $env(TECH_DIR)
[02/10 09:31:43     12s] @file 12: set LIB_DIR $env(LIB_DIR)
[02/10 09:31:43     12s] @file 13: set DESIGNS $env(DESIGNS)
[02/10 09:31:43     12s] @file 14: set HDL_NAME $env(HDL_NAME)
[02/10 09:31:43     12s] @file 15: set INTERCONNECT_MODE ple
[02/10 09:31:43     12s] @file 16:
[02/10 09:31:43     12s] @file 17: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 18: # (!) same as $DESIGNS.tcl (!) MAIN Custom Variables to be used in SDC (constraints file)
[02/10 09:31:43     12s] @file 19: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 20: set MAIN_CLOCK_NAME clk
[02/10 09:31:43     12s] @file 21: set MAIN_RST_NAME rst_n
[02/10 09:31:43     12s] @file 22: set BEST_LIB_OPERATING_CONDITION PVT_1P32V_0C
[02/10 09:31:43     12s] @file 23: set WORST_LIB_OPERATING_CONDITION PVT_0P9V_125C
[02/10 09:31:43     12s] @file 24: set period_clk 100.0  ;
[02/10 09:31:43     12s] @file 24: # (100 ns = 10 MHz) (10 ns = 100 MHz) (2 ns = 500 MHz) (1 ns = 1 GHz)
[02/10 09:31:43     12s] @file 25: set clk_uncertainty 0.05 ;
[02/10 09:31:43     12s] @file 25: # ns ("a guess")
[02/10 09:31:43     12s] @file 26: set clk_latency 0.10 ;
[02/10 09:31:43     12s] @file 26: # ns ("a guess")
[02/10 09:31:43     12s] @file 27: set in_delay 0.30 ;
[02/10 09:31:43     12s] @file 27: # ns
[02/10 09:31:43     12s] @file 28: set out_delay 0.30;
[02/10 09:31:43     12s] @file 28: #ns
[02/10 09:31:43     12s] @file 29: set out_load 0.045 ;
[02/10 09:31:43     12s] @file 29: #pF
[02/10 09:31:43     12s] @file 30: set slew "146 164 264 252" ;
[02/10 09:31:43     12s] @file 30: #minimum rise, minimum fall, maximum rise and maximum fall
[02/10 09:31:43     12s] @file 31: set slew_min_rise 0.146 ;
[02/10 09:31:43     12s] @file 31: # ns
[02/10 09:31:43     12s] @file 32: set slew_min_fall 0.164 ;
[02/10 09:31:43     12s] @file 32: # ns
[02/10 09:31:43     12s] @file 33: set slew_max_rise 0.264 ;
[02/10 09:31:43     12s] @file 33: # ns
[02/10 09:31:43     12s] @file 34: set slew_max_fall 0.252 ;
[02/10 09:31:43     12s] @file 34: # ns
[02/10 09:31:43     12s] @file 35:
[02/10 09:31:43     12s] @file 36: # set TECH_DIR /home/tools/cadence/gpdk;
[02/10 09:31:43     12s] @file 37: # set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing
[02/10 09:31:43     12s] @file 38: # # set PROJECT_DIR /home/cinovador/Downloads/somador_fisico/somador
[02/10 09:31:43     12s] @file 39: # set PROJECT_DIR $env(PROJECT_DIR)
[02/10 09:31:43     12s] @file 40: # set BACKEND_DIR $env(PROJECT_DIR)/backend
[02/10 09:31:43     12s] @file 41: # set LAYOUT_DIR  $BACKEND_DIR/layout
[02/10 09:31:43     12s] @file 42: # set DESIGNS "somador"
[02/10 09:31:43     12s] @file 43:
[02/10 09:31:43     12s] @file 44: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 45: # Load Path File
[02/10 09:31:43     12s] @file 46: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 47: source ${PROJECT_DIR}/backend/synthesis/scripts/common/path.tcl
[02/10 09:31:43     12s] #@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/scripts/common/path.tcl (pre)
[02/10 09:31:43     12s] @file 1:
[02/10 09:31:43     12s] @file 2: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 3: # Common path variables (directory structure dependent)
[02/10 09:31:43     12s] @file 4: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 5: set BACKEND_DIR ${PROJECT_DIR}/backend
[02/10 09:31:43     12s] @file 6: set SYNT_DIR ${BACKEND_DIR}/synthesis
[02/10 09:31:43     12s] @file 7: set SCRIPT_DIR ${SYNT_DIR}/scripts
[02/10 09:31:43     12s] @file 8: set RPT_DIR ${SYNT_DIR}/reports
[02/10 09:31:43     12s] @file 9: set DEV_DIR ${SYNT_DIR}/deliverables
[02/10 09:31:43     12s] @file 10: set LAYOUT_DIR ${BACKEND_DIR}/layout
[02/10 09:31:43     12s] @file 11:
[02/10 09:31:43     12s] @file 12: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 13: # Setting rtl search directories
[02/10 09:31:43     12s] @file 14: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 15: set FRONTEND_DIR ${PROJECT_DIR}/frontend
[02/10 09:31:43     12s] @file 16: set OTHERS ""
[02/10 09:31:43     12s] @file 17: lappend FRONTEND_DIR $OTHERS
[02/10 09:31:43     12s] @file 18:
[02/10 09:31:43     12s] @file 19: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 20: # Setting technology directories - Uncomment the line from your university and comment out the lines from the others universities
[02/10 09:31:43     12s] @file 21: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 22: # set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/timing
[02/10 09:31:43     12s] @file 23: # The following set is only for UFC guys
[02/10 09:31:43     12s] @file 24: set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing
[02/10 09:31:43     12s] @file 25:
[02/10 09:31:43     12s] @file 26: # The following set is only for UFCG guys
[02/10 09:31:43     12s] @file 27: # set LIB_DIR ${TECH_DIR}/gsclib045_all_v4_4/gsclib045/timing
[02/10 09:31:43     12s] @file 28:
[02/10 09:31:43     12s] @file 29: # The following set is only for UFSM guys
[02/10 09:31:43     12s] @file 30: # set LIB_DIR ${TECH_DIR}/gsclib045_all_v4.7/gsclib045/timing
[02/10 09:31:43     12s] @file 31:
[02/10 09:31:43     12s] @file 32: ##########################################################
[02/10 09:31:43     12s] @file 33: ############### Setting the LEF_DIR PATH
[02/10 09:31:43     12s] @file 34: # set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/lef
[02/10 09:31:43     12s] @file 35: # The following set is only for UFC guys
[02/10 09:31:43     12s] @file 36: set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef
[02/10 09:31:43     12s] @file 37:
[02/10 09:31:43     12s] @file 38: # The following set is only for UFCG guys
[02/10 09:31:43     12s] @file 39: # set LEF_DIR ${TECH_DIR}/gsclib045_all_v4_4/gsclib045/lef
[02/10 09:31:43     12s] @file 40:
[02/10 09:31:43     12s] @file 41: # The following set is only for UFSM guys
[02/10 09:31:43     12s] @file 42: # set LEF_DIR ${TECH_DIR}/gsclib045_all_v4.7/gsclib045/lef
[02/10 09:31:43     12s] @file 43:
[02/10 09:31:43     12s] @file 44:
[02/10 09:31:43     12s] @file 45: ################ appeding the LEF_DIR path
[02/10 09:31:43     12s] @file 46: # lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
[02/10 09:31:43     12s] @file 47:
[02/10 09:31:43     12s] @file 48: # UFC guys
[02/10 09:31:43     12s] @file 49: # lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
[02/10 09:31:43     12s] @file 50:
[02/10 09:31:43     12s] @file 51: #UFCG guys
[02/10 09:31:43     12s] #@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/scripts/common/path.tcl
[02/10 09:31:43     12s] @file 48:
[02/10 09:31:43     12s] @file 49: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 50: # set tech files to be used in ".globals" and ".view"
[02/10 09:31:43     12s] @file 51: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 52: set WORST_LIST ${LIB_DIR}/slow_vdd1v0_basicCells.lib
[02/10 09:31:43     12s] @file 53: set BEST_LIST ${LIB_DIR}/fast_vdd1v2_basicCells.lib
[02/10 09:31:43     12s] @file 54: set LEF_INIT "${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef" ;
[02/10 09:31:43     12s] @file 54: # LEF_LIST
[02/10 09:31:43     12s] @file 55: set CAP_MAX ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
[02/10 09:31:43     12s] @file 56: set CAP_MIN ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
[02/10 09:31:43     12s] @file 57: set QRC_LIST ${TECH_DIR}/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
[02/10 09:31:43     12s] @file 58:
[02/10 09:31:43     12s] @file 59: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 60: # set power nets
[02/10 09:31:43     12s] @file 61: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 62: set NET_ZERO VSS
[02/10 09:31:43     12s] @file 63: set NET_ONE VDD
[02/10 09:31:43     12s] @file 64:
[02/10 09:31:43     12s] @file 65: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 66: # Loads the design main files (netlist, LEFs, timing libraries)
[02/10 09:31:43     12s] @file 67: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 68: source ${LAYOUT_DIR}/scripts/${DESIGNS}.globals
[02/10 09:31:43     12s] #@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.globals (pre)
[02/10 09:31:43     12s] @file 1: set defHierChar {/}
[02/10 09:31:43     12s] @file 2: set delaycal_input_transition_delay {0.1ps}
[02/10 09:31:43     12s] @file 3: set fpIsMaxIoHeight 0
[02/10 09:31:43     12s] @file 4: set init_design_settop 0
[02/10 09:31:43     12s] @file 5: set init_gnd_net $NET_ZERO
[02/10 09:31:43     12s] @file 6: set init_lef_file $LEF_INIT
[02/10 09:31:43     12s] @file 7: set init_mmmc_file ${BACKEND_DIR}/layout/scripts/${DESIGNS}.view
[02/10 09:31:43     12s] @file 8: set init_oa_search_lib {}
[02/10 09:31:43     12s] @file 9: set init_pwr_net $NET_ONE
[02/10 09:31:43     12s] @file 10: set init_verilog ${BACKEND_DIR}/synthesis/deliverables/${DESIGNS}.v
[02/10 09:31:43     12s] @file 11: set lsgOCPGainMult 1.000000
[02/10 09:31:43     12s] @file 12:
[02/10 09:31:43     12s] #@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.globals
[02/10 09:31:43     12s] @file 69:
[02/10 09:31:43     12s] @file 70: # #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 71: # # Initiates the design files loaded above
[02/10 09:31:43     12s] @file 72: # #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 73: # init_design
[02/10 09:31:43     12s] @file 74:
[02/10 09:31:43     12s] @file 75:
[02/10 09:31:43     12s] @file 76: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @file 77: # Initiates the design files (netlist, LEFs, timing libraries)
[02/10 09:31:43     12s] @file 78: #-----------------------------------------------------------------------------
[02/10 09:31:43     12s] @@file 79: set_db init_power_nets $NET_ONE
[02/10 09:31:43     12s] @@file 80: set_db init_ground_nets $NET_ZERO
[02/10 09:31:43     12s] @@file 81: read_mmmc ${LAYOUT_DIR}/scripts/${DESIGNS}.view
[02/10 09:31:43     12s] #@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.view (pre)
[02/10 09:31:43     12s] @file 1: # timing libraries
[02/10 09:31:43     12s] @@file 2: create_library_set -name fast -timing $BEST_LIST
[02/10 09:31:43     12s] @@file 3: create_library_set -name slow -timing $WORST_LIST
[02/10 09:31:43     12s] @file 4:
[02/10 09:31:43     12s] @file 5: # capacitance files
[02/10 09:31:43     12s] @@file 6: create_rc_corner -name rc_best -cap_table $CAP_MIN -T 0
[02/10 09:31:43     12s] @@file 7: create_rc_corner -name rc_worst -cap_table $CAP_MAX -T 125
[02/10 09:31:43     12s] @file 8:
[02/10 09:31:43     12s] @file 9: # operating conditions
[02/10 09:31:43     12s] @@file 10: create_opcond -name oc_slow -process {1.0} -voltage {0.90} -temperature {125}
[02/10 09:31:43     12s] @@file 11: create_opcond -name oc_fast -process {1.0} -voltage {1.32} -temperature {0}
[02/10 09:31:43     12s] @file 12:
[02/10 09:31:43     12s] @file 13: # timing conditions
[02/10 09:31:43     12s] @@file 14: create_timing_condition -name slow_timing -library_sets [list slow] -opcond oc_slow
[02/10 09:31:43     12s] @@file 15: create_timing_condition -name fast_timing -library_sets [list fast] -opcond oc_fast
[02/10 09:31:43     12s] @file 16:
[02/10 09:31:43     12s] @file 17: # creating delay corners
[02/10 09:31:43     12s] @@file 18: create_delay_corner -name slow_max -timing_condition slow_timing -rc_corner rc_worst
[02/10 09:31:43     12s] @@file 19: create_delay_corner -name fast_min -timing_condition fast_timing -rc_corner rc_best
[02/10 09:31:43     12s] @file 20:
[02/10 09:31:43     12s] @file 21: # adding constraints
[02/10 09:31:43     12s] @@file 22: create_constraint_mode -name normal_genus_slow_max -sdc_files ${PROJECT_DIR}/backend/synthesis/constraints/$DESIGNS.sdc
[02/10 09:31:43     12s] @file 23:
[02/10 09:31:43     12s] @file 24: # creating analysis views
[02/10 09:31:43     12s] @@file 25: create_analysis_view -name analysis_normal_slow_max -constraint_mode {normal_genus_slow_max} -delay_corner slow_max
[02/10 09:31:43     12s] @@file 26: create_analysis_view -name analysis_normal_fast_min -constraint_mode {normal_genus_slow_max} -delay_corner fast_min
[02/10 09:31:43     12s] @file 27:
[02/10 09:31:43     12s] @file 28: # defining which views to use in hold and setup analyses
[02/10 09:31:43     12s] @@file 29: set_analysis_view -setup [list analysis_normal_slow_max] -hold [list analysis_normal_fast_min]
[02/10 09:31:43     12s] #@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/ieee754multiplier.view
[02/10 09:31:43     12s] Reading slow timing library '/home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/10 09:31:43     12s] Read 489 cells in library 'slow_vdd1v0' 
[02/10 09:31:43     12s] Reading fast timing library '/home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/10 09:31:43     12s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[02/10 09:31:43     12s] Read 489 cells in library 'fast_vdd1v2' 
[02/10 09:31:43     12s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1070.7M, current mem=1019.0M)
[02/10 09:31:43     12s] @@file 82: read_physical -lef $LEF_INIT
[02/10 09:31:43     12s] 
[02/10 09:31:43     12s] Loading LEF file /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[02/10 09:31:43     12s] 
[02/10 09:31:43     12s] Loading LEF file /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[02/10 09:31:43     12s] Set DBUPerIGU to M2 pitch 400.
[02/10 09:31:43     12s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/10 09:31:43     12s] Type 'man IMPLF-200' for more detail.
[02/10 09:31:43     12s] 
[02/10 09:31:43     12s] ##  Check design process and node:  
[02/10 09:31:43     12s] ##  Both design process and tech node are not set.
[02/10 09:31:43     12s] 
[02/10 09:31:43     12s] @@file 83: read_netlist ${BACKEND_DIR}/synthesis/deliverables/${DESIGNS}.v
[02/10 09:31:43     12s] #% Begin Load netlist data ... (date=02/10 09:31:43, mem=1031.4M)
[02/10 09:31:43     12s] *** Begin netlist parsing (mem=1236.4M) ***
[02/10 09:31:43     12s] Created 489 new cells from 2 timing libraries.
[02/10 09:31:43     12s] Reading netlist ...
[02/10 09:31:43     12s] Backslashed names will retain backslash and a trailing blank character.
[02/10 09:31:43     12s] Reading verilog netlist '/home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/deliverables/ieee754multiplier.v'
[02/10 09:31:43     12s] 
[02/10 09:31:43     12s] *** Memory Usage v#1 (Current mem = 1239.359M, initial mem = 491.887M) ***
[02/10 09:31:43     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1239.4M) ***
[02/10 09:31:43     12s] #% End Load netlist data ... (date=02/10 09:31:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1045.9M, current mem=1045.9M)
[02/10 09:31:43     12s] Top level cell is ieee754multiplier.
[02/10 09:31:44     13s] Hooked 978 DB cells to tlib cells.
[02/10 09:31:44     13s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.2M, current mem=1063.2M)
[02/10 09:31:44     13s] Starting recursive module instantiation check.
[02/10 09:31:44     13s] No recursion found.
[02/10 09:31:44     13s] Building hierarchical netlist for Cell ieee754multiplier ...
[02/10 09:31:44     13s] *** Netlist is unique.
[02/10 09:31:44     13s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[02/10 09:31:44     13s] ** info: there are 1073 modules.
[02/10 09:31:44     13s] ** info: there are 1356 stdCell insts.
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] *** Memory Usage v#1 (Current mem = 1302.773M, initial mem = 491.887M) ***
[02/10 09:31:44     13s] @@file 84: init_design
[02/10 09:31:44     13s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/10 09:31:44     13s] Type 'man IMPFP-3961' for more detail.
[02/10 09:31:44     13s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/10 09:31:44     13s] Type 'man IMPFP-3961' for more detail.
[02/10 09:31:44     13s] Start create_tracks
[02/10 09:31:44     13s] Extraction setup Started 
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] Trim Metal Layers:
[02/10 09:31:44     13s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/10 09:31:44     13s] Reading Capacitance Table File /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
[02/10 09:31:44     13s] Cap table was created using Encounter 09.11-s082_1.
[02/10 09:31:44     13s] Process name: gpdk045.
[02/10 09:31:44     13s] **WARN: (IMPEXT-2662):	Cap table /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[02/10 09:31:44     13s] Reading Capacitance Table File /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
[02/10 09:31:44     13s] Cap table was created using Encounter 09.11-s082_1.
[02/10 09:31:44     13s] Process name: gpdk045.
[02/10 09:31:44     13s] **WARN: (IMPEXT-2662):	Cap table /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[02/10 09:31:44     13s] Summary of Active RC-Corners : 
[02/10 09:31:44     13s]  
[02/10 09:31:44     13s]  Analysis View: analysis_normal_slow_max
[02/10 09:31:44     13s]     RC-Corner Name        : rc_worst
[02/10 09:31:44     13s]     RC-Corner Index       : 0
[02/10 09:31:44     13s]     RC-Corner Temperature : 125 Celsius
[02/10 09:31:44     13s]     RC-Corner Cap Table   : '/home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
[02/10 09:31:44     13s]     RC-Corner PreRoute Res Factor         : 1
[02/10 09:31:44     13s]     RC-Corner PreRoute Cap Factor         : 1
[02/10 09:31:44     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/10 09:31:44     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/10 09:31:44     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/10 09:31:44     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/10 09:31:44     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/10 09:31:44     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/10 09:31:44     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/10 09:31:44     13s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/10 09:31:44     13s]  
[02/10 09:31:44     13s]  Analysis View: analysis_normal_fast_min
[02/10 09:31:44     13s]     RC-Corner Name        : rc_best
[02/10 09:31:44     13s]     RC-Corner Index       : 1
[02/10 09:31:44     13s]     RC-Corner Temperature : 0 Celsius
[02/10 09:31:44     13s]     RC-Corner Cap Table   : '/home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
[02/10 09:31:44     13s]     RC-Corner PreRoute Res Factor         : 1
[02/10 09:31:44     13s]     RC-Corner PreRoute Cap Factor         : 1
[02/10 09:31:44     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/10 09:31:44     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/10 09:31:44     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/10 09:31:44     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/10 09:31:44     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/10 09:31:44     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/10 09:31:44     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/10 09:31:44     13s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] Trim Metal Layers:
[02/10 09:31:44     13s] LayerId::1 widthSet size::4
[02/10 09:31:44     13s] LayerId::2 widthSet size::4
[02/10 09:31:44     13s] LayerId::3 widthSet size::4
[02/10 09:31:44     13s] LayerId::4 widthSet size::4
[02/10 09:31:44     13s] LayerId::5 widthSet size::4
[02/10 09:31:44     13s] LayerId::6 widthSet size::4
[02/10 09:31:44     13s] LayerId::7 widthSet size::4
[02/10 09:31:44     13s] LayerId::8 widthSet size::4
[02/10 09:31:44     13s] LayerId::9 widthSet size::4
[02/10 09:31:44     13s] LayerId::10 widthSet size::4
[02/10 09:31:44     13s] LayerId::11 widthSet size::3
[02/10 09:31:44     13s] eee: pegSigSF::1.070000
[02/10 09:31:44     13s] Updating RC grid for preRoute extraction ...
[02/10 09:31:44     13s] Initializing multi-corner resistance tables ...
[02/10 09:31:44     13s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:31:44     13s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:31:44     13s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:31:44     13s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:31:44     13s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:31:44     13s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:31:44     13s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:31:44     13s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:31:44     13s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:31:44     13s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:31:44     13s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:31:44     13s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:31:44     13s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/10 09:31:44     13s] *Info: initialize multi-corner CTS.
[02/10 09:31:44     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1330.1M, current mem=1091.5M)
[02/10 09:31:44     13s] Reading timing constraints file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/ieee754multiplier.sdc' ...
[02/10 09:31:44     13s] Current (total cpu=0:00:13.3, real=0:00:24.0, peak res=1347.1M, current mem=1347.1M)
[02/10 09:31:44     13s] ieee754multiplier
[02/10 09:31:44     13s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst_n' (File /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/ieee754multiplier.sdc, Line 18).
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] **ERROR: (TCLCMD-917):	Cannot find 'nets' that match 'rst_n' (File /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/ieee754multiplier.sdc, Line 18).
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] **ERROR: (TCLCMD-917):	Cannot find 'nets' that match '' (File /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/ieee754multiplier.sdc, Line 18).
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] INFO (CTE): Reading of timing constraints file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/ieee754multiplier.sdc completed, with 1 Warnings and 2 Errors.
[02/10 09:31:44     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1441.1M, current mem=1441.1M)
[02/10 09:31:44     13s] Current (total cpu=0:00:13.4, real=0:00:24.0, peak res=1441.1M, current mem=1441.1M)
[02/10 09:31:44     13s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/10 09:31:44     13s] Summary for sequential cells identification: 
[02/10 09:31:44     13s]   Identified SBFF number: 104
[02/10 09:31:44     13s]   Identified MBFF number: 0
[02/10 09:31:44     13s]   Identified SB Latch number: 0
[02/10 09:31:44     13s]   Identified MB Latch number: 0
[02/10 09:31:44     13s]   Not identified SBFF number: 16
[02/10 09:31:44     13s]   Not identified MBFF number: 0
[02/10 09:31:44     13s]   Not identified SB Latch number: 0
[02/10 09:31:44     13s]   Not identified MB Latch number: 0
[02/10 09:31:44     13s]   Number of sequential cells which are not FFs: 32
[02/10 09:31:44     13s] Total number of combinational cells: 327
[02/10 09:31:44     13s] Total number of sequential cells: 152
[02/10 09:31:44     13s] Total number of tristate cells: 10
[02/10 09:31:44     13s] Total number of level shifter cells: 0
[02/10 09:31:44     13s] Total number of power gating cells: 0
[02/10 09:31:44     13s] Total number of isolation cells: 0
[02/10 09:31:44     13s] Total number of power switch cells: 0
[02/10 09:31:44     13s] Total number of pulse generator cells: 0
[02/10 09:31:44     13s] Total number of always on buffers: 0
[02/10 09:31:44     13s] Total number of retention cells: 0
[02/10 09:31:44     13s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[02/10 09:31:44     13s] Total number of usable buffers: 16
[02/10 09:31:44     13s] List of unusable buffers:
[02/10 09:31:44     13s] Total number of unusable buffers: 0
[02/10 09:31:44     13s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[02/10 09:31:44     13s] Total number of usable inverters: 19
[02/10 09:31:44     13s] List of unusable inverters:
[02/10 09:31:44     13s] Total number of unusable inverters: 0
[02/10 09:31:44     13s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[02/10 09:31:44     13s] Total number of identified usable delay cells: 8
[02/10 09:31:44     13s] List of identified unusable delay cells:[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...

[02/10 09:31:44     13s] Total number of identified unusable delay cells: 0
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] TimeStamp Deleting Cell Server Begin ...
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] TimeStamp Deleting Cell Server End ...
[02/10 09:31:44     13s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1463.3M, current mem=1463.3M)
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/10 09:31:44     13s] Summary for sequential cells identification: 
[02/10 09:31:44     13s]   Identified SBFF number: 104
[02/10 09:31:44     13s]   Identified MBFF number: 0
[02/10 09:31:44     13s]   Identified SB Latch number: 0
[02/10 09:31:44     13s]   Identified MB Latch number: 0
[02/10 09:31:44     13s]   Not identified SBFF number: 16
[02/10 09:31:44     13s]   Not identified MBFF number: 0
[02/10 09:31:44     13s]   Not identified SB Latch number: 0
[02/10 09:31:44     13s]   Not identified MB Latch number: 0
[02/10 09:31:44     13s]   Number of sequential cells which are not FFs: 32
[02/10 09:31:44     13s]  Visiting view : analysis_normal_slow_max
[02/10 09:31:44     13s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/10 09:31:44     13s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/10 09:31:44     13s]  Visiting view : analysis_normal_fast_min
[02/10 09:31:44     13s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/10 09:31:44     13s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/10 09:31:44     13s] TLC MultiMap info (StdDelay):
[02/10 09:31:44     13s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/10 09:31:44     13s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/10 09:31:44     13s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/10 09:31:44     13s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/10 09:31:44     13s]  Setting StdDelay to: 37.8ps
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] TimeStamp Deleting Cell Server Begin ...
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] TimeStamp Deleting Cell Server End ...
[02/10 09:31:44     13s] @@file 85: connect_global_net $NET_ONE -type pg_pin -pin_base_name $NET_ONE -inst_base_name *
[02/10 09:31:44     13s] @@file 86: connect_global_net $NET_ZERO -type pg_pin -pin_base_name $NET_ZERO -inst_base_name *
[02/10 09:31:44     13s] @file 87:
[02/10 09:31:44     13s] @file 88: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @file 89: # Tells Innovus the technology being used
[02/10 09:31:44     13s] @file 90: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @file 91: # setDesignMode -process 45
[02/10 09:31:44     13s] @@file 92: set_db design_process_node 45
[02/10 09:31:44     13s] ##  Process: 45            (User Set)               
[02/10 09:31:44     13s] ##     Node: (not set)                           
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] ##  Check design process and node:  
[02/10 09:31:44     13s] ##  Design tech node is not set.
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/10 09:31:44     13s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/10 09:31:44     13s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/10 09:31:44     13s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[02/10 09:31:44     13s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/10 09:31:44     13s] @file 93:
[02/10 09:31:44     13s] @file 94: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @file 95: # Specify floorplan
[02/10 09:31:44     13s] @file 96: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @@file 97: create_floorplan -core_margins_by die -site CoreSite -core_density_size 1 0.7 2.5 2.5 2.5 2.5
[02/10 09:31:44     13s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :2.6
[02/10 09:31:44     13s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :2.66
[02/10 09:31:44     13s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :2.6
[02/10 09:31:44     13s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :2.66
[02/10 09:31:44     13s] Adjusting core size to PlacementGrid : width :73.4 height : 70.11
[02/10 09:31:44     13s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/10 09:31:44     13s] Type 'man IMPFP-3961' for more detail.
[02/10 09:31:44     13s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/10 09:31:44     13s] Type 'man IMPFP-3961' for more detail.
[02/10 09:31:44     13s] Start create_tracks
[02/10 09:31:44     13s] @file 98: # graphical
[02/10 09:31:44     13s] @file 99:
[02/10 09:31:44     13s] @file 100: # floorplan: aims aspect ratio = 1 and moves IO pads 8.0 microns from the outside edge of the core core box. core utilization = 0.85
[02/10 09:31:44     13s] @file 101:
[02/10 09:31:44     13s] @file 102: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @file 103: # Add ring (Power planning)
[02/10 09:31:44     13s] @file 104: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @file 105: # graphical or command
[02/10 09:31:44     13s] @@file 106: set_db add_rings_skip_shared_inner_ring none
[02/10 09:31:44     13s] @@file 107: set_db add_rings_avoid_short 1
[02/10 09:31:44     13s] add_rings command will avoid shorts while creating rings.
[02/10 09:31:44     13s] @@file 108: set_db add_rings_ignore_rows 0
[02/10 09:31:44     13s] add_rings command will consider rows while creating rings.
[02/10 09:31:44     13s] @@file 109: set_db add_rings_extend_over_row 0
[02/10 09:31:44     13s] add_rings command will disallow rings to go over rows.
[02/10 09:31:44     13s] @@file 110: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets "$NET_ONE $NET_ZERO" -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing 0.4 -offset 0.6
[02/10 09:31:44     13s] #% Begin add_rings (date=02/10 09:31:44, mem=1466.8M)
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] viaInitial starts at Mon Feb 10 09:31:44 2025
[02/10 09:31:44     13s] viaInitial ends at Mon Feb 10 09:31:44 2025
[02/10 09:31:44     13s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Ring generation is complete.
[02/10 09:31:44     13s] vias are now being generated.
[02/10 09:31:44     13s] add_rings created 8 wires.
[02/10 09:31:44     13s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/10 09:31:44     13s] +--------+----------------+----------------+
[02/10 09:31:44     13s] |  Layer |     Created    |     Deleted    |
[02/10 09:31:44     13s] +--------+----------------+----------------+
[02/10 09:31:44     13s] | Metal10|        4       |       NA       |
[02/10 09:31:44     13s] |  Via10 |        8       |        0       |
[02/10 09:31:44     13s] | Metal11|        4       |       NA       |
[02/10 09:31:44     13s] +--------+----------------+----------------+
[02/10 09:31:44     13s] #% End add_rings (date=02/10 09:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1470.4M, current mem=1470.4M)
[02/10 09:31:44     13s] @file 111:
[02/10 09:31:44     13s] @file 112: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @file 113: # Add stripes (Power planning)
[02/10 09:31:44     13s] @file 114: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @file 115: # graphical or command
[02/10 09:31:44     13s] @@file 116: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -pad_core_ring_bottom_layer_limit Metal9 -set_to_set_distance 7 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -layer Metal10 -block_ring_bottom_layer_limit Metal9 -width 0.22 -start_offset 1 -nets "$NET_ONE $NET_ZERO"
[02/10 09:31:44     13s] #% Begin add_stripes (date=02/10 09:31:44, mem=1470.4M)
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] Initialize fgc environment(mem: 1704.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Starting stripe generation ...
[02/10 09:31:44     13s] Non-Default Mode Option Settings :
[02/10 09:31:44     13s]   NONE
[02/10 09:31:44     13s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.2M)
[02/10 09:31:44     13s] Stripe generation is complete.
[02/10 09:31:44     13s] vias are now being generated.
[02/10 09:31:44     13s] add_stripes created 22 wires.
[02/10 09:31:44     13s] ViaGen created 44 vias, deleted 0 via to avoid violation.
[02/10 09:31:44     13s] +--------+----------------+----------------+
[02/10 09:31:44     13s] |  Layer |     Created    |     Deleted    |
[02/10 09:31:44     13s] +--------+----------------+----------------+
[02/10 09:31:44     13s] | Metal10|       22       |       NA       |
[02/10 09:31:44     13s] |  Via10 |       44       |        0       |
[02/10 09:31:44     13s] +--------+----------------+----------------+
[02/10 09:31:44     13s] #% End add_stripes (date=02/10 09:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1471.9M, current mem=1471.9M)
[02/10 09:31:44     13s] @file 117:
[02/10 09:31:44     13s] @file 118: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @file 119: # Sroute
[02/10 09:31:44     13s] @file 120: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @file 121: # graphical or command
[02/10 09:31:44     13s] @@file 122: route_special -connect core_pin -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target nearest_target -core_pin_target first_after_row_end -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets "$NET_ONE $NET_ZERO" -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
[02/10 09:31:44     13s] #% Begin route_special (date=02/10 09:31:44, mem=1471.9M)
[02/10 09:31:44     13s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[02/10 09:31:44     13s] *** Begin SPECIAL ROUTE on Mon Feb 10 09:31:44 2025 ***
[02/10 09:31:44     13s] SPECIAL ROUTE ran on directory: /home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend
[02/10 09:31:44     13s] SPECIAL ROUTE ran on machine: cinova05.lesc.ufc.br (Linux 4.18.0-553.36.1.el8_10.x86_64 x86_64 2.50Ghz)
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] Begin option processing ...
[02/10 09:31:44     13s] srouteConnectPowerBump set to false
[02/10 09:31:44     13s] routeSelectNet set to "VDD VSS"
[02/10 09:31:44     13s] routeSpecial set to true
[02/10 09:31:44     13s] srouteBottomLayerLimit set to 1
[02/10 09:31:44     13s] srouteBottomTargetLayerLimit set to 1
[02/10 09:31:44     13s] srouteConnectBlockPin set to false
[02/10 09:31:44     13s] srouteConnectConverterPin set to false
[02/10 09:31:44     13s] srouteConnectPadPin set to false
[02/10 09:31:44     13s] srouteConnectStripe set to false
[02/10 09:31:44     13s] srouteCrossoverViaBottomLayer set to 1
[02/10 09:31:44     13s] srouteCrossoverViaTopLayer set to 11
[02/10 09:31:44     13s] srouteFollowCorePinEnd set to 3
[02/10 09:31:44     13s] srouteFollowPadPin set to false
[02/10 09:31:44     13s] srouteJogControl set to "preferWithChanges differentLayer"
[02/10 09:31:44     13s] sroutePadPinAllPorts set to true
[02/10 09:31:44     13s] sroutePreserveExistingRoutes set to true
[02/10 09:31:44     13s] srouteRoutePowerBarPortOnBothDir set to true
[02/10 09:31:44     13s] srouteStopBlockPin set to "nearestTarget"
[02/10 09:31:44     13s] srouteTopLayerLimit set to 11
[02/10 09:31:44     13s] srouteTopTargetLayerLimit set to 11
[02/10 09:31:44     13s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3225.00 megs.
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] Reading DB technology information...
[02/10 09:31:44     13s] Finished reading DB technology information.
[02/10 09:31:44     13s] Reading floorplan and netlist information...
[02/10 09:31:44     13s] Finished reading floorplan and netlist information.
[02/10 09:31:44     13s] Read in 24 layers, 11 routing layers, 1 overlap layer
[02/10 09:31:44     13s] Read in 2 nondefault rules, 0 used
[02/10 09:31:44     13s] Read in 583 macros, 55 used
[02/10 09:31:44     13s] Read in 55 components
[02/10 09:31:44     13s]   55 core components: 55 unplaced, 0 placed, 0 fixed
[02/10 09:31:44     13s] Read in 98 logical pins
[02/10 09:31:44     13s] Read in 98 nets
[02/10 09:31:44     13s] Read in 2 special nets, 2 routed
[02/10 09:31:44     13s] Read in 110 terminals
[02/10 09:31:44     13s] 2 nets selected.
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] Begin power routing ...
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (31.60, 71.00) (31.82, 71.12).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (38.60, 71.00) (38.82, 71.12).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (45.60, 71.00) (45.82, 71.12).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (52.60, 71.00) (52.82, 71.12).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (59.60, 71.00) (59.82, 71.12).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (66.60, 71.00) (66.82, 71.12).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (73.60, 71.00) (73.82, 71.12).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (3.60, 71.00) (3.82, 71.12).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (10.60, 71.00) (10.82, 71.12).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (17.60, 71.00) (17.82, 71.12).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (24.60, 71.00) (24.82, 71.12).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (31.60, 67.58) (31.82, 67.70).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (38.60, 67.58) (38.82, 67.70).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (45.60, 67.58) (45.82, 67.70).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (52.60, 67.58) (52.82, 67.70).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (59.60, 67.58) (59.82, 67.70).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (66.60, 67.58) (66.82, 67.70).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (73.60, 67.58) (73.82, 67.70).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (3.60, 67.58) (3.82, 67.70).
[02/10 09:31:44     13s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (10.60, 67.58) (10.82, 67.70).
[02/10 09:31:44     13s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[02/10 09:31:44     13s] To increase the message display limit, refer to the product command reference manual.
[02/10 09:31:44     13s] CPU time for VDD FollowPin 0 seconds
[02/10 09:31:44     13s] CPU time for VSS FollowPin 0 seconds
[02/10 09:31:44     13s]   Number of Core ports routed: 84
[02/10 09:31:44     13s]   Number of Followpin connections: 42
[02/10 09:31:44     13s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3227.00 megs.
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s]  Begin updating DB with routing results ...
[02/10 09:31:44     13s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/10 09:31:44     13s] Pin and blockage extraction finished
[02/10 09:31:44     13s] 
[02/10 09:31:44     13s] route_special created 126 wires.
[02/10 09:31:44     13s] ViaGen created 756 vias, deleted 0 via to avoid violation.
[02/10 09:31:44     13s] +--------+----------------+----------------+
[02/10 09:31:44     13s] |  Layer |     Created    |     Deleted    |
[02/10 09:31:44     13s] +--------+----------------+----------------+
[02/10 09:31:44     13s] | Metal1 |       126      |       NA       |
[02/10 09:31:44     13s] |  Via1  |       84       |        0       |
[02/10 09:31:44     13s] |  Via2  |       84       |        0       |
[02/10 09:31:44     13s] |  Via3  |       84       |        0       |
[02/10 09:31:44     13s] |  Via4  |       84       |        0       |
[02/10 09:31:44     13s] |  Via5  |       84       |        0       |
[02/10 09:31:44     13s] |  Via6  |       84       |        0       |
[02/10 09:31:44     13s] |  Via7  |       84       |        0       |
[02/10 09:31:44     13s] |  Via8  |       84       |        0       |
[02/10 09:31:44     13s] |  Via9  |       84       |        0       |
[02/10 09:31:44     13s] +--------+----------------+----------------+
[02/10 09:31:44     13s] #% End route_special (date=02/10 09:31:44, total cpu=0:00:00.2, real=0:00:00.0, peak res=1496.8M, current mem=1480.9M)
[02/10 09:31:44     13s] @file 123:
[02/10 09:31:44     13s] @file 124:
[02/10 09:31:44     13s] @file 125: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @file 126: # Save Design: 01_power.enc
[02/10 09:31:44     13s] @file 127: #-----------------------------------------------------------------------------
[02/10 09:31:44     13s] @file 128: # graphical or command
[02/10 09:31:44     13s] @@file 129: write_db 01_power.enc
[02/10 09:31:44     13s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/10 09:31:44     13s] #% Begin save design ... (date=02/10 09:31:44, mem=1484.0M)
[02/10 09:31:44     13s] % Begin Save ccopt configuration ... (date=02/10 09:31:44, mem=1484.0M)
[02/10 09:31:44     13s] % End Save ccopt configuration ... (date=02/10 09:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.3M, current mem=1485.3M)
[02/10 09:31:44     13s] % Begin Save netlist data ... (date=02/10 09:31:44, mem=1485.3M)
[02/10 09:31:44     13s] Writing Binary DB to 01_power.enc.tmp/ieee754multiplier.v.bin in single-threaded mode...
[02/10 09:31:44     13s] % End Save netlist data ... (date=02/10 09:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.9M, current mem=1485.9M)
[02/10 09:31:44     13s] Saving symbol-table file ...
[02/10 09:31:44     13s] Saving congestion map file 01_power.enc.tmp/ieee754multiplier.route.congmap.gz ...
[02/10 09:31:45     13s] % Begin Save AAE data ... (date=02/10 09:31:44, mem=1485.9M)
[02/10 09:31:45     13s] Saving AAE Data ...
[02/10 09:31:45     13s] % End Save AAE data ... (date=02/10 09:31:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.9M, current mem=1485.9M)
[02/10 09:31:45     13s] Saving preference file 01_power.enc.tmp/gui.pref.tcl ...
[02/10 09:31:45     13s] Saving mode setting ...
[02/10 09:31:45     13s] Saving root attributes to be loaded post write_db ...
[02/10 09:31:45     14s] Saving global file ...
[02/10 09:31:45     14s] Saving root attributes to be loaded previous write_db ...
[02/10 09:31:45     14s] % Begin Save floorplan data ... (date=02/10 09:31:45, mem=1488.4M)
[02/10 09:31:45     14s] Saving floorplan file ...
[02/10 09:31:45     14s] % End Save floorplan data ... (date=02/10 09:31:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1488.5M, current mem=1488.5M)
[02/10 09:31:45     14s] Saving PG file 01_power.enc.tmp/ieee754multiplier.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Feb 10 09:31:45 2025)
[02/10 09:31:45     14s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1710.1M) ***
[02/10 09:31:45     14s] Saving Drc markers ...
[02/10 09:31:45     14s] ... No Drc file written since there is no markers found.
[02/10 09:31:45     14s] % Begin Save placement data ... (date=02/10 09:31:45, mem=1488.5M)
[02/10 09:31:45     14s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/10 09:31:45     14s] Save Adaptive View Pruning View Names to Binary file
[02/10 09:31:45     14s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1713.1M) ***
[02/10 09:31:45     14s] % End Save placement data ... (date=02/10 09:31:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1489.2M, current mem=1489.2M)
[02/10 09:31:45     14s] % Begin Save routing data ... (date=02/10 09:31:45, mem=1489.2M)
[02/10 09:31:45     14s] Saving route file ...
[02/10 09:31:45     14s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1710.1M) ***
[02/10 09:31:45     14s] % End Save routing data ... (date=02/10 09:31:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1489.3M, current mem=1489.3M)
[02/10 09:31:45     14s] Saving property file 01_power.enc.tmp/ieee754multiplier.prop
[02/10 09:31:45     14s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1713.1M) ***
[02/10 09:31:45     14s] % Begin Save power constraints data ... (date=02/10 09:31:45, mem=1490.9M)
[02/10 09:31:45     14s] % End Save power constraints data ... (date=02/10 09:31:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1490.9M, current mem=1490.9M)
[02/10 09:31:45     14s] Generated self-contained design 01_power.enc.tmp
[02/10 09:31:45     14s] #% End save design ... (date=02/10 09:31:45, total cpu=0:00:00.7, real=0:00:01.0, peak res=1520.1M, current mem=1492.6M)
[02/10 09:31:45     14s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/10 09:31:45     14s] *** Message Summary: 0 warning(s), 0 error(s)
[02/10 09:31:45     14s] 
[02/10 09:31:45     14s] @file 130:
[02/10 09:31:45     14s] @file 131:
[02/10 09:31:45     14s] @file 132: #-----------------------------------------------------------------------------
[02/10 09:31:45     14s] @file 133: # Placement
[02/10 09:31:45     14s] @file 134: #-----------------------------------------------------------------------------
[02/10 09:31:45     14s] @file 135: # graphical or command
[02/10 09:31:45     14s] @@file 136: set_db place_global_place_io_pins 1
[02/10 09:31:45     14s] @@file 137: set_db place_global_reorder_scan 0
[02/10 09:31:45     14s] @@file 138: place_design
[02/10 09:31:45     14s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:14.5/0:00:15.4 (0.9), mem = 1743.3M
[02/10 09:31:45     14s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 32, percentage of missing scan cell = 0.00% (0 / 32)
[02/10 09:31:46     14s] #Start colorize_geometry on Mon Feb 10 09:31:46 2025
[02/10 09:31:46     14s] #
[02/10 09:31:46     14s] ### Time Record (colorize_geometry) is installed.
[02/10 09:31:46     14s] ### Time Record (Pre Callback) is installed.
[02/10 09:31:46     14s] ### Time Record (Pre Callback) is uninstalled.
[02/10 09:31:46     14s] ### Time Record (DB Import) is installed.
[02/10 09:31:46     14s] #create default rule from bind_ndr_rule rule=0x7ff752123240 0x7ff735dfe568
[02/10 09:31:46     14s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=663894177 placement=984943660 pin_access=1 inst_pattern=1
[02/10 09:31:46     14s] ### Time Record (DB Import) is uninstalled.
[02/10 09:31:46     14s] ### Time Record (DB Export) is installed.
[02/10 09:31:46     14s] Extracting standard cell pins and blockage ...... 
[02/10 09:31:46     14s] Pin and blockage extraction finished
[02/10 09:31:46     14s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=663894177 placement=984943660 pin_access=1 inst_pattern=1
[02/10 09:31:46     14s] ### Time Record (DB Export) is uninstalled.
[02/10 09:31:46     14s] ### Time Record (Post Callback) is installed.
[02/10 09:31:46     14s] ### Time Record (Post Callback) is uninstalled.
[02/10 09:31:46     14s] #
[02/10 09:31:46     14s] #colorize_geometry statistics:
[02/10 09:31:46     14s] #Cpu time = 00:00:00
[02/10 09:31:46     14s] #Elapsed time = 00:00:00
[02/10 09:31:46     14s] #Increased memory = 41.31 (MB)
[02/10 09:31:46     14s] #Total memory = 1535.89 (MB)
[02/10 09:31:46     14s] #Peak memory = 1536.73 (MB)
[02/10 09:31:46     14s] #Number of warnings = 0
[02/10 09:31:46     14s] #Total number of warnings = 0
[02/10 09:31:46     14s] #Number of fails = 0
[02/10 09:31:46     14s] #Total number of fails = 0
[02/10 09:31:46     14s] #Complete colorize_geometry on Mon Feb 10 09:31:46 2025
[02/10 09:31:46     14s] #
[02/10 09:31:46     14s] ### Time Record (colorize_geometry) is uninstalled.
[02/10 09:31:46     14s] ### 
[02/10 09:31:46     14s] ###   Scalability Statistics
[02/10 09:31:46     14s] ### 
[02/10 09:31:46     14s] ### ------------------------+----------------+----------------+----------------+
[02/10 09:31:46     14s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[02/10 09:31:46     14s] ### ------------------------+----------------+----------------+----------------+
[02/10 09:31:46     14s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/10 09:31:46     14s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/10 09:31:46     14s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[02/10 09:31:46     14s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[02/10 09:31:46     14s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[02/10 09:31:46     14s] ### ------------------------+----------------+----------------+----------------+
[02/10 09:31:46     14s] ### 
[02/10 09:31:46     14s] *** Starting place_design default flow ***
[02/10 09:31:46     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.7 mem=1783.4M
[02/10 09:31:46     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.7 mem=1783.4M
[02/10 09:31:46     14s] *** Start delete_buffer_trees ***
[02/10 09:31:46     14s] Info: Detect buffers to remove automatically.
[02/10 09:31:46     14s] Analyzing netlist ...
[02/10 09:31:46     14s] Updating netlist
[02/10 09:31:46     14s] 
[02/10 09:31:46     14s] *summary: 37 instances (buffers/inverters) removed
[02/10 09:31:46     14s] *** Finish delete_buffer_trees (0:00:00.1) ***
[02/10 09:31:46     14s] **INFO: Enable pre-place timing setting for timing analysis
[02/10 09:31:46     14s] Set Using Default Delay Limit as 101.
[02/10 09:31:46     14s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/10 09:31:46     14s] Set Default Net Delay as 0 ps.
[02/10 09:31:46     14s] Set Default Net Load as 0 pF. 
[02/10 09:31:46     14s] Set Default Input Pin Transition as 1 ps.
[02/10 09:31:46     14s] **INFO: Analyzing IO path groups for slack adjustment
[02/10 09:31:46     14s] Effort level <high> specified for reg2reg_tmp.22964 path_group
[02/10 09:31:46     14s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/10 09:31:46     15s] AAE DB initialization (MEM=1807.21 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/10 09:31:46     15s] #################################################################################
[02/10 09:31:46     15s] # Design Stage: PreRoute
[02/10 09:31:46     15s] # Design Name: ieee754multiplier
[02/10 09:31:46     15s] # Design Mode: 45nm
[02/10 09:31:46     15s] # Analysis Mode: MMMC Non-OCV 
[02/10 09:31:46     15s] # Parasitics Mode: No SPEF/RCDB 
[02/10 09:31:46     15s] # Signoff Settings: SI Off 
[02/10 09:31:46     15s] #################################################################################
[02/10 09:31:46     15s] Calculate delays in BcWc mode...
[02/10 09:31:46     15s] Topological Sorting (REAL = 0:00:00.0, MEM = 1818.7M, InitMEM = 1818.7M)
[02/10 09:31:46     15s] Start delay calculation (fullDC) (1 T). (MEM=1818.73)
[02/10 09:31:46     15s] Start AAE Lib Loading. (MEM=1818.73)
[02/10 09:31:46     15s] End AAE Lib Loading. (MEM=1856.88 CPU=0:00:00.0 Real=0:00:00.0)
[02/10 09:31:46     15s] End AAE Lib Interpolated Model. (MEM=1856.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:31:46     15s] Total number of fetched objects 1632
[02/10 09:31:46     15s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/10 09:31:46     15s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:31:46     15s] End delay calculation. (MEM=1945.81 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:31:46     15s] End delay calculation (fullDC). (MEM=1945.81 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:31:46     15s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1945.8M) ***
[02/10 09:31:46     15s] **INFO: Disable pre-place timing setting for timing analysis
[02/10 09:31:46     15s] Set Using Default Delay Limit as 1000.
[02/10 09:31:46     15s] Set Default Net Delay as 1000 ps.
[02/10 09:31:46     15s] Set Default Input Pin Transition as 0.1 ps.
[02/10 09:31:46     15s] Set Default Net Load as 0.5 pF. 
[02/10 09:31:46     15s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/10 09:31:46     15s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1928.3M, EPOCH TIME: 1739190706.950033
[02/10 09:31:46     15s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1928.3M, EPOCH TIME: 1739190706.950128
[02/10 09:31:46     15s] Deleted 0 physical inst  (cell - / prefix -).
[02/10 09:31:46     15s] INFO: #ExclusiveGroups=0
[02/10 09:31:46     15s] INFO: There are no Exclusive Groups.
[02/10 09:31:46     15s] *** Starting "NanoPlace(TM) placement v#6 (mem=1928.3M)" ...
[02/10 09:31:46     15s] Wait...
[02/10 09:31:47     15s] *** Build Buffered Sizing Timing Model
[02/10 09:31:47     15s] (cpu=0:00:00.5 mem=1936.3M) ***
[02/10 09:31:47     15s] *** Build Virtual Sizing Timing Model
[02/10 09:31:47     15s] (cpu=0:00:00.5 mem=1936.3M) ***
[02/10 09:31:47     15s] no activity file in design. spp won't run.
[02/10 09:31:47     15s] No user-set net weight.
[02/10 09:31:47     15s] Net fanout histogram:
[02/10 09:31:47     15s] 2		: 1375 (84.3%) nets
[02/10 09:31:47     15s] 3		: 112 (6.9%) nets
[02/10 09:31:47     15s] 4     -	14	: 74 (4.5%) nets
[02/10 09:31:47     15s] 15    -	39	: 71 (4.4%) nets
[02/10 09:31:47     15s] 40    -	79	: 0 (0.0%) nets
[02/10 09:31:47     15s] 80    -	159	: 0 (0.0%) nets
[02/10 09:31:47     15s] 160   -	319	: 0 (0.0%) nets
[02/10 09:31:47     15s] 320   -	639	: 0 (0.0%) nets
[02/10 09:31:47     15s] 640   -	1279	: 0 (0.0%) nets
[02/10 09:31:47     15s] 1280  -	2559	: 0 (0.0%) nets
[02/10 09:31:47     15s] 2560  -	5119	: 0 (0.0%) nets
[02/10 09:31:47     15s] 5120+		: 0 (0.0%) nets
[02/10 09:31:47     15s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/10 09:31:47     15s] Scan chains were not defined.
[02/10 09:31:47     15s] Processing tracks to init pin-track alignment.
[02/10 09:31:47     15s] z: 2, totalTracks: 1
[02/10 09:31:47     15s] z: 4, totalTracks: 1
[02/10 09:31:47     15s] z: 6, totalTracks: 1
[02/10 09:31:47     15s] z: 8, totalTracks: 1
[02/10 09:31:47     16s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:47     16s] All LLGs are deleted
[02/10 09:31:47     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:47     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:47     16s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1936.3M, EPOCH TIME: 1739190707.533151
[02/10 09:31:47     16s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1936.3M, EPOCH TIME: 1739190707.533326
[02/10 09:31:47     16s] # Building ieee754multiplier llgBox search-tree.
[02/10 09:31:47     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1936.3M, EPOCH TIME: 1739190707.533658
[02/10 09:31:47     16s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:47     16s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:47     16s] #std cell=1319 (0 fixed + 1319 movable) #buf cell=0 #inv cell=86 #block=0 (0 floating + 0 preplaced)
[02/10 09:31:47     16s] #ioInst=0 #net=1632 #term=5385 #term/net=3.30, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=98
[02/10 09:31:47     16s] stdCell: 1319 single + 0 double + 0 multi
[02/10 09:31:47     16s] Total standard cell length = 2.0278 (mm), area = 0.0035 (mm^2)
[02/10 09:31:47     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1936.3M, EPOCH TIME: 1739190707.534367
[02/10 09:31:47     16s] Max number of tech site patterns supported in site array is 256.
[02/10 09:31:47     16s] Core basic site is CoreSite
[02/10 09:31:47     16s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1936.3M, EPOCH TIME: 1739190707.546453
[02/10 09:31:47     16s] After signature check, allow fast init is false, keep pre-filter is false.
[02/10 09:31:47     16s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/10 09:31:47     16s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1936.3M, EPOCH TIME: 1739190707.546599
[02/10 09:31:47     16s] Use non-trimmed site array because memory saving is not enough.
[02/10 09:31:47     16s] SiteArray: non-trimmed site array dimensions = 41 x 367
[02/10 09:31:47     16s] SiteArray: use 106,496 bytes
[02/10 09:31:47     16s] SiteArray: current memory after site array memory allocation 1936.4M
[02/10 09:31:47     16s] SiteArray: FP blocked sites are writable
[02/10 09:31:47     16s] Estimated cell power/ground rail width = 0.160 um
[02/10 09:31:47     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/10 09:31:47     16s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1936.4M, EPOCH TIME: 1739190707.547873
[02/10 09:31:47     16s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1936.4M, EPOCH TIME: 1739190707.547932
[02/10 09:31:47     16s] SiteArray: number of non floorplan blocked sites for llg default is 15047
[02/10 09:31:47     16s] Atter site array init, number of instance map data is 0.
[02/10 09:31:47     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.014, MEM:1936.4M, EPOCH TIME: 1739190707.548495
[02/10 09:31:47     16s] 
[02/10 09:31:47     16s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:47     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.015, MEM:1936.4M, EPOCH TIME: 1739190707.548679
[02/10 09:31:47     16s] 
[02/10 09:31:47     16s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:47     16s] Average module density = 0.674.
[02/10 09:31:47     16s] Density for the design = 0.674.
[02/10 09:31:47     16s]        = stdcell_area 10139 sites (3468 um^2) / alloc_area 15047 sites (5146 um^2).
[02/10 09:31:47     16s] Pin Density = 0.3579.
[02/10 09:31:47     16s]             = total # of pins 5385 / total area 15047.
[02/10 09:31:47     16s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1936.4M, EPOCH TIME: 1739190707.548973
[02/10 09:31:47     16s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1936.4M, EPOCH TIME: 1739190707.549093
[02/10 09:31:47     16s] OPERPROF: Starting pre-place ADS at level 1, MEM:1936.4M, EPOCH TIME: 1739190707.549137
[02/10 09:31:47     16s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1936.4M, EPOCH TIME: 1739190707.549375
[02/10 09:31:47     16s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1936.4M, EPOCH TIME: 1739190707.549388
[02/10 09:31:47     16s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1936.4M, EPOCH TIME: 1739190707.549406
[02/10 09:31:47     16s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1936.4M, EPOCH TIME: 1739190707.549418
[02/10 09:31:47     16s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1936.4M, EPOCH TIME: 1739190707.549429
[02/10 09:31:47     16s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1936.4M, EPOCH TIME: 1739190707.549483
[02/10 09:31:47     16s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1936.4M, EPOCH TIME: 1739190707.549494
[02/10 09:31:47     16s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1936.4M, EPOCH TIME: 1739190707.549520
[02/10 09:31:47     16s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1936.4M, EPOCH TIME: 1739190707.549530
[02/10 09:31:47     16s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1936.4M, EPOCH TIME: 1739190707.549545
[02/10 09:31:47     16s] ADSU 0.674 -> 0.824. site 15047.000 -> 12311.000. GS 13.680
[02/10 09:31:47     16s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1936.4M, EPOCH TIME: 1739190707.549972
[02/10 09:31:47     16s] OPERPROF: Starting spMPad at level 1, MEM:1899.4M, EPOCH TIME: 1739190707.550170
[02/10 09:31:47     16s] OPERPROF:   Starting spContextMPad at level 2, MEM:1899.4M, EPOCH TIME: 1739190707.550218
[02/10 09:31:47     16s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1899.4M, EPOCH TIME: 1739190707.550230
[02/10 09:31:47     16s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1899.4M, EPOCH TIME: 1739190707.550241
[02/10 09:31:47     16s] Initial padding reaches pin density 0.750 for top
[02/10 09:31:47     16s] InitPadU 0.824 -> 0.887 for top
[02/10 09:31:47     16s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1899.4M, EPOCH TIME: 1739190707.551174
[02/10 09:31:47     16s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1899.4M, EPOCH TIME: 1739190707.551270
[02/10 09:31:47     16s] === lastAutoLevel = 7 
[02/10 09:31:47     16s] OPERPROF: Starting spInitNetWt at level 1, MEM:1899.4M, EPOCH TIME: 1739190707.551482
[02/10 09:31:47     16s] no activity file in design. spp won't run.
[02/10 09:31:47     16s] [spp] 0
[02/10 09:31:47     16s] [adp] 0:1:1:3
[02/10 09:31:47     16s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.143, REAL:0.143, MEM:1930.8M, EPOCH TIME: 1739190707.694977
[02/10 09:31:47     16s] no activity file in design. spp won't run.
[02/10 09:31:47     16s] no activity file in design. spp won't run.
[02/10 09:31:47     16s] Clock gating cells determined by native netlist tracing.
[02/10 09:31:47     16s] Effort level <high> specified for reg2reg path_group
[02/10 09:31:47     16s] OPERPROF: Starting npMain at level 1, MEM:1933.8M, EPOCH TIME: 1739190707.755190
[02/10 09:31:48     16s] OPERPROF:   Starting npPlace at level 2, MEM:1941.8M, EPOCH TIME: 1739190708.757545
[02/10 09:31:48     16s] Iteration  1: Total net bbox = 4.260e-11 (2.05e-11 2.21e-11)
[02/10 09:31:48     16s]               Est.  stn bbox = 4.479e-11 (2.14e-11 2.34e-11)
[02/10 09:31:48     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1942.8M
[02/10 09:31:48     16s] Iteration  2: Total net bbox = 4.260e-11 (2.05e-11 2.21e-11)
[02/10 09:31:48     16s]               Est.  stn bbox = 4.479e-11 (2.14e-11 2.34e-11)
[02/10 09:31:48     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1942.8M
[02/10 09:31:48     16s] exp_mt_sequential is set from setPlaceMode option to 1
[02/10 09:31:48     16s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/10 09:31:48     16s] place_exp_mt_interval set to default 32
[02/10 09:31:48     16s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/10 09:31:48     16s] Iteration  3: Total net bbox = 1.148e+01 (8.29e+00 3.19e+00)
[02/10 09:31:48     16s]               Est.  stn bbox = 1.439e+01 (1.04e+01 3.97e+00)
[02/10 09:31:48     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1947.1M
[02/10 09:31:48     16s] Total number of setup views is 1.
[02/10 09:31:48     16s] Total number of active setup views is 1.
[02/10 09:31:48     16s] Active setup views:
[02/10 09:31:48     16s]     analysis_normal_slow_max
[02/10 09:31:48     16s] Iteration  4: Total net bbox = 1.039e+04 (5.43e+03 4.96e+03)
[02/10 09:31:48     16s]               Est.  stn bbox = 1.369e+04 (7.22e+03 6.47e+03)
[02/10 09:31:48     16s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1947.1M
[02/10 09:31:49     16s] Iteration  5: Total net bbox = 1.296e+04 (6.46e+03 6.50e+03)
[02/10 09:31:49     16s]               Est.  stn bbox = 1.753e+04 (8.74e+03 8.78e+03)
[02/10 09:31:49     16s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1947.1M
[02/10 09:31:49     16s] OPERPROF:   Finished npPlace at level 2, CPU:0.353, REAL:0.357, MEM:1947.1M, EPOCH TIME: 1739190709.114425
[02/10 09:31:49     16s] OPERPROF: Finished npMain at level 1, CPU:0.356, REAL:1.360, MEM:1947.1M, EPOCH TIME: 1739190709.115149
[02/10 09:31:49     16s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1947.1M, EPOCH TIME: 1739190709.115437
[02/10 09:31:49     16s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/10 09:31:49     16s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1947.1M, EPOCH TIME: 1739190709.115572
[02/10 09:31:49     16s] OPERPROF: Starting npMain at level 1, MEM:1947.1M, EPOCH TIME: 1739190709.115643
[02/10 09:31:49     16s] OPERPROF:   Starting npPlace at level 2, MEM:1947.1M, EPOCH TIME: 1739190709.118077
[02/10 09:31:49     16s] Iteration  6: Total net bbox = 1.328e+04 (6.66e+03 6.62e+03)
[02/10 09:31:49     16s]               Est.  stn bbox = 1.778e+04 (8.91e+03 8.87e+03)
[02/10 09:31:49     16s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1949.0M
[02/10 09:31:49     16s] OPERPROF:   Finished npPlace at level 2, CPU:0.117, REAL:0.117, MEM:1949.0M, EPOCH TIME: 1739190709.235485
[02/10 09:31:49     16s] OPERPROF: Finished npMain at level 1, CPU:0.121, REAL:0.122, MEM:1949.0M, EPOCH TIME: 1739190709.237226
[02/10 09:31:49     16s] Legalizing MH Cells... 0 / 0 (level 4)
[02/10 09:31:49     16s] No instances found in the vector
[02/10 09:31:49     16s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1949.0M, DRC: 0)
[02/10 09:31:49     16s] 0 (out of 0) MH cells were successfully legalized.
[02/10 09:31:49     16s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1949.0M, EPOCH TIME: 1739190709.237438
[02/10 09:31:49     16s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/10 09:31:49     16s] 
[02/10 09:31:49     16s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1739190709.237511
[02/10 09:31:49     16s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1949.0M, EPOCH TIME: 1739190709.237533
[02/10 09:31:49     16s] Starting Early Global Route rough congestion estimation: mem = 1949.0M
[02/10 09:31:49     16s] (I)      ==================== Layers =====================
[02/10 09:31:49     16s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:49     16s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/10 09:31:49     16s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:49     16s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/10 09:31:49     16s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/10 09:31:49     16s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/10 09:31:49     16s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/10 09:31:49     16s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/10 09:31:49     16s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/10 09:31:49     16s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/10 09:31:49     16s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/10 09:31:49     16s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/10 09:31:49     16s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/10 09:31:49     16s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/10 09:31:49     16s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/10 09:31:49     16s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/10 09:31:49     16s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/10 09:31:49     16s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/10 09:31:49     16s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/10 09:31:49     16s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/10 09:31:49     16s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/10 09:31:49     16s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/10 09:31:49     16s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/10 09:31:49     16s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/10 09:31:49     16s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/10 09:31:49     16s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:49     16s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/10 09:31:49     16s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/10 09:31:49     16s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/10 09:31:49     16s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/10 09:31:49     16s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/10 09:31:49     16s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/10 09:31:49     16s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/10 09:31:49     16s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/10 09:31:49     16s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/10 09:31:49     16s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/10 09:31:49     16s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/10 09:31:49     16s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/10 09:31:49     16s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/10 09:31:49     16s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/10 09:31:49     16s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:49     16s] (I)      Started Import and model ( Curr Mem: 1949.04 MB )
[02/10 09:31:49     16s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:49     16s] (I)      == Non-default Options ==
[02/10 09:31:49     16s] (I)      Print mode                                         : 2
[02/10 09:31:49     16s] (I)      Stop if highly congested                           : false
[02/10 09:31:49     16s] (I)      Maximum routing layer                              : 11
[02/10 09:31:49     16s] (I)      Assign partition pins                              : false
[02/10 09:31:49     16s] (I)      Support large GCell                                : true
[02/10 09:31:49     16s] (I)      Number of threads                                  : 1
[02/10 09:31:49     16s] (I)      Number of rows per GCell                           : 3
[02/10 09:31:49     16s] (I)      Max num rows per GCell                             : 32
[02/10 09:31:49     16s] (I)      Method to set GCell size                           : row
[02/10 09:31:49     16s] (I)      Counted 964 PG shapes. We will not process PG shapes layer by layer.
[02/10 09:31:49     16s] (I)      Use row-based GCell size
[02/10 09:31:49     16s] (I)      Use row-based GCell align
[02/10 09:31:49     16s] (I)      layer 0 area = 80000
[02/10 09:31:49     16s] (I)      layer 1 area = 80000
[02/10 09:31:49     16s] (I)      layer 2 area = 80000
[02/10 09:31:49     16s] (I)      layer 3 area = 80000
[02/10 09:31:49     16s] (I)      layer 4 area = 80000
[02/10 09:31:49     16s] (I)      layer 5 area = 80000
[02/10 09:31:49     16s] (I)      layer 6 area = 80000
[02/10 09:31:49     16s] (I)      layer 7 area = 80000
[02/10 09:31:49     16s] (I)      layer 8 area = 80000
[02/10 09:31:49     16s] (I)      layer 9 area = 400000
[02/10 09:31:49     16s] (I)      layer 10 area = 400000
[02/10 09:31:49     16s] (I)      GCell unit size   : 3420
[02/10 09:31:49     16s] (I)      GCell multiplier  : 3
[02/10 09:31:49     16s] (I)      GCell row height  : 3420
[02/10 09:31:49     16s] (I)      Actual row height : 3420
[02/10 09:31:49     16s] (I)      GCell align ref   : 5200 5320
[02/10 09:31:49     16s] [NR-eGR] Track table information for default rule: 
[02/10 09:31:49     16s] [NR-eGR] Metal1 has single uniform track structure
[02/10 09:31:49     16s] [NR-eGR] Metal2 has single uniform track structure
[02/10 09:31:49     16s] [NR-eGR] Metal3 has single uniform track structure
[02/10 09:31:49     16s] [NR-eGR] Metal4 has single uniform track structure
[02/10 09:31:49     16s] [NR-eGR] Metal5 has single uniform track structure
[02/10 09:31:49     16s] [NR-eGR] Metal6 has single uniform track structure
[02/10 09:31:49     16s] [NR-eGR] Metal7 has single uniform track structure
[02/10 09:31:49     16s] [NR-eGR] Metal8 has single uniform track structure
[02/10 09:31:49     16s] [NR-eGR] Metal9 has single uniform track structure
[02/10 09:31:49     16s] [NR-eGR] Metal10 has single uniform track structure
[02/10 09:31:49     16s] [NR-eGR] Metal11 has single uniform track structure
[02/10 09:31:49     16s] (I)      ==================== Default via =====================
[02/10 09:31:49     16s] (I)      +----+------------------+----------------------------+
[02/10 09:31:49     16s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/10 09:31:49     16s] (I)      +----+------------------+----------------------------+
[02/10 09:31:49     16s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/10 09:31:49     16s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/10 09:31:49     16s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/10 09:31:49     16s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/10 09:31:49     16s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/10 09:31:49     16s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/10 09:31:49     16s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/10 09:31:49     16s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/10 09:31:49     16s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/10 09:31:49     16s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/10 09:31:49     16s] (I)      +----+------------------+----------------------------+
[02/10 09:31:49     16s] [NR-eGR] Read 1562 PG shapes
[02/10 09:31:49     16s] [NR-eGR] Read 0 clock shapes
[02/10 09:31:49     16s] [NR-eGR] Read 0 other shapes
[02/10 09:31:49     16s] [NR-eGR] #Routing Blockages  : 0
[02/10 09:31:49     16s] [NR-eGR] #Instance Blockages : 0
[02/10 09:31:49     16s] [NR-eGR] #PG Blockages       : 1562
[02/10 09:31:49     16s] [NR-eGR] #Halo Blockages     : 0
[02/10 09:31:49     16s] [NR-eGR] #Boundary Blockages : 0
[02/10 09:31:49     16s] [NR-eGR] #Clock Blockages    : 0
[02/10 09:31:49     16s] [NR-eGR] #Other Blockages    : 0
[02/10 09:31:49     16s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/10 09:31:49     16s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/10 09:31:49     16s] [NR-eGR] Read 1583 nets ( ignored 0 )
[02/10 09:31:49     16s] (I)      early_global_route_priority property id does not exist.
[02/10 09:31:49     16s] (I)      Read Num Blocks=1562  Num Prerouted Wires=0  Num CS=0
[02/10 09:31:49     16s] (I)      Layer 1 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:49     16s] (I)      Layer 2 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:49     16s] (I)      Layer 3 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:49     16s] (I)      Layer 4 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:49     16s] (I)      Layer 5 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:49     16s] (I)      Layer 6 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:49     16s] (I)      Layer 7 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:49     16s] (I)      Layer 8 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:49     16s] (I)      Layer 9 (V) : #blockages 162 : #preroutes 0
[02/10 09:31:49     16s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/10 09:31:49     16s] (I)      Number of ignored nets                =      0
[02/10 09:31:49     16s] (I)      Number of connected nets              =      0
[02/10 09:31:49     16s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/10 09:31:49     16s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/10 09:31:49     16s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/10 09:31:49     16s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/10 09:31:49     16s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/10 09:31:49     16s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/10 09:31:49     16s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/10 09:31:49     16s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/10 09:31:49     16s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/10 09:31:49     16s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/10 09:31:49     16s] (I)      Ndr track 0 does not exist
[02/10 09:31:49     16s] (I)      ---------------------Grid Graph Info--------------------
[02/10 09:31:49     16s] (I)      Routing area        : (0, 0) - (157200, 150860)
[02/10 09:31:49     16s] (I)      Core area           : (5200, 5320) - (152000, 145540)
[02/10 09:31:49     16s] (I)      Site width          :   400  (dbu)
[02/10 09:31:49     16s] (I)      Row height          :  3420  (dbu)
[02/10 09:31:49     16s] (I)      GCell row height    :  3420  (dbu)
[02/10 09:31:49     16s] (I)      GCell width         : 10260  (dbu)
[02/10 09:31:49     16s] (I)      GCell height        : 10260  (dbu)
[02/10 09:31:49     16s] (I)      Grid                :    16    15    11
[02/10 09:31:49     16s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/10 09:31:49     16s] (I)      Vertical capacity   :     0 10260     0 10260     0 10260     0 10260     0 10260     0
[02/10 09:31:49     16s] (I)      Horizontal capacity :     0     0 10260     0 10260     0 10260     0 10260     0 10260
[02/10 09:31:49     16s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/10 09:31:49     16s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/10 09:31:49     16s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/10 09:31:49     16s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/10 09:31:49     16s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/10 09:31:49     16s] (I)      Num tracks per GCell: 42.75 25.65 27.00 25.65 27.00 25.65 27.00 25.65 27.00 10.26 10.80
[02/10 09:31:49     16s] (I)      Total num of tracks :   397   393   397   393   397   393   397   393   397   156   158
[02/10 09:31:49     16s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/10 09:31:49     16s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/10 09:31:49     16s] (I)      --------------------------------------------------------
[02/10 09:31:49     16s] 
[02/10 09:31:49     16s] [NR-eGR] ============ Routing rule table ============
[02/10 09:31:49     16s] [NR-eGR] Rule id: 0  Nets: 1583
[02/10 09:31:49     16s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/10 09:31:49     16s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/10 09:31:49     16s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/10 09:31:49     16s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:49     16s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:49     16s] [NR-eGR] ========================================
[02/10 09:31:49     16s] [NR-eGR] 
[02/10 09:31:49     16s] (I)      =============== Blocked Tracks ===============
[02/10 09:31:49     16s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:49     16s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/10 09:31:49     16s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:49     16s] (I)      |     1 |       0 |        0 |         0.00% |
[02/10 09:31:49     16s] (I)      |     2 |    5895 |      290 |         4.92% |
[02/10 09:31:49     16s] (I)      |     3 |    6352 |      210 |         3.31% |
[02/10 09:31:49     16s] (I)      |     4 |    5895 |      290 |         4.92% |
[02/10 09:31:49     16s] (I)      |     5 |    6352 |      210 |         3.31% |
[02/10 09:31:49     16s] (I)      |     6 |    5895 |      290 |         4.92% |
[02/10 09:31:49     16s] (I)      |     7 |    6352 |      210 |         3.31% |
[02/10 09:31:49     16s] (I)      |     8 |    5895 |      290 |         4.92% |
[02/10 09:31:49     16s] (I)      |     9 |    6352 |      420 |         6.61% |
[02/10 09:31:49     16s] (I)      |    10 |    2340 |      615 |        26.28% |
[02/10 09:31:49     16s] (I)      |    11 |    2528 |      139 |         5.50% |
[02/10 09:31:49     16s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:49     16s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1949.04 MB )
[02/10 09:31:49     16s] (I)      Reset routing kernel
[02/10 09:31:49     16s] (I)      numLocalWires=3052  numGlobalNetBranches=804  numLocalNetBranches=727
[02/10 09:31:49     16s] (I)      totalPins=5238  totalGlobalPin=3043 (58.09%)
[02/10 09:31:49     16s] (I)      total 2D Cap : 52649 = (27532 H, 25117 V)
[02/10 09:31:49     16s] (I)      
[02/10 09:31:49     16s] (I)      ============  Phase 1a Route ============
[02/10 09:31:49     16s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/10 09:31:49     16s] (I)      Usage: 3116 = (1590 H, 1526 V) = (5.78% H, 6.08% V) = (8.157e+03um H, 7.828e+03um V)
[02/10 09:31:49     16s] (I)      
[02/10 09:31:49     16s] (I)      ============  Phase 1b Route ============
[02/10 09:31:49     16s] (I)      Usage: 3116 = (1590 H, 1526 V) = (5.78% H, 6.08% V) = (8.157e+03um H, 7.828e+03um V)
[02/10 09:31:49     16s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/10 09:31:49     16s] 
[02/10 09:31:49     16s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/10 09:31:49     16s] Finished Early Global Route rough congestion estimation: mem = 1949.0M
[02/10 09:31:49     16s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.012, REAL:0.012, MEM:1949.0M, EPOCH TIME: 1739190709.249165
[02/10 09:31:49     16s] earlyGlobalRoute rough estimation gcell size 3 row height
[02/10 09:31:49     16s] OPERPROF: Starting CDPad at level 1, MEM:1949.0M, EPOCH TIME: 1739190709.249214
[02/10 09:31:49     16s] CDPadU 0.887 -> 0.888. R=0.823, N=1319, GS=5.130
[02/10 09:31:49     16s] OPERPROF: Finished CDPad at level 1, CPU:0.002, REAL:0.002, MEM:1949.0M, EPOCH TIME: 1739190709.251258
[02/10 09:31:49     16s] OPERPROF: Starting npMain at level 1, MEM:1949.0M, EPOCH TIME: 1739190709.251375
[02/10 09:31:49     16s] OPERPROF:   Starting npPlace at level 2, MEM:1949.0M, EPOCH TIME: 1739190709.253858
[02/10 09:31:49     16s] OPERPROF:   Finished npPlace at level 2, CPU:0.003, REAL:0.003, MEM:1949.0M, EPOCH TIME: 1739190709.256623
[02/10 09:31:49     16s] OPERPROF: Finished npMain at level 1, CPU:0.007, REAL:0.007, MEM:1949.0M, EPOCH TIME: 1739190709.258320
[02/10 09:31:49     16s] Global placement CDP skipped at cutLevel 7.
[02/10 09:31:49     16s] Iteration  7: Total net bbox = 1.389e+04 (7.14e+03 6.75e+03)
[02/10 09:31:49     16s]               Est.  stn bbox = 1.879e+04 (9.73e+03 9.06e+03)
[02/10 09:31:49     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1949.0M
[02/10 09:31:49     16s] 
[02/10 09:31:49     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/10 09:31:49     16s] TLC MultiMap info (StdDelay):
[02/10 09:31:49     16s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/10 09:31:49     16s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/10 09:31:49     16s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/10 09:31:49     16s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/10 09:31:49     16s]  Setting StdDelay to: 37.8ps
[02/10 09:31:49     16s] 
[02/10 09:31:49     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/10 09:31:49     16s] nrCritNet: 0.00% ( 0 / 1632 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[02/10 09:31:49     17s] nrCritNet: 0.00% ( 0 / 1632 ) cutoffSlk: 214748364.7ps stdDelay: 37.8ps
[02/10 09:31:49     17s] Iteration  8: Total net bbox = 1.389e+04 (7.14e+03 6.75e+03)
[02/10 09:31:49     17s]               Est.  stn bbox = 1.879e+04 (9.73e+03 9.06e+03)
[02/10 09:31:49     17s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1949.0M
[02/10 09:31:49     17s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1949.0M, EPOCH TIME: 1739190709.634703
[02/10 09:31:49     17s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/10 09:31:49     17s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1739190709.634779
[02/10 09:31:49     17s] Legalizing MH Cells... 0 / 0 (level 7)
[02/10 09:31:49     17s] No instances found in the vector
[02/10 09:31:49     17s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1949.0M, DRC: 0)
[02/10 09:31:49     17s] 0 (out of 0) MH cells were successfully legalized.
[02/10 09:31:49     17s] OPERPROF: Starting npMain at level 1, MEM:1949.0M, EPOCH TIME: 1739190709.634860
[02/10 09:31:49     17s] OPERPROF:   Starting npPlace at level 2, MEM:1949.0M, EPOCH TIME: 1739190709.637398
[02/10 09:31:49     17s] GP RA stats: MHOnly 0 nrInst 1319 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/10 09:31:50     17s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1949.0M, EPOCH TIME: 1739190710.092896
[02/10 09:31:50     17s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1739190710.092970
[02/10 09:31:50     17s] Iteration  9: Total net bbox = 1.423e+04 (7.26e+03 6.97e+03)
[02/10 09:31:50     17s]               Est.  stn bbox = 1.900e+04 (9.74e+03 9.26e+03)
[02/10 09:31:50     17s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1949.0M
[02/10 09:31:50     17s] OPERPROF:   Finished npPlace at level 2, CPU:0.453, REAL:0.456, MEM:1949.0M, EPOCH TIME: 1739190710.093284
[02/10 09:31:50     17s] OPERPROF: Finished npMain at level 1, CPU:0.458, REAL:0.460, MEM:1949.0M, EPOCH TIME: 1739190710.095011
[02/10 09:31:50     17s] Iteration 10: Total net bbox = 1.424e+04 (7.19e+03 7.05e+03)
[02/10 09:31:50     17s]               Est.  stn bbox = 1.905e+04 (9.71e+03 9.34e+03)
[02/10 09:31:50     17s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1949.0M
[02/10 09:31:50     17s] [adp] clock
[02/10 09:31:50     17s] [adp] weight, nr nets, wire length
[02/10 09:31:50     17s] [adp]      0        1  70.943000
[02/10 09:31:50     17s] [adp] data
[02/10 09:31:50     17s] [adp] weight, nr nets, wire length
[02/10 09:31:50     17s] [adp]      0     1631  14199.265500
[02/10 09:31:50     17s] [adp] 0.000000|0.000000|0.000000
[02/10 09:31:50     17s] Iteration 11: Total net bbox = 1.424e+04 (7.19e+03 7.05e+03)
[02/10 09:31:50     17s]               Est.  stn bbox = 1.905e+04 (9.71e+03 9.34e+03)
[02/10 09:31:50     17s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1949.0M
[02/10 09:31:50     17s] *** cost = 1.424e+04 (7.19e+03 7.05e+03) (cpu for global=0:00:01.4) real=0:00:03.0***
[02/10 09:31:50     17s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[02/10 09:31:50     17s] Saved padding area to DB
[02/10 09:31:50     17s] All LLGs are deleted
[02/10 09:31:50     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1949.0M, EPOCH TIME: 1739190710.113699
[02/10 09:31:50     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1739190710.113897
[02/10 09:31:50     17s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1949.0M, EPOCH TIME: 1739190710.114402
[02/10 09:31:50     17s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1949.0M, EPOCH TIME: 1739190710.114447
[02/10 09:31:50     17s] Solver runtime cpu: 0:00:00.9 real: 0:00:00.9
[02/10 09:31:50     17s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:03.0
[02/10 09:31:50     17s] Processing tracks to init pin-track alignment.
[02/10 09:31:50     17s] z: 2, totalTracks: 1
[02/10 09:31:50     17s] z: 4, totalTracks: 1
[02/10 09:31:50     17s] z: 6, totalTracks: 1
[02/10 09:31:50     17s] z: 8, totalTracks: 1
[02/10 09:31:50     17s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:50     17s] All LLGs are deleted
[02/10 09:31:50     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1949.0M, EPOCH TIME: 1739190710.116196
[02/10 09:31:50     17s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1739190710.116330
[02/10 09:31:50     17s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1949.0M, EPOCH TIME: 1739190710.116479
[02/10 09:31:50     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1949.0M, EPOCH TIME: 1739190710.117197
[02/10 09:31:50     17s] Max number of tech site patterns supported in site array is 256.
[02/10 09:31:50     17s] Core basic site is CoreSite
[02/10 09:31:50     17s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1949.0M, EPOCH TIME: 1739190710.129291
[02/10 09:31:50     17s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:31:50     17s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:31:50     17s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1739190710.129456
[02/10 09:31:50     17s] Fast DP-INIT is on for default
[02/10 09:31:50     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/10 09:31:50     17s] Atter site array init, number of instance map data is 0.
[02/10 09:31:50     17s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:1949.0M, EPOCH TIME: 1739190710.130143
[02/10 09:31:50     17s] 
[02/10 09:31:50     17s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:50     17s] OPERPROF:       Starting CMU at level 4, MEM:1949.0M, EPOCH TIME: 1739190710.130272
[02/10 09:31:50     17s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1739190710.130530
[02/10 09:31:50     17s] 
[02/10 09:31:50     17s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:31:50     17s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:1949.0M, EPOCH TIME: 1739190710.130622
[02/10 09:31:50     17s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1949.0M, EPOCH TIME: 1739190710.130635
[02/10 09:31:50     17s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1739190710.130650
[02/10 09:31:50     17s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1949.0MB).
[02/10 09:31:50     17s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.016, REAL:0.016, MEM:1949.0M, EPOCH TIME: 1739190710.130867
[02/10 09:31:50     17s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.017, REAL:0.016, MEM:1949.0M, EPOCH TIME: 1739190710.130885
[02/10 09:31:50     17s] TDRefine: refinePlace mode is spiral
[02/10 09:31:50     17s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22964.1
[02/10 09:31:50     17s] OPERPROF: Starting RefinePlace at level 1, MEM:1949.0M, EPOCH TIME: 1739190710.130909
[02/10 09:31:50     17s] *** Starting place_detail (0:00:17.6 mem=1949.0M) ***
[02/10 09:31:50     17s] Total net bbox length = 1.427e+04 (7.172e+03 7.098e+03) (ext = 6.870e+02)
[02/10 09:31:50     17s] 
[02/10 09:31:50     17s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:50     17s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:31:50     17s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:50     17s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:50     17s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1949.0M, EPOCH TIME: 1739190710.132816
[02/10 09:31:50     17s] Starting refinePlace ...
[02/10 09:31:50     17s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:50     17s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:50     17s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1949.0M, EPOCH TIME: 1739190710.134864
[02/10 09:31:50     17s] DDP initSite1 nrRow 41 nrJob 41
[02/10 09:31:50     17s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1949.0M, EPOCH TIME: 1739190710.134893
[02/10 09:31:50     17s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1739190710.134915
[02/10 09:31:50     17s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1949.0M, EPOCH TIME: 1739190710.134927
[02/10 09:31:50     17s] DDP markSite nrRow 41 nrJob 41
[02/10 09:31:50     17s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1739190710.134955
[02/10 09:31:50     17s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1739190710.134966
[02/10 09:31:50     17s]   Spread Effort: high, standalone mode, useDDP on.
[02/10 09:31:50     17s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1949.0MB) @(0:00:17.6 - 0:00:17.6).
[02/10 09:31:50     17s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:31:50     17s] wireLenOptFixPriorityInst 0 inst fixed
[02/10 09:31:50     17s] Placement tweakage begins.
[02/10 09:31:50     17s] wire length = 1.763e+04
[02/10 09:31:50     17s] wire length = 1.763e+04
[02/10 09:31:50     17s] Placement tweakage ends.
[02/10 09:31:50     17s] Move report: tweak moves 61 insts, mean move: 2.28 um, max move: 3.66 um 
[02/10 09:31:50     17s] 	Max move on inst (mul_34_36_g9782__6417): (44.69, 18.05) --> (46.64, 19.77)
[02/10 09:31:50     17s] 
[02/10 09:31:50     17s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/10 09:31:50     17s] Move report: legalization moves 1319 insts, mean move: 1.25 um, max move: 5.22 um spiral
[02/10 09:31:50     17s] 	Max move on inst (mul_34_36_g9892__1666): (55.29, 23.18) --> (55.20, 18.05)
[02/10 09:31:50     17s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:31:50     17s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:31:50     17s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1976.1MB) @(0:00:17.6 - 0:00:17.6).
[02/10 09:31:50     17s] Move report: Detail placement moves 1319 insts, mean move: 1.33 um, max move: 5.86 um 
[02/10 09:31:50     17s] 	Max move on inst (mul_34_36_g10105__7098): (46.64, 19.77) --> (44.20, 16.34)
[02/10 09:31:50     17s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1976.1MB
[02/10 09:31:50     17s] Statistics of distance of Instance movement in refine placement:
[02/10 09:31:50     17s]   maximum (X+Y) =         5.86 um
[02/10 09:31:50     17s]   inst (mul_34_36_g10105__7098) with max move: (46.6365, 19.7675) -> (44.2, 16.34)
[02/10 09:31:50     17s]   mean    (X+Y) =         1.33 um
[02/10 09:31:50     17s] Summary Report:
[02/10 09:31:50     17s] Instances move: 1319 (out of 1319 movable)
[02/10 09:31:50     17s] Total instances moved : 1319
[02/10 09:31:50     17s] Instances flipped: 0
[02/10 09:31:50     17s] Mean displacement: 1.33 um
[02/10 09:31:50     17s] Max displacement: 5.86 um (Instance: mul_34_36_g10105__7098) (46.6365, 19.7675) -> (44.2, 16.34)
[02/10 09:31:50     17s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
[02/10 09:31:50     17s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.045, REAL:0.045, MEM:1976.1M, EPOCH TIME: 1739190710.178160
[02/10 09:31:50     17s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1976.1MB) @(0:00:17.6 - 0:00:17.6).
[02/10 09:31:50     17s] Total net bbox length = 1.494e+04 (7.323e+03 7.617e+03) (ext = 6.774e+02)
[02/10 09:31:50     17s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1976.1MB
[02/10 09:31:50     17s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22964.1
[02/10 09:31:50     17s] *** Finished place_detail (0:00:17.6 mem=1976.1M) ***
[02/10 09:31:50     17s] OPERPROF: Finished RefinePlace at level 1, CPU:0.048, REAL:0.048, MEM:1976.1M, EPOCH TIME: 1739190710.178484
[02/10 09:31:50     17s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1976.1M, EPOCH TIME: 1739190710.178497
[02/10 09:31:50     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1319).
[02/10 09:31:50     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] All LLGs are deleted
[02/10 09:31:50     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1976.1M, EPOCH TIME: 1739190710.179218
[02/10 09:31:50     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1976.1M, EPOCH TIME: 1739190710.179373
[02/10 09:31:50     17s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1973.1M, EPOCH TIME: 1739190710.180376
[02/10 09:31:50     17s] Processing tracks to init pin-track alignment.
[02/10 09:31:50     17s] z: 2, totalTracks: 1
[02/10 09:31:50     17s] *** End of Placement (cpu=0:00:02.2, real=0:00:04.0, mem=1973.1M) ***
[02/10 09:31:50     17s] z: 4, totalTracks: 1
[02/10 09:31:50     17s] z: 6, totalTracks: 1
[02/10 09:31:50     17s] z: 8, totalTracks: 1
[02/10 09:31:50     17s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:50     17s] All LLGs are deleted
[02/10 09:31:50     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1973.1M, EPOCH TIME: 1739190710.182219
[02/10 09:31:50     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1973.1M, EPOCH TIME: 1739190710.182356
[02/10 09:31:50     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1973.1M, EPOCH TIME: 1739190710.182487
[02/10 09:31:50     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1973.1M, EPOCH TIME: 1739190710.183201
[02/10 09:31:50     17s] Max number of tech site patterns supported in site array is 256.
[02/10 09:31:50     17s] Core basic site is CoreSite
[02/10 09:31:50     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1973.1M, EPOCH TIME: 1739190710.195427
[02/10 09:31:50     17s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:31:50     17s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:31:50     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1973.1M, EPOCH TIME: 1739190710.195630
[02/10 09:31:50     17s] Fast DP-INIT is on for default
[02/10 09:31:50     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/10 09:31:50     17s] Atter site array init, number of instance map data is 0.
[02/10 09:31:50     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1973.1M, EPOCH TIME: 1739190710.196366
[02/10 09:31:50     17s] 
[02/10 09:31:50     17s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:50     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1973.1M, EPOCH TIME: 1739190710.196558
[02/10 09:31:50     17s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1973.1M, EPOCH TIME: 1739190710.196677
[02/10 09:31:50     17s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1973.1M, EPOCH TIME: 1739190710.196778
[02/10 09:31:50     17s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1973.1M, EPOCH TIME: 1739190710.196922
[02/10 09:31:50     17s] Density distribution unevenness ratio (U70) = 1.627%
[02/10 09:31:50     17s] Density distribution unevenness ratio (U80) = 0.000%
[02/10 09:31:50     17s] Density distribution unevenness ratio (U90) = 0.000%
[02/10 09:31:50     17s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1973.1M, EPOCH TIME: 1739190710.196954
[02/10 09:31:50     17s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1973.1M, EPOCH TIME: 1739190710.196966
[02/10 09:31:50     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] default core: bins with density > 0.750 =  8.00 % ( 2 / 25 )
[02/10 09:31:50     17s] Density distribution unevenness ratio = 3.710%
[02/10 09:31:50     17s] All LLGs are deleted
[02/10 09:31:50     17s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     17s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1973.1M, EPOCH TIME: 1739190710.197531
[02/10 09:31:50     17s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1973.1M, EPOCH TIME: 1739190710.197650
[02/10 09:31:50     17s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1973.1M, EPOCH TIME: 1739190710.198210
[02/10 09:31:50     17s] *** Free Virtual Timing Model ...(mem=1973.1M)
[02/10 09:31:50     17s] Starting IO pin assignment...
[02/10 09:31:50     17s] The design is not routed. Using placement based method for pin assignment.
[02/10 09:31:50     17s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[02/10 09:31:50     17s] Completed IO pin assignment.
[02/10 09:31:50     17s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:50     17s] UM:*                                                                   final
[02/10 09:31:50     17s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:50     17s] UM:*                                                                   global_place
[02/10 09:31:50     17s] **INFO: Enable pre-place timing setting for timing analysis
[02/10 09:31:50     17s] Set Using Default Delay Limit as 101.
[02/10 09:31:50     17s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/10 09:31:50     17s] Set Default Net Delay as 0 ps.
[02/10 09:31:50     17s] Set Default Net Load as 0 pF. 
[02/10 09:31:50     17s] **INFO: Analyzing IO path groups for slack adjustment
[02/10 09:31:50     17s] Effort level <high> specified for reg2reg_tmp.22964 path_group
[02/10 09:31:50     17s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/10 09:31:50     17s] #################################################################################
[02/10 09:31:50     17s] # Design Stage: PreRoute
[02/10 09:31:50     17s] # Design Name: ieee754multiplier
[02/10 09:31:50     17s] # Design Mode: 45nm
[02/10 09:31:50     17s] # Analysis Mode: MMMC Non-OCV 
[02/10 09:31:50     17s] # Parasitics Mode: No SPEF/RCDB 
[02/10 09:31:50     17s] # Signoff Settings: SI Off 
[02/10 09:31:50     17s] #################################################################################
[02/10 09:31:50     17s] Calculate delays in BcWc mode...
[02/10 09:31:50     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1973.1M, InitMEM = 1973.1M)
[02/10 09:31:50     17s] Start delay calculation (fullDC) (1 T). (MEM=1973.09)
[02/10 09:31:50     17s] End AAE Lib Interpolated Model. (MEM=1973.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:31:50     17s] Total number of fetched objects 1632
[02/10 09:31:50     17s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/10 09:31:50     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:31:50     17s] End delay calculation. (MEM=2004.79 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:31:50     17s] End delay calculation (fullDC). (MEM=2004.79 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:31:50     17s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2004.8M) ***
[02/10 09:31:50     17s] **INFO: Disable pre-place timing setting for timing analysis
[02/10 09:31:50     17s] Set Using Default Delay Limit as 1000.
[02/10 09:31:50     17s] Set Default Net Delay as 1000 ps.
[02/10 09:31:50     17s] Set Default Net Load as 0.5 pF. 
[02/10 09:31:50     17s] User Input Parameters:
[02/10 09:31:50     17s] Info: Disable timing driven in postCTS congRepair.
[02/10 09:31:50     17s] - Congestion Driven    : On
[02/10 09:31:50     17s] - Timing Driven        : Off
[02/10 09:31:50     17s] - Area-Violation Based : On
[02/10 09:31:50     17s] 
[02/10 09:31:50     17s] Starting congRepair ...
[02/10 09:31:50     17s] - Start Rollback Level : -5
[02/10 09:31:50     17s] - Legalized            : On
[02/10 09:31:50     17s] - Window Based         : Off
[02/10 09:31:50     17s] - eDen incr mode       : Off
[02/10 09:31:50     17s] - Small incr mode      : Off
[02/10 09:31:50     17s] 
[02/10 09:31:50     17s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1995.3M, EPOCH TIME: 1739190710.506404
[02/10 09:31:50     17s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1995.3M, EPOCH TIME: 1739190710.509467
[02/10 09:31:50     17s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1995.3M, EPOCH TIME: 1739190710.509546
[02/10 09:31:50     17s] Starting Early Global Route congestion estimation: mem = 1995.3M
[02/10 09:31:50     17s] (I)      ==================== Layers =====================
[02/10 09:31:50     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:50     17s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/10 09:31:50     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:50     17s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/10 09:31:50     17s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/10 09:31:50     17s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/10 09:31:50     17s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/10 09:31:50     17s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/10 09:31:50     17s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/10 09:31:50     17s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/10 09:31:50     17s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/10 09:31:50     17s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/10 09:31:50     17s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/10 09:31:50     17s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/10 09:31:50     17s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/10 09:31:50     17s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/10 09:31:50     17s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/10 09:31:50     17s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/10 09:31:50     17s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/10 09:31:50     17s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/10 09:31:50     17s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/10 09:31:50     17s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/10 09:31:50     17s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/10 09:31:50     17s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/10 09:31:50     17s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/10 09:31:50     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:50     17s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/10 09:31:50     17s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/10 09:31:50     17s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/10 09:31:50     17s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/10 09:31:50     17s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/10 09:31:50     17s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/10 09:31:50     17s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/10 09:31:50     17s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/10 09:31:50     17s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/10 09:31:50     17s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/10 09:31:50     17s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/10 09:31:50     17s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/10 09:31:50     17s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/10 09:31:50     17s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/10 09:31:50     17s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:50     17s] (I)      Started Import and model ( Curr Mem: 1995.27 MB )
[02/10 09:31:50     17s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:50     17s] (I)      == Non-default Options ==
[02/10 09:31:50     17s] (I)      Maximum routing layer                              : 11
[02/10 09:31:50     17s] (I)      Number of threads                                  : 1
[02/10 09:31:50     17s] (I)      Use non-blocking free Dbs wires                    : false
[02/10 09:31:50     17s] (I)      Method to set GCell size                           : row
[02/10 09:31:50     17s] (I)      Counted 964 PG shapes. We will not process PG shapes layer by layer.
[02/10 09:31:50     17s] (I)      Use row-based GCell size
[02/10 09:31:50     17s] (I)      Use row-based GCell align
[02/10 09:31:50     17s] (I)      layer 0 area = 80000
[02/10 09:31:50     17s] (I)      layer 1 area = 80000
[02/10 09:31:50     17s] (I)      layer 2 area = 80000
[02/10 09:31:50     17s] (I)      layer 3 area = 80000
[02/10 09:31:50     17s] (I)      layer 4 area = 80000
[02/10 09:31:50     17s] (I)      layer 5 area = 80000
[02/10 09:31:50     17s] (I)      layer 6 area = 80000
[02/10 09:31:50     17s] (I)      layer 7 area = 80000
[02/10 09:31:50     17s] (I)      layer 8 area = 80000
[02/10 09:31:50     17s] (I)      layer 9 area = 400000
[02/10 09:31:50     17s] (I)      layer 10 area = 400000
[02/10 09:31:50     17s] (I)      GCell unit size   : 3420
[02/10 09:31:50     17s] (I)      GCell multiplier  : 1
[02/10 09:31:50     17s] (I)      GCell row height  : 3420
[02/10 09:31:50     17s] (I)      Actual row height : 3420
[02/10 09:31:50     17s] (I)      GCell align ref   : 5200 5320
[02/10 09:31:50     17s] [NR-eGR] Track table information for default rule: 
[02/10 09:31:50     17s] [NR-eGR] Metal1 has single uniform track structure
[02/10 09:31:50     17s] [NR-eGR] Metal2 has single uniform track structure
[02/10 09:31:50     17s] [NR-eGR] Metal3 has single uniform track structure
[02/10 09:31:50     17s] [NR-eGR] Metal4 has single uniform track structure
[02/10 09:31:50     17s] [NR-eGR] Metal5 has single uniform track structure
[02/10 09:31:50     17s] [NR-eGR] Metal6 has single uniform track structure
[02/10 09:31:50     17s] [NR-eGR] Metal7 has single uniform track structure
[02/10 09:31:50     17s] [NR-eGR] Metal8 has single uniform track structure
[02/10 09:31:50     17s] [NR-eGR] Metal9 has single uniform track structure
[02/10 09:31:50     17s] [NR-eGR] Metal10 has single uniform track structure
[02/10 09:31:50     17s] [NR-eGR] Metal11 has single uniform track structure
[02/10 09:31:50     17s] (I)      ==================== Default via =====================
[02/10 09:31:50     17s] (I)      +----+------------------+----------------------------+
[02/10 09:31:50     17s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/10 09:31:50     17s] (I)      +----+------------------+----------------------------+
[02/10 09:31:50     17s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/10 09:31:50     17s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/10 09:31:50     17s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/10 09:31:50     17s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/10 09:31:50     17s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/10 09:31:50     17s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/10 09:31:50     17s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/10 09:31:50     17s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/10 09:31:50     17s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/10 09:31:50     17s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/10 09:31:50     17s] (I)      +----+------------------+----------------------------+
[02/10 09:31:50     17s] [NR-eGR] Read 1562 PG shapes
[02/10 09:31:50     17s] [NR-eGR] Read 0 clock shapes
[02/10 09:31:50     17s] [NR-eGR] Read 0 other shapes
[02/10 09:31:50     17s] [NR-eGR] #Routing Blockages  : 0
[02/10 09:31:50     17s] [NR-eGR] #Instance Blockages : 0
[02/10 09:31:50     17s] [NR-eGR] #PG Blockages       : 1562
[02/10 09:31:50     17s] [NR-eGR] #Halo Blockages     : 0
[02/10 09:31:50     17s] [NR-eGR] #Boundary Blockages : 0
[02/10 09:31:50     17s] [NR-eGR] #Clock Blockages    : 0
[02/10 09:31:50     17s] [NR-eGR] #Other Blockages    : 0
[02/10 09:31:50     17s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/10 09:31:50     17s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/10 09:31:50     17s] [NR-eGR] Read 1632 nets ( ignored 0 )
[02/10 09:31:50     17s] (I)      early_global_route_priority property id does not exist.
[02/10 09:31:50     17s] (I)      Read Num Blocks=1562  Num Prerouted Wires=0  Num CS=0
[02/10 09:31:50     17s] (I)      Layer 1 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:50     17s] (I)      Layer 2 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:50     17s] (I)      Layer 3 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:50     17s] (I)      Layer 4 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:50     17s] (I)      Layer 5 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:50     17s] (I)      Layer 6 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:50     17s] (I)      Layer 7 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:50     17s] (I)      Layer 8 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:50     17s] (I)      Layer 9 (V) : #blockages 162 : #preroutes 0
[02/10 09:31:50     17s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/10 09:31:50     17s] (I)      Number of ignored nets                =      0
[02/10 09:31:50     17s] (I)      Number of connected nets              =      0
[02/10 09:31:50     17s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/10 09:31:50     17s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/10 09:31:50     17s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/10 09:31:50     17s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/10 09:31:50     17s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/10 09:31:50     17s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/10 09:31:50     17s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/10 09:31:50     17s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/10 09:31:50     17s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/10 09:31:50     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/10 09:31:50     17s] (I)      Ndr track 0 does not exist
[02/10 09:31:50     17s] (I)      ---------------------Grid Graph Info--------------------
[02/10 09:31:50     17s] (I)      Routing area        : (0, 0) - (157200, 150860)
[02/10 09:31:50     17s] (I)      Core area           : (5200, 5320) - (152000, 145540)
[02/10 09:31:50     17s] (I)      Site width          :   400  (dbu)
[02/10 09:31:50     17s] (I)      Row height          :  3420  (dbu)
[02/10 09:31:50     17s] (I)      GCell row height    :  3420  (dbu)
[02/10 09:31:50     17s] (I)      GCell width         :  3420  (dbu)
[02/10 09:31:50     17s] (I)      GCell height        :  3420  (dbu)
[02/10 09:31:50     17s] (I)      Grid                :    46    44    11
[02/10 09:31:50     17s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/10 09:31:50     17s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/10 09:31:50     17s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/10 09:31:50     17s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/10 09:31:50     17s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/10 09:31:50     17s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/10 09:31:50     17s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/10 09:31:50     17s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/10 09:31:50     17s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/10 09:31:50     17s] (I)      Total num of tracks :   397   393   397   393   397   393   397   393   397   156   158
[02/10 09:31:50     17s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/10 09:31:50     17s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/10 09:31:50     17s] (I)      --------------------------------------------------------
[02/10 09:31:50     17s] 
[02/10 09:31:50     17s] [NR-eGR] ============ Routing rule table ============
[02/10 09:31:50     17s] [NR-eGR] Rule id: 0  Nets: 1632
[02/10 09:31:50     17s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/10 09:31:50     17s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/10 09:31:50     17s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/10 09:31:50     17s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:50     17s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:50     17s] [NR-eGR] ========================================
[02/10 09:31:50     17s] [NR-eGR] 
[02/10 09:31:50     17s] (I)      =============== Blocked Tracks ===============
[02/10 09:31:50     17s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:50     17s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/10 09:31:50     17s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:50     17s] (I)      |     1 |       0 |        0 |         0.00% |
[02/10 09:31:50     17s] (I)      |     2 |   17292 |      840 |         4.86% |
[02/10 09:31:50     17s] (I)      |     3 |   18262 |      210 |         1.15% |
[02/10 09:31:50     17s] (I)      |     4 |   17292 |      840 |         4.86% |
[02/10 09:31:50     17s] (I)      |     5 |   18262 |      210 |         1.15% |
[02/10 09:31:50     17s] (I)      |     6 |   17292 |      840 |         4.86% |
[02/10 09:31:50     17s] (I)      |     7 |   18262 |      210 |         1.15% |
[02/10 09:31:50     17s] (I)      |     8 |   17292 |      840 |         4.86% |
[02/10 09:31:50     17s] (I)      |     9 |   18262 |      420 |         2.30% |
[02/10 09:31:50     17s] (I)      |    10 |    6864 |     1789 |        26.06% |
[02/10 09:31:50     17s] (I)      |    11 |    7268 |      409 |         5.63% |
[02/10 09:31:50     17s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:50     17s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.16 sec, Curr Mem: 1995.27 MB )
[02/10 09:31:50     17s] (I)      Reset routing kernel
[02/10 09:31:50     17s] (I)      Started Global Routing ( Curr Mem: 1995.27 MB )
[02/10 09:31:50     17s] (I)      totalPins=5385  totalGlobalPin=5166 (95.93%)
[02/10 09:31:50     17s] (I)      total 2D Cap : 152382 = (79107 H, 73275 V)
[02/10 09:31:50     17s] (I)      
[02/10 09:31:50     17s] (I)      ============  Phase 1a Route ============
[02/10 09:31:50     17s] [NR-eGR] Layer group 1: route 1632 net(s) in layer range [2, 11]
[02/10 09:31:50     17s] (I)      Usage: 10256 = (5072 H, 5184 V) = (6.41% H, 7.07% V) = (8.673e+03um H, 8.865e+03um V)
[02/10 09:31:50     17s] (I)      
[02/10 09:31:50     17s] (I)      ============  Phase 1b Route ============
[02/10 09:31:50     17s] (I)      Usage: 10256 = (5072 H, 5184 V) = (6.41% H, 7.07% V) = (8.673e+03um H, 8.865e+03um V)
[02/10 09:31:50     17s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.753776e+04um
[02/10 09:31:50     17s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/10 09:31:50     17s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/10 09:31:50     17s] (I)      
[02/10 09:31:50     17s] (I)      ============  Phase 1c Route ============
[02/10 09:31:50     17s] (I)      Usage: 10256 = (5072 H, 5184 V) = (6.41% H, 7.07% V) = (8.673e+03um H, 8.865e+03um V)
[02/10 09:31:50     17s] (I)      
[02/10 09:31:50     17s] (I)      ============  Phase 1d Route ============
[02/10 09:31:50     17s] (I)      Usage: 10256 = (5072 H, 5184 V) = (6.41% H, 7.07% V) = (8.673e+03um H, 8.865e+03um V)
[02/10 09:31:50     17s] (I)      
[02/10 09:31:50     17s] (I)      ============  Phase 1e Route ============
[02/10 09:31:50     17s] (I)      Usage: 10256 = (5072 H, 5184 V) = (6.41% H, 7.07% V) = (8.673e+03um H, 8.865e+03um V)
[02/10 09:31:50     17s] (I)      
[02/10 09:31:50     17s] (I)      [02/10 09:31:50     17s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.753776e+04um
============  Phase 1l Route ============
[02/10 09:31:50     18s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/10 09:31:50     18s] (I)      Layer  2:      16672      5858         0           0       16912    ( 0.00%) 
[02/10 09:31:50     18s] (I)      Layer  3:      17729      4876         0           0       17820    ( 0.00%) 
[02/10 09:31:50     18s] (I)      Layer  4:      16672      1265         0           0       16912    ( 0.00%) 
[02/10 09:31:50     18s] (I)      Layer  5:      17729       323         0           0       17820    ( 0.00%) 
[02/10 09:31:50     18s] (I)      Layer  6:      16672         6         0           0       16912    ( 0.00%) 
[02/10 09:31:50     18s] (I)      Layer  7:      17729        18         0           0       17820    ( 0.00%) 
[02/10 09:31:50     18s] (I)      Layer  8:      16672         9         0           0       16912    ( 0.00%) 
[02/10 09:31:50     18s] (I)      Layer  9:      17655         6         0           0       17820    ( 0.00%) 
[02/10 09:31:50     18s] (I)      Layer 10:       4945         2         0         441        6324    ( 6.52%) 
[02/10 09:31:50     18s] (I)      Layer 11:       6705         9         0         324        6804    ( 4.55%) 
[02/10 09:31:50     18s] (I)      Total:        149180     12372         0         765      152051    ( 0.50%) 
[02/10 09:31:50     18s] (I)      
[02/10 09:31:50     18s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/10 09:31:50     18s] [NR-eGR]                        OverCon            
[02/10 09:31:50     18s] [NR-eGR]                         #Gcell     %Gcell
[02/10 09:31:50     18s] [NR-eGR]        Layer             (1-0)    OverCon
[02/10 09:31:50     18s] [NR-eGR] ----------------------------------------------
[02/10 09:31:50     18s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR] ----------------------------------------------
[02/10 09:31:50     18s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/10 09:31:50     18s] [NR-eGR] 
[02/10 09:31:50     18s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 2003.27 MB )
[02/10 09:31:50     18s] (I)      total 2D Cap : 152515 = (79153 H, 73362 V)
[02/10 09:31:50     18s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/10 09:31:50     18s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.024, REAL:0.214, MEM:2003.3M, EPOCH TIME: 1739190710.723289
[02/10 09:31:50     18s] Early Global Route congestion estimation runtime: 0.21 seconds, mem = 2003.3M
[02/10 09:31:50     18s] OPERPROF: Starting HotSpotCal at level 1, MEM:2003.3M, EPOCH TIME: 1739190710.723307
[02/10 09:31:50     18s] [hotspot] +------------+---------------+---------------+
[02/10 09:31:50     18s] [hotspot] |            |   max hotspot | total hotspot |
[02/10 09:31:50     18s] [hotspot] +------------+---------------+---------------+
[02/10 09:31:50     18s] [hotspot] | normalized |          0.00 |          0.00 |
[02/10 09:31:50     18s] [hotspot] +------------+---------------+---------------+
[02/10 09:31:50     18s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/10 09:31:50     18s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/10 09:31:50     18s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2003.3M, EPOCH TIME: 1739190710.723585
[02/10 09:31:50     18s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2003.3M, EPOCH TIME: 1739190710.723611
[02/10 09:31:50     18s] Starting Early Global Route wiring: mem = 2003.3M
[02/10 09:31:50     18s] Skipped repairing congestion.
[02/10 09:31:50     18s] (I)      ============= Track Assignment ============
[02/10 09:31:50     18s] (I)      Started Track Assignment (1T) ( Curr Mem: 2003.27 MB )
[02/10 09:31:50     18s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/10 09:31:50     18s] (I)      Run Multi-thread track assignment
[02/10 09:31:50     18s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2003.27 MB )
[02/10 09:31:50     18s] (I)      Started Export ( Curr Mem: 2003.27 MB )
[02/10 09:31:50     18s] [NR-eGR]                  Length (um)   Vias 
[02/10 09:31:50     18s] [NR-eGR] ------------------------------------
[02/10 09:31:50     18s] [NR-eGR]  Metal1   (1H)             0   5287 
[02/10 09:31:50     18s] [NR-eGR]  Metal2   (2V)          7740   7600 
[02/10 09:31:50     18s] [NR-eGR]  Metal3   (3H)          8357    595 
[02/10 09:31:50     18s] [NR-eGR]  Metal4   (4V)          2099    157 
[02/10 09:31:50     18s] [NR-eGR]  Metal5   (5H)           559     11 
[02/10 09:31:50     18s] [NR-eGR]  Metal6   (6V)             0      9 
[02/10 09:31:50     18s] [NR-eGR]  Metal7   (7H)            32      5 
[02/10 09:31:50     18s] [NR-eGR]  Metal8   (8V)            10      5 
[02/10 09:31:50     18s] [NR-eGR]  Metal9   (9H)             4      2 
[02/10 09:31:50     18s] [NR-eGR]  Metal10  (10V)            3      2 
[02/10 09:31:50     18s] [NR-eGR]  Metal11  (11H)           20      0 
[02/10 09:31:50     18s] [NR-eGR] ------------------------------------
[02/10 09:31:50     18s] [NR-eGR]           Total        18825  13673 
[02/10 09:31:50     18s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:50     18s] [NR-eGR] Total half perimeter of net bounding box: 14902um
[02/10 09:31:50     18s] [NR-eGR] Total length: 18825um, number of vias: 13673
[02/10 09:31:50     18s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:50     18s] [NR-eGR] Total eGR-routed clock nets wire length: 97um, number of vias: 63
[02/10 09:31:50     18s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:50     18s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2003.27 MB )
[02/10 09:31:50     18s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.016, REAL:0.016, MEM:2003.3M, EPOCH TIME: 1739190710.739759
[02/10 09:31:50     18s] Early Global Route wiring runtime: 0.02 seconds, mem = 2003.3M
[02/10 09:31:50     18s] Tdgp not successfully inited but do clear! skip clearing
[02/10 09:31:50     18s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[02/10 09:31:50     18s] *** Finishing place_design default flow ***
[02/10 09:31:50     18s] ***** Total cpu  0:0:4
[02/10 09:31:50     18s] ***** Total real time  0:0:5
[02/10 09:31:50     18s] **place_design ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 1946.3M **
[02/10 09:31:50     18s] Tdgp not successfully inited but do clear! skip clearing
[02/10 09:31:50     18s] 
[02/10 09:31:50     18s] *** Summary of all messages that are not suppressed in this session:
[02/10 09:31:50     18s] Severity  ID               Count  Summary                                  
[02/10 09:31:50     18s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/10 09:31:50     18s] *** Message Summary: 2 warning(s), 0 error(s)
[02/10 09:31:50     18s] 
[02/10 09:31:50     18s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:50     18s] UM:*                                                                   final
[02/10 09:31:50     18s] UM: Running design category ...
[02/10 09:31:50     18s] All LLGs are deleted
[02/10 09:31:50     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.3M, EPOCH TIME: 1739190710.789655
[02/10 09:31:50     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1946.3M, EPOCH TIME: 1739190710.789822
[02/10 09:31:50     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1946.3M, EPOCH TIME: 1739190710.789860
[02/10 09:31:50     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1946.3M, EPOCH TIME: 1739190710.790574
[02/10 09:31:50     18s] Max number of tech site patterns supported in site array is 256.
[02/10 09:31:50     18s] Core basic site is CoreSite
[02/10 09:31:50     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1946.3M, EPOCH TIME: 1739190710.802520
[02/10 09:31:50     18s] After signature check, allow fast init is false, keep pre-filter is true.
[02/10 09:31:50     18s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/10 09:31:50     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1946.3M, EPOCH TIME: 1739190710.802695
[02/10 09:31:50     18s] SiteArray: non-trimmed site array dimensions = 41 x 367
[02/10 09:31:50     18s] SiteArray: use 106,496 bytes
[02/10 09:31:50     18s] SiteArray: current memory after site array memory allocation 1946.3M
[02/10 09:31:50     18s] SiteArray: FP blocked sites are writable
[02/10 09:31:50     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1946.3M, EPOCH TIME: 1739190710.803126
[02/10 09:31:50     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1946.3M, EPOCH TIME: 1739190710.803174
[02/10 09:31:50     18s] SiteArray: number of non floorplan blocked sites for llg default is 15047
[02/10 09:31:50     18s] Atter site array init, number of instance map data is 0.
[02/10 09:31:50     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1946.3M, EPOCH TIME: 1739190710.803669
[02/10 09:31:50     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1946.3M, EPOCH TIME: 1739190710.803724
[02/10 09:31:50     18s] All LLGs are deleted
[02/10 09:31:50     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.3M, EPOCH TIME: 1739190710.804286
[02/10 09:31:50     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1946.3M, EPOCH TIME: 1739190710.804409
[02/10 09:31:50     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s] 	Current design flip-flop statistics
[02/10 09:31:50     18s] 
[02/10 09:31:50     18s] Single-Bit FF Count          :           32
[02/10 09:31:50     18s] Multi-Bit FF Count           :            0
[02/10 09:31:50     18s] Total Bit Count              :           32
[02/10 09:31:50     18s] Total FF Count               :           32
[02/10 09:31:50     18s] Bits Per Flop                :        1.000
[02/10 09:31:50     18s] Total Clock Pin Cap(FF)      :        6.656
[02/10 09:31:50     18s] Multibit Conversion Ratio(%) :         0.00
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s]             Multi-bit cell usage statistics
[02/10 09:31:50     18s] 
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s] ============================================================
[02/10 09:31:50     18s] Sequential Multibit cells usage statistics
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s] -FlipFlops               32                    0        0.00                    1.00
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s] 
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s] Seq_Mbit libcell              Bitwidth        Count
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s] Total 0
[02/10 09:31:50     18s] ============================================================
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s] Category            Num of Insts Rejected     Reasons
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s] ------------------------------------------------------------
[02/10 09:31:50     18s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:50     18s] UM:          18.13             30                                      place_design
[02/10 09:31:50     18s] 
[02/10 09:31:50     18s] *** placeDesign #1 [finish] : cpu/real = 0:00:03.7/0:00:04.9 (0.8), totSession cpu/real = 0:00:18.1/0:00:20.3 (0.9), mem = 1946.3M
[02/10 09:31:50     18s] =============================================================================================
[02/10 09:31:50     18s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[02/10 09:31:50     18s] =============================================================================================
[02/10 09:31:50     18s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:31:50     18s] ---------------------------------------------------------------------------------------------
[02/10 09:31:50     18s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:31:50     18s] [ TimingUpdate           ]      8   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/10 09:31:50     18s] [ FullDelayCalc          ]      5   0:00:00.4  (   7.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/10 09:31:50     18s] [ MISC                   ]          0:00:04.4  (  90.3 % )     0:00:04.4 /  0:00:03.2    0.7
[02/10 09:31:50     18s] ---------------------------------------------------------------------------------------------
[02/10 09:31:50     18s]  placeDesign #1 TOTAL               0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:03.7    0.8
[02/10 09:31:50     18s] ---------------------------------------------------------------------------------------------
[02/10 09:31:50     18s] 
[02/10 09:31:50     18s] @file 139:
[02/10 09:31:50     18s] @file 140:
[02/10 09:31:50     18s] @file 141: #-----------------------------------------------------------------------------
[02/10 09:31:50     18s] @file 142: # Save Design: 02_placement.enc
[02/10 09:31:50     18s] @file 143: #-----------------------------------------------------------------------------
[02/10 09:31:50     18s] @file 144: # graphical or command
[02/10 09:31:50     18s] @@file 145: write_db 02_placement.enc
[02/10 09:31:50     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/10 09:31:50     18s] #% Begin save design ... (date=02/10 09:31:50, mem=1628.2M)
[02/10 09:31:50     18s] % Begin Save ccopt configuration ... (date=02/10 09:31:50, mem=1628.2M)
[02/10 09:31:50     18s] % End Save ccopt configuration ... (date=02/10 09:31:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1628.2M, current mem=1628.2M)
[02/10 09:31:50     18s] % Begin Save netlist data ... (date=02/10 09:31:50, mem=1628.2M)
[02/10 09:31:50     18s] Writing Binary DB to 02_placement.enc.tmp/ieee754multiplier.v.bin in single-threaded mode...
[02/10 09:31:50     18s] % End Save netlist data ... (date=02/10 09:31:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1628.5M, current mem=1628.5M)
[02/10 09:31:50     18s] Saving symbol-table file ...
[02/10 09:31:50     18s] Saving congestion map file 02_placement.enc.tmp/ieee754multiplier.route.congmap.gz ...
[02/10 09:31:51     18s] % Begin Save AAE data ... (date=02/10 09:31:51, mem=1628.7M)
[02/10 09:31:51     18s] Saving AAE Data ...
[02/10 09:31:51     18s] % End Save AAE data ... (date=02/10 09:31:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1628.7M, current mem=1628.7M)
[02/10 09:31:51     18s] Saving preference file 02_placement.enc.tmp/gui.pref.tcl ...
[02/10 09:31:51     18s] Saving mode setting ...
[02/10 09:31:51     18s] Saving root attributes to be loaded post write_db ...
[02/10 09:31:51     18s] Saving global file ...
[02/10 09:31:51     18s] Saving root attributes to be loaded previous write_db ...
[02/10 09:31:51     18s] % Begin Save floorplan data ... (date=02/10 09:31:51, mem=1631.4M)
[02/10 09:31:51     18s] Saving floorplan file ...
[02/10 09:31:51     18s] % End Save floorplan data ... (date=02/10 09:31:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1631.4M, current mem=1631.4M)
[02/10 09:31:51     18s] Saving PG file 02_placement.enc.tmp/ieee754multiplier.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Feb 10 09:31:51 2025)
[02/10 09:31:51     18s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1946.8M) ***
[02/10 09:31:51     18s] Saving Drc markers ...
[02/10 09:31:51     18s] ... No Drc file written since there is no markers found.
[02/10 09:31:51     18s] % Begin Save placement data ... (date=02/10 09:31:51, mem=1631.4M)
[02/10 09:31:51     18s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/10 09:31:51     18s] Save Adaptive View Pruning View Names to Binary file
[02/10 09:31:51     18s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1949.8M) ***
[02/10 09:31:51     18s] % End Save placement data ... (date=02/10 09:31:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1631.4M, current mem=1631.4M)
[02/10 09:31:51     18s] % Begin Save routing data ... (date=02/10 09:31:51, mem=1631.4M)
[02/10 09:31:51     18s] Saving route file ...
[02/10 09:31:51     18s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1946.8M) ***
[02/10 09:31:51     18s] % End Save routing data ... (date=02/10 09:31:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1631.4M, current mem=1631.4M)
[02/10 09:31:51     18s] Saving property file 02_placement.enc.tmp/ieee754multiplier.prop
[02/10 09:31:51     18s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1949.8M) ***
[02/10 09:31:51     18s] % Begin Save power constraints data ... (date=02/10 09:31:51, mem=1631.4M)
[02/10 09:31:51     18s] % End Save power constraints data ... (date=02/10 09:31:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1631.4M, current mem=1631.4M)
[02/10 09:31:52     18s] Generated self-contained design 02_placement.enc.tmp
[02/10 09:31:52     18s] #% End save design ... (date=02/10 09:31:52, total cpu=0:00:00.7, real=0:00:02.0, peak res=1662.2M, current mem=1632.5M)
[02/10 09:31:52     18s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/10 09:31:52     18s] *** Message Summary: 0 warning(s), 0 error(s)
[02/10 09:31:52     18s] 
[02/10 09:31:52     18s] @file 146:
[02/10 09:31:52     18s] @file 147:
[02/10 09:31:52     18s] @file 148: #-----------------------------------------------------------------------------
[02/10 09:31:52     18s] @file 149: # Extract RC
[02/10 09:31:52     18s] @file 150: #-----------------------------------------------------------------------------
[02/10 09:31:52     18s] @file 151: # graphical or command
[02/10 09:31:52     18s] @@file 152: set_db extract_rc_engine pre_route
[02/10 09:31:52     18s] @@file 153: extract_rc ;
[02/10 09:31:52     18s] Extraction called for design 'ieee754multiplier' of instances=1319 and nets=1634 using extraction engine 'pre_route' .
[02/10 09:31:52     18s] pre_route RC Extraction called for design ieee754multiplier.
[02/10 09:31:52     18s] RC Extraction called in multi-corner(2) mode.
[02/10 09:31:52     18s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/10 09:31:52     18s] Type 'man IMPEXT-6166' for more detail.
[02/10 09:31:52     18s] RCMode: PreRoute
[02/10 09:31:52     18s]       RC Corner Indexes            0       1   
[02/10 09:31:52     18s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/10 09:31:52     18s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/10 09:31:52     18s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/10 09:31:52     18s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/10 09:31:52     18s] Shrink Factor                : 1.00000
[02/10 09:31:52     18s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/10 09:31:52     18s] Using capacitance table file ...
[02/10 09:31:52     18s] 
[02/10 09:31:52     18s] Trim Metal Layers:
[02/10 09:31:52     18s] LayerId::1 widthSet size::4
[02/10 09:31:52     18s] LayerId::2 widthSet size::4
[02/10 09:31:52     18s] LayerId::3 widthSet size::4
[02/10 09:31:52     18s] LayerId::4 widthSet size::4
[02/10 09:31:52     18s] LayerId::5 widthSet size::4
[02/10 09:31:52     18s] LayerId::6 widthSet size::4
[02/10 09:31:52     18s] LayerId::7 widthSet size::4
[02/10 09:31:52     18s] LayerId::8 widthSet size::4
[02/10 09:31:52     18s] LayerId::9 widthSet size::4
[02/10 09:31:52     18s] LayerId::10 widthSet size::4
[02/10 09:31:52     18s] LayerId::11 widthSet size::3
[02/10 09:31:52     18s] eee: pegSigSF::1.070000
[02/10 09:31:52     18s] Updating RC grid for preRoute extraction ...
[02/10 09:31:52     18s] Initializing multi-corner resistance tables ...
[02/10 09:31:52     18s] eee: l::1 avDens::0.094878 usedTrk::213.475525 availTrk::2250.000000 sigTrk::213.475525
[02/10 09:31:52     18s] eee: l::2 avDens::0.232747 usedTrk::497.497111 availTrk::2137.500000 sigTrk::497.497111
[02/10 09:31:52     18s] eee: l::3 avDens::0.237265 usedTrk::533.846225 availTrk::2250.000000 sigTrk::533.846225
[02/10 09:31:52     18s] eee: l::4 avDens::0.069899 usedTrk::131.479357 availTrk::1881.000000 sigTrk::131.479357
[02/10 09:31:52     18s] eee: l::5 avDens::0.019951 usedTrk::34.116900 availTrk::1710.000000 sigTrk::34.116900
[02/10 09:31:52     18s] eee: l::6 avDens::0.000116 usedTrk::0.029737 availTrk::256.500000 sigTrk::0.029737
[02/10 09:31:52     18s] eee: l::7 avDens::0.005209 usedTrk::1.875292 availTrk::360.000000 sigTrk::1.875292
[02/10 09:31:52     18s] eee: l::8 avDens::0.002299 usedTrk::0.589678 availTrk::256.500000 sigTrk::0.589678
[02/10 09:31:52     18s] eee: l::9 avDens::0.000693 usedTrk::0.249561 availTrk::360.000000 sigTrk::0.249561
[02/10 09:31:52     18s] eee: l::10 avDens::0.150730 usedTrk::128.874416 availTrk::855.000000 sigTrk::128.874416
[02/10 09:31:52     18s] eee: l::11 avDens::0.060275 usedTrk::28.208597 availTrk::468.000000 sigTrk::28.208597
[02/10 09:31:52     18s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:31:52     18s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.144917 aWlH=0.000000 lMod=0 pMax=0.810800 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/10 09:31:52     18s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1960.922M)
[02/10 09:31:52     18s] @file 153: # generates RC database for timing analysis and signal integrity (SI) anaysis
[02/10 09:31:52     18s] @file 154:
[02/10 09:31:52     18s] @file 155:
[02/10 09:31:52     18s] @file 156: #-----------------------------------------------------------------------------
[02/10 09:31:52     18s] @file 157: # preCTS optimization
[02/10 09:31:52     18s] @file 158: #-----------------------------------------------------------------------------
[02/10 09:31:52     18s] @file 159: #set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load false
[02/10 09:31:52     18s] @file 160: #opt_design -pre_cts
[02/10 09:31:52     18s] @file 161:
[02/10 09:31:52     18s] @file 162:
[02/10 09:31:52     18s] @file 163: #-----------------------------------------------------------------------------
[02/10 09:31:52     18s] @file 164: # Pre-CTS timing verification
[02/10 09:31:52     18s] @file 165: #-----------------------------------------------------------------------------
[02/10 09:31:52     18s] @@file 166: set_db timing_analysis_type best_case_worst_case
[02/10 09:31:52     18s] @@file 167: time_design -pre_cts
[02/10 09:31:52     18s] AAE DB initialization (MEM=1932.3 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/10 09:31:52     18s] #optDebug: fT-S <1 1 0 0 0>
[02/10 09:31:52     18s] *** time_design #1 [begin] : totSession cpu/real = 0:00:18.9/0:00:21.5 (0.9), mem = 1932.3M
[02/10 09:31:52     18s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/10 09:31:52     18s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/10 09:31:52     18s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1932.3M, EPOCH TIME: 1739190712.123799
[02/10 09:31:52     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     18s] All LLGs are deleted
[02/10 09:31:52     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1932.3M, EPOCH TIME: 1739190712.123859
[02/10 09:31:52     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1932.3M, EPOCH TIME: 1739190712.123877
[02/10 09:31:52     18s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1932.3M, EPOCH TIME: 1739190712.123921
[02/10 09:31:52     18s] Start to check current routing status for nets...
[02/10 09:31:52     18s] All nets are already routed correctly.
[02/10 09:31:52     18s] End to check current routing status for nets (mem=1932.3M)
[02/10 09:31:52     18s] Effort level <high> specified for reg2reg path_group
[02/10 09:31:52     18s] All LLGs are deleted
[02/10 09:31:52     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1947.6M, EPOCH TIME: 1739190712.161009
[02/10 09:31:52     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1947.6M, EPOCH TIME: 1739190712.161178
[02/10 09:31:52     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1947.6M, EPOCH TIME: 1739190712.161338
[02/10 09:31:52     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1947.6M, EPOCH TIME: 1739190712.162051
[02/10 09:31:52     18s] Max number of tech site patterns supported in site array is 256.
[02/10 09:31:52     18s] Core basic site is CoreSite
[02/10 09:31:52     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1947.6M, EPOCH TIME: 1739190712.173560
[02/10 09:31:52     18s] After signature check, allow fast init is false, keep pre-filter is true.
[02/10 09:31:52     18s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/10 09:31:52     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1947.6M, EPOCH TIME: 1739190712.173715
[02/10 09:31:52     18s] SiteArray: non-trimmed site array dimensions = 41 x 367
[02/10 09:31:52     18s] SiteArray: use 106,496 bytes
[02/10 09:31:52     18s] SiteArray: current memory after site array memory allocation 1947.6M
[02/10 09:31:52     18s] SiteArray: FP blocked sites are writable
[02/10 09:31:52     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1947.6M, EPOCH TIME: 1739190712.174079
[02/10 09:31:52     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1947.6M, EPOCH TIME: 1739190712.174120
[02/10 09:31:52     18s] SiteArray: number of non floorplan blocked sites for llg default is 15047
[02/10 09:31:52     18s] Atter site array init, number of instance map data is 0.
[02/10 09:31:52     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1947.6M, EPOCH TIME: 1739190712.174676
[02/10 09:31:52     18s] 
[02/10 09:31:52     18s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:52     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.014, MEM:1947.6M, EPOCH TIME: 1739190712.174846
[02/10 09:31:52     18s] All LLGs are deleted
[02/10 09:31:52     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1947.6M, EPOCH TIME: 1739190712.175295
[02/10 09:31:52     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1947.6M, EPOCH TIME: 1739190712.175415
[02/10 09:31:52     18s] Starting delay calculation for Setup views
[02/10 09:31:52     19s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/10 09:31:52     19s] #################################################################################
[02/10 09:31:52     19s] # Design Stage: PreRoute
[02/10 09:31:52     19s] # Design Name: ieee754multiplier
[02/10 09:31:52     19s] # Design Mode: 45nm
[02/10 09:31:52     19s] # Analysis Mode: MMMC Non-OCV 
[02/10 09:31:52     19s] # Parasitics Mode: No SPEF/RCDB 
[02/10 09:31:52     19s] # Signoff Settings: SI Off 
[02/10 09:31:52     19s] #################################################################################
[02/10 09:31:52     19s] Calculate delays in BcWc mode...
[02/10 09:31:52     19s] Topological Sorting (REAL = 0:00:00.0, MEM = 1957.1M, InitMEM = 1957.1M)
[02/10 09:31:52     19s] Start delay calculation (fullDC) (1 T). (MEM=1957.13)
[02/10 09:31:52     19s] Start AAE Lib Loading. (MEM=1957.13)
[02/10 09:31:52     19s] End AAE Lib Loading. (MEM=1976.21 CPU=0:00:00.0 Real=0:00:00.0)
[02/10 09:31:52     19s] End AAE Lib Interpolated Model. (MEM=1976.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:31:52     19s] Total number of fetched objects 1632
[02/10 09:31:52     19s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/10 09:31:52     19s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:31:52     19s] End delay calculation. (MEM=2033.45 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:31:52     19s] End delay calculation (fullDC). (MEM=2033.45 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:31:52     19s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2033.4M) ***
[02/10 09:31:52     19s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:19.2 mem=2025.4M)
[02/10 09:31:52     19s] 
[02/10 09:31:52     19s] ------------------------------------------------------------------
[02/10 09:31:52     19s]          time_design Summary
[02/10 09:31:52     19s] ------------------------------------------------------------------
[02/10 09:31:52     19s] 
[02/10 09:31:52     19s] Setup views included:
[02/10 09:31:52     19s]  analysis_normal_slow_max 
[02/10 09:31:52     19s] 
[02/10 09:31:52     19s] +--------------------+---------+---------+---------+
[02/10 09:31:52     19s] |     Setup mode     |   all   | reg2reg | default |
[02/10 09:31:52     19s] +--------------------+---------+---------+---------+
[02/10 09:31:52     19s] |           WNS (ns):| 87.997  |   N/A   | 87.997  |
[02/10 09:31:52     19s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[02/10 09:31:52     19s] |    Violating Paths:|    0    |   N/A   |    0    |
[02/10 09:31:52     19s] |          All Paths:|   96    |   N/A   |   96    |
[02/10 09:31:52     19s] +--------------------+---------+---------+---------+
[02/10 09:31:52     19s] 
[02/10 09:31:52     19s] +----------------+-------------------------------+------------------+
[02/10 09:31:52     19s] |                |              Real             |       Total      |
[02/10 09:31:52     19s] |    DRVs        +------------------+------------+------------------|
[02/10 09:31:52     19s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/10 09:31:52     19s] +----------------+------------------+------------+------------------+
[02/10 09:31:52     19s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/10 09:31:52     19s] |   max_tran     |     33 (65)      |   -0.969   |     33 (65)      |
[02/10 09:31:52     19s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/10 09:31:52     19s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/10 09:31:52     19s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/10 09:31:52     19s] +----------------+------------------+------------+------------------+
[02/10 09:31:52     19s] 
[02/10 09:31:52     19s] All LLGs are deleted
[02/10 09:31:52     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1998.9M, EPOCH TIME: 1739190712.985226
[02/10 09:31:52     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1998.9M, EPOCH TIME: 1739190712.985380
[02/10 09:31:52     19s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1998.9M, EPOCH TIME: 1739190712.985538
[02/10 09:31:52     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     19s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1998.9M, EPOCH TIME: 1739190712.986246
[02/10 09:31:52     19s] Max number of tech site patterns supported in site array is 256.
[02/10 09:31:52     19s] Core basic site is CoreSite
[02/10 09:31:52     19s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1998.9M, EPOCH TIME: 1739190712.998532
[02/10 09:31:52     19s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:31:52     19s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:31:52     19s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1998.9M, EPOCH TIME: 1739190712.998701
[02/10 09:31:52     19s] Fast DP-INIT is on for default
[02/10 09:31:52     19s] Atter site array init, number of instance map data is 0.
[02/10 09:31:52     19s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1998.9M, EPOCH TIME: 1739190712.999391
[02/10 09:31:52     19s] 
[02/10 09:31:52     19s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:52     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1998.9M, EPOCH TIME: 1739190712.999567
[02/10 09:31:52     19s] All LLGs are deleted
[02/10 09:31:52     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:52     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:53     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1998.9M, EPOCH TIME: 1739190713.000001
[02/10 09:31:53     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1998.9M, EPOCH TIME: 1739190713.000140
[02/10 09:31:53     19s] Density: 67.382%
[02/10 09:31:53     19s] Routing Overflow: 0.00% H and 0.00% V
[02/10 09:31:53     19s] ------------------------------------------------------------------
[02/10 09:31:53     19s] All LLGs are deleted
[02/10 09:31:53     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:53     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:53     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1998.9M, EPOCH TIME: 1739190713.002341
[02/10 09:31:53     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1998.9M, EPOCH TIME: 1739190713.002467
[02/10 09:31:53     19s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1998.9M, EPOCH TIME: 1739190713.002621
[02/10 09:31:53     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:53     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:53     19s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1998.9M, EPOCH TIME: 1739190713.003313
[02/10 09:31:53     19s] Max number of tech site patterns supported in site array is 256.
[02/10 09:31:53     19s] Core basic site is CoreSite
[02/10 09:31:53     19s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1998.9M, EPOCH TIME: 1739190713.015522
[02/10 09:31:53     19s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:31:53     19s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:31:53     19s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1998.9M, EPOCH TIME: 1739190713.015695
[02/10 09:31:53     19s] Fast DP-INIT is on for default
[02/10 09:31:53     19s] Atter site array init, number of instance map data is 0.
[02/10 09:31:53     19s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1998.9M, EPOCH TIME: 1739190713.016402
[02/10 09:31:53     19s] 
[02/10 09:31:53     19s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:53     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1998.9M, EPOCH TIME: 1739190713.016575
[02/10 09:31:53     19s] All LLGs are deleted
[02/10 09:31:53     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:53     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:53     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1998.9M, EPOCH TIME: 1739190713.017017
[02/10 09:31:53     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1998.9M, EPOCH TIME: 1739190713.017145
[02/10 09:31:53     19s] Reported timing to dir ./timingReports
[02/10 09:31:53     19s] Total CPU time: 0.44 sec
[02/10 09:31:53     19s] Total Real time: 1.0 sec
[02/10 09:31:53     19s] Total Memory Usage: 1998.878906 Mbytes
[02/10 09:31:53     19s] Info: pop threads available for lower-level modules during optimization.
[02/10 09:31:53     19s] 
[02/10 09:31:53     19s] =============================================================================================
[02/10 09:31:53     19s]  Final TAT Report : time_design #1                                              21.15-s110_1
[02/10 09:31:53     19s] =============================================================================================
[02/10 09:31:53     19s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:31:53     19s] ---------------------------------------------------------------------------------------------
[02/10 09:31:53     19s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:31:53     19s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.6 % )     0:00:00.9 /  0:00:00.3    0.4
[02/10 09:31:53     19s] [ DrvReport              ]      1   0:00:00.5  (  56.7 % )     0:00:00.5 /  0:00:00.0    0.0
[02/10 09:31:53     19s] [ TimingUpdate           ]      1   0:00:00.1  (   9.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/10 09:31:53     19s] [ FullDelayCalc          ]      1   0:00:00.1  (  14.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/10 09:31:53     19s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:31:53     19s] [ GenerateReports        ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/10 09:31:53     19s] [ MISC                   ]          0:00:00.1  (   9.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/10 09:31:53     19s] ---------------------------------------------------------------------------------------------
[02/10 09:31:53     19s]  time_design #1 TOTAL               0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.4    0.5
[02/10 09:31:53     19s] ---------------------------------------------------------------------------------------------
[02/10 09:31:53     19s] 
[02/10 09:31:53     19s] *** time_design #1 [finish] : cpu/real = 0:00:00.4/0:00:00.9 (0.5), totSession cpu/real = 0:00:19.3/0:00:22.4 (0.9), mem = 1998.9M
[02/10 09:31:53     19s] @file 168:
[02/10 09:31:53     19s] @file 169:
[02/10 09:31:53     19s] @file 170: #-----------------------------------------------------------------------------
[02/10 09:31:53     19s] @file 171: # CTS - Clock Concurrent Optimization Flow
[02/10 09:31:53     19s] @file 172: #-----------------------------------------------------------------------------
[02/10 09:31:53     19s] @@file 173: get_db clock_trees
[02/10 09:31:53     19s] @@file 174: create_clock_tree_spec ;
[02/10 09:31:53     19s] Creating clock tree spec for modes (timing configs): normal_genus_slow_max
[02/10 09:31:53     19s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/10 09:31:53     19s] Reset timing graph...
[02/10 09:31:53     19s] Ignoring AAE DB Resetting ...
[02/10 09:31:53     19s] Reset timing graph done.
[02/10 09:31:53     19s] Ignoring AAE DB Resetting ...
[02/10 09:31:53     19s] Analyzing clock structure...
[02/10 09:31:53     19s] Analyzing clock structure done.
[02/10 09:31:53     19s] Reset timing graph...
[02/10 09:31:53     19s] Ignoring AAE DB Resetting ...
[02/10 09:31:53     19s] Reset timing graph done.
[02/10 09:31:53     19s] Extracting original clock gating for clk...
[02/10 09:31:53     19s]   clock_tree clk contains 32 sinks and 0 clock gates.
[02/10 09:31:53     19s] Extracting original clock gating for clk done.
[02/10 09:31:53     19s] The skew group clk/normal_genus_slow_max was created. It contains 32 sinks and 1 sources.
[02/10 09:31:53     19s] Checking clock tree convergence...
[02/10 09:31:53     19s] Checking clock tree convergence done.
[02/10 09:31:53     19s] @file 174: # creates a database cts spec
[02/10 09:31:53     19s] @@file 175: get_db clock_trees
[02/10 09:31:53     19s] @@file 176: ccopt_design ;
[02/10 09:31:53     19s] #% Begin ccopt_design (date=02/10 09:31:53, mem=1638.9M)
[02/10 09:31:53     19s] Turning off fast DC mode.
[02/10 09:31:53     19s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:19.4/0:00:22.5 (0.9), mem = 1978.4M
[02/10 09:31:53     19s] Runtime...
[02/10 09:31:53     19s] **INFO: User's settings:
[02/10 09:31:57     24s] delaycal_default_net_delay                               1000ps
[02/10 09:31:57     24s] delaycal_default_net_load                                0.5pf
[02/10 09:31:57     24s] delaycal_enable_high_fanout                              true
[02/10 09:31:57     24s] delaycal_ignore_net_load                                 false
[02/10 09:31:57     24s] delaycal_input_transition_delay                          0.1ps
[02/10 09:31:57     24s] delaycal_socv_accuracy_mode                              low
[02/10 09:31:57     24s] delaycal_use_default_delay_limit                         1000
[02/10 09:31:57     24s] setAnalysisMode -cts                                     postCTS
[02/10 09:31:57     24s] setAnalysisMode -virtualIPO                              false
[02/10 09:31:57     24s] setDelayCalMode -engine                                  aae
[02/10 09:31:57     24s] design_process_node                                      45
[02/10 09:31:57     24s] extract_rc_coupling_cap_threshold                        0.1
[02/10 09:31:57     24s] extract_rc_engine                                        pre_route
[02/10 09:31:57     24s] extract_rc_relative_cap_threshold                        1.0
[02/10 09:31:57     24s] extract_rc_shrink_factor                                 1.0
[02/10 09:31:57     24s] extract_rc_total_cap_threshold                           0.0
[02/10 09:31:57     24s] opt_preserve_all_sequential                              true
[02/10 09:31:57     24s] place_global_place_io_pins                               true
[02/10 09:31:57     24s] place_global_reorder_scan                                false
[02/10 09:31:57     24s] route_design_extract_third_party_compatible              false
[02/10 09:31:57     24s] getAnalysisMode -cts                                     postCTS
[02/10 09:31:57     24s] getAnalysisMode -virtualIPO                              false
[02/10 09:31:57     24s] getDelayCalMode -engine                                  aae
[02/10 09:31:57     24s] getIlmMode -keepHighFanoutCriticalInsts                  false
[02/10 09:31:57     24s] get_power_analysis_mode -report_power_quiet              false
[02/10 09:31:57     24s] getAnalysisMode -cts                                     postCTS
[02/10 09:31:57     24s] getAnalysisMode -virtualIPO                              false
[02/10 09:31:57     24s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[02/10 09:31:57     24s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[02/10 09:31:57     24s] Set place::cacheFPlanSiteMark to 1
[02/10 09:31:57     24s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[02/10 09:31:57     24s] Using CCOpt effort standard.
[02/10 09:31:57     24s] CCOpt::Phase::Initialization...
[02/10 09:31:57     24s] Check Prerequisites...
[02/10 09:31:57     24s] Leaving CCOpt scope - CheckPlace...
[02/10 09:31:57     24s] OPERPROF: Starting checkPlace at level 1, MEM:1978.4M, EPOCH TIME: 1739190717.750978
[02/10 09:31:57     24s] Processing tracks to init pin-track alignment.
[02/10 09:31:57     24s] z: 2, totalTracks: 1
[02/10 09:31:57     24s] z: 4, totalTracks: 1
[02/10 09:31:57     24s] z: 6, totalTracks: 1
[02/10 09:31:57     24s] z: 8, totalTracks: 1
[02/10 09:31:57     24s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:57     24s] All LLGs are deleted
[02/10 09:31:57     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1978.4M, EPOCH TIME: 1739190717.752416
[02/10 09:31:57     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1978.4M, EPOCH TIME: 1739190717.752575
[02/10 09:31:57     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1978.4M, EPOCH TIME: 1739190717.752613
[02/10 09:31:57     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1978.4M, EPOCH TIME: 1739190717.753314
[02/10 09:31:57     24s] Max number of tech site patterns supported in site array is 256.
[02/10 09:31:57     24s] Core basic site is CoreSite
[02/10 09:31:57     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1978.4M, EPOCH TIME: 1739190717.753379
[02/10 09:31:57     24s] After signature check, allow fast init is false, keep pre-filter is true.
[02/10 09:31:57     24s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/10 09:31:57     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1978.4M, EPOCH TIME: 1739190717.753497
[02/10 09:31:57     24s] SiteArray: non-trimmed site array dimensions = 41 x 367
[02/10 09:31:57     24s] SiteArray: use 106,496 bytes
[02/10 09:31:57     24s] SiteArray: current memory after site array memory allocation 1978.4M
[02/10 09:31:57     24s] SiteArray: FP blocked sites are writable
[02/10 09:31:57     24s] SiteArray: number of non floorplan blocked sites for llg default is 15047
[02/10 09:31:57     24s] Atter site array init, number of instance map data is 0.
[02/10 09:31:57     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:1978.4M, EPOCH TIME: 1739190717.753942
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:57     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:1978.4M, EPOCH TIME: 1739190717.754042
[02/10 09:31:57     24s] Begin checking placement ... (start mem=1978.4M, init mem=1978.4M)
[02/10 09:31:57     24s] Begin checking exclusive groups violation ...
[02/10 09:31:57     24s] There are 0 groups to check, max #box is 0, total #box is 0
[02/10 09:31:57     24s] Finished checking exclusive groups violations. Found 0 Vio.
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] Running CheckPlace using 1 thread in normal mode...
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] ...checkPlace normal is done!
[02/10 09:31:57     24s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1978.4M, EPOCH TIME: 1739190717.759877
[02/10 09:31:57     24s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1978.4M, EPOCH TIME: 1739190717.760369
[02/10 09:31:57     24s] *info: Placed = 1319          
[02/10 09:31:57     24s] *info: Unplaced = 0           
[02/10 09:31:57     24s] Placement Density:67.38%(3468/5146)
[02/10 09:31:57     24s] Placement Density (including fixed std cells):67.38%(3468/5146)
[02/10 09:31:57     24s] All LLGs are deleted
[02/10 09:31:57     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1319).
[02/10 09:31:57     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1978.4M, EPOCH TIME: 1739190717.761002
[02/10 09:31:57     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1978.4M, EPOCH TIME: 1739190717.761218
[02/10 09:31:57     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] OPERPROF: Finished checkPlace at level 1, CPU:0.011, REAL:0.011, MEM:1978.4M, EPOCH TIME: 1739190717.762032
[02/10 09:31:57     24s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1978.4M)
[02/10 09:31:57     24s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:57     24s] Innovus will update I/O latencies
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:57     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:57     24s] UM:*                                                                   Check Prerequisites
[02/10 09:31:57     24s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:57     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:57     24s] UM:*                                                                   CCOpt::Phase::Initialization
[02/10 09:31:57     24s] Info: 1 threads available for lower-level modules during optimization.
[02/10 09:31:57     24s] Executing ccopt post-processing.
[02/10 09:31:57     24s] Synthesizing clock trees with CCOpt...
[02/10 09:31:57     24s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:24.1/0:00:27.2 (0.9), mem = 1980.2M
[02/10 09:31:57     24s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/10 09:31:57     24s] CCOpt::Phase::PreparingToBalance...
[02/10 09:31:57     24s] Leaving CCOpt scope - Initializing power interface...
[02/10 09:31:57     24s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] Positive (advancing) pin insertion delays
[02/10 09:31:57     24s] =========================================
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] Found 0 advancing pin insertion delay (0.000% of 32 clock tree sinks)
[02/10 09:31:57     24s] Negative (delaying) pin insertion delays
[02/10 09:31:57     24s] ========================================
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] Found 0 delaying pin insertion delay (0.000% of 32 clock tree sinks)
[02/10 09:31:57     24s] Notify start of optimization...
[02/10 09:31:57     24s] Notify start of optimization done.
[02/10 09:31:57     24s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/10 09:31:57     24s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1980.2M, EPOCH TIME: 1739190717.803822
[02/10 09:31:57     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] All LLGs are deleted
[02/10 09:31:57     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1980.2M, EPOCH TIME: 1739190717.803854
[02/10 09:31:57     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1980.2M, EPOCH TIME: 1739190717.803869
[02/10 09:31:57     24s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1980.2M, EPOCH TIME: 1739190717.803924
[02/10 09:31:57     24s] ### Creating LA Mngr. totSessionCpu=0:00:24.1 mem=1980.2M
[02/10 09:31:57     24s] ### Creating LA Mngr, finished. totSessionCpu=0:00:24.1 mem=1980.2M
[02/10 09:31:57     24s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1980.15 MB )
[02/10 09:31:57     24s] (I)      ==================== Layers =====================
[02/10 09:31:57     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:57     24s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/10 09:31:57     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:57     24s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:57     24s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/10 09:31:57     24s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/10 09:31:57     24s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/10 09:31:57     24s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/10 09:31:57     24s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/10 09:31:57     24s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/10 09:31:57     24s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/10 09:31:57     24s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/10 09:31:57     24s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/10 09:31:57     24s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/10 09:31:57     24s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/10 09:31:57     24s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/10 09:31:57     24s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/10 09:31:57     24s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/10 09:31:57     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:57     24s] (I)      Started Import and model ( Curr Mem: 1980.15 MB )
[02/10 09:31:57     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:57     24s] (I)      == Non-default Options ==
[02/10 09:31:57     24s] (I)      Maximum routing layer                              : 11
[02/10 09:31:57     24s] (I)      Number of threads                                  : 1
[02/10 09:31:57     24s] (I)      Method to set GCell size                           : row
[02/10 09:31:57     24s] (I)      Counted 964 PG shapes. We will not process PG shapes layer by layer.
[02/10 09:31:57     24s] (I)      Use row-based GCell size
[02/10 09:31:57     24s] (I)      Use row-based GCell align
[02/10 09:31:57     24s] (I)      layer 0 area = 80000
[02/10 09:31:57     24s] (I)      layer 1 area = 80000
[02/10 09:31:57     24s] (I)      layer 2 area = 80000
[02/10 09:31:57     24s] (I)      layer 3 area = 80000
[02/10 09:31:57     24s] (I)      layer 4 area = 80000
[02/10 09:31:57     24s] (I)      layer 5 area = 80000
[02/10 09:31:57     24s] (I)      layer 6 area = 80000
[02/10 09:31:57     24s] (I)      layer 7 area = 80000
[02/10 09:31:57     24s] (I)      layer 8 area = 80000
[02/10 09:31:57     24s] (I)      layer 9 area = 400000
[02/10 09:31:57     24s] (I)      layer 10 area = 400000
[02/10 09:31:57     24s] (I)      GCell unit size   : 3420
[02/10 09:31:57     24s] (I)      GCell multiplier  : 1
[02/10 09:31:57     24s] (I)      GCell row height  : 3420
[02/10 09:31:57     24s] (I)      Actual row height : 3420
[02/10 09:31:57     24s] (I)      GCell align ref   : 5200 5320
[02/10 09:31:57     24s] [NR-eGR] Track table information for default rule: 
[02/10 09:31:57     24s] [NR-eGR] Metal1 has single uniform track structure
[02/10 09:31:57     24s] [NR-eGR] Metal2 has single uniform track structure
[02/10 09:31:57     24s] [NR-eGR] Metal3 has single uniform track structure
[02/10 09:31:57     24s] [NR-eGR] Metal4 has single uniform track structure
[02/10 09:31:57     24s] [NR-eGR] Metal5 has single uniform track structure
[02/10 09:31:57     24s] [NR-eGR] Metal6 has single uniform track structure
[02/10 09:31:57     24s] [NR-eGR] Metal7 has single uniform track structure
[02/10 09:31:57     24s] [NR-eGR] Metal8 has single uniform track structure
[02/10 09:31:57     24s] [NR-eGR] Metal9 has single uniform track structure
[02/10 09:31:57     24s] [NR-eGR] Metal10 has single uniform track structure
[02/10 09:31:57     24s] [NR-eGR] Metal11 has single uniform track structure
[02/10 09:31:57     24s] (I)      ==================== Default via =====================
[02/10 09:31:57     24s] (I)      +----+------------------+----------------------------+
[02/10 09:31:57     24s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/10 09:31:57     24s] (I)      +----+------------------+----------------------------+
[02/10 09:31:57     24s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/10 09:31:57     24s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/10 09:31:57     24s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/10 09:31:57     24s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/10 09:31:57     24s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/10 09:31:57     24s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/10 09:31:57     24s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/10 09:31:57     24s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/10 09:31:57     24s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/10 09:31:57     24s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/10 09:31:57     24s] (I)      +----+------------------+----------------------------+
[02/10 09:31:57     24s] [NR-eGR] Read 1562 PG shapes
[02/10 09:31:57     24s] [NR-eGR] Read 0 clock shapes
[02/10 09:31:57     24s] [NR-eGR] Read 0 other shapes
[02/10 09:31:57     24s] [NR-eGR] #Routing Blockages  : 0
[02/10 09:31:57     24s] [NR-eGR] #Instance Blockages : 0
[02/10 09:31:57     24s] [NR-eGR] #PG Blockages       : 1562
[02/10 09:31:57     24s] [NR-eGR] #Halo Blockages     : 0
[02/10 09:31:57     24s] [NR-eGR] #Boundary Blockages : 0
[02/10 09:31:57     24s] [NR-eGR] #Clock Blockages    : 0
[02/10 09:31:57     24s] [NR-eGR] #Other Blockages    : 0
[02/10 09:31:57     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/10 09:31:57     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/10 09:31:57     24s] [NR-eGR] Read 1632 nets ( ignored 0 )
[02/10 09:31:57     24s] (I)      early_global_route_priority property id does not exist.
[02/10 09:31:57     24s] (I)      Read Num Blocks=1562  Num Prerouted Wires=0  Num CS=0
[02/10 09:31:57     24s] (I)      Layer 1 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:57     24s] (I)      Layer 2 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:57     24s] (I)      Layer 3 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:57     24s] (I)      Layer 4 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:57     24s] (I)      Layer 5 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:57     24s] (I)      Layer 6 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:57     24s] (I)      Layer 7 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:57     24s] (I)      Layer 8 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:57     24s] (I)      Layer 9 (V) : #blockages 162 : #preroutes 0
[02/10 09:31:57     24s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/10 09:31:57     24s] (I)      Number of ignored nets                =      0
[02/10 09:31:57     24s] (I)      Number of connected nets              =      0
[02/10 09:31:57     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/10 09:31:57     24s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/10 09:31:57     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/10 09:31:57     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/10 09:31:57     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/10 09:31:57     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/10 09:31:57     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/10 09:31:57     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/10 09:31:57     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/10 09:31:57     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/10 09:31:57     24s] (I)      Ndr track 0 does not exist
[02/10 09:31:57     24s] (I)      ---------------------Grid Graph Info--------------------
[02/10 09:31:57     24s] (I)      Routing area        : (0, 0) - (157200, 150860)
[02/10 09:31:57     24s] (I)      Core area           : (5200, 5320) - (152000, 145540)
[02/10 09:31:57     24s] (I)      Site width          :   400  (dbu)
[02/10 09:31:57     24s] (I)      Row height          :  3420  (dbu)
[02/10 09:31:57     24s] (I)      GCell row height    :  3420  (dbu)
[02/10 09:31:57     24s] (I)      GCell width         :  3420  (dbu)
[02/10 09:31:57     24s] (I)      GCell height        :  3420  (dbu)
[02/10 09:31:57     24s] (I)      Grid                :    46    44    11
[02/10 09:31:57     24s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/10 09:31:57     24s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/10 09:31:57     24s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/10 09:31:57     24s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/10 09:31:57     24s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/10 09:31:57     24s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/10 09:31:57     24s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/10 09:31:57     24s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/10 09:31:57     24s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/10 09:31:57     24s] (I)      Total num of tracks :   397   393   397   393   397   393   397   393   397   156   158
[02/10 09:31:57     24s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/10 09:31:57     24s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/10 09:31:57     24s] (I)      --------------------------------------------------------
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] [NR-eGR] ============ Routing rule table ============
[02/10 09:31:57     24s] [NR-eGR] Rule id: 0  Nets: 1632
[02/10 09:31:57     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/10 09:31:57     24s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/10 09:31:57     24s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/10 09:31:57     24s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:57     24s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:57     24s] [NR-eGR] ========================================
[02/10 09:31:57     24s] [NR-eGR] 
[02/10 09:31:57     24s] (I)      =============== Blocked Tracks ===============
[02/10 09:31:57     24s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:57     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/10 09:31:57     24s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:57     24s] (I)      |     1 |       0 |        0 |         0.00% |
[02/10 09:31:57     24s] (I)      |     2 |   17292 |      840 |         4.86% |
[02/10 09:31:57     24s] (I)      |     3 |   18262 |      210 |         1.15% |
[02/10 09:31:57     24s] (I)      |     4 |   17292 |      840 |         4.86% |
[02/10 09:31:57     24s] (I)      |     5 |   18262 |      210 |         1.15% |
[02/10 09:31:57     24s] (I)      |     6 |   17292 |      840 |         4.86% |
[02/10 09:31:57     24s] (I)      |     7 |   18262 |      210 |         1.15% |
[02/10 09:31:57     24s] (I)      |     8 |   17292 |      840 |         4.86% |
[02/10 09:31:57     24s] (I)      |     9 |   18262 |      420 |         2.30% |
[02/10 09:31:57     24s] (I)      |    10 |    6864 |     1789 |        26.06% |
[02/10 09:31:57     24s] (I)      |    11 |    7268 |      409 |         5.63% |
[02/10 09:31:57     24s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:57     24s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1980.15 MB )
[02/10 09:31:57     24s] (I)      Reset routing kernel
[02/10 09:31:57     24s] (I)      Started Global Routing ( Curr Mem: 1980.15 MB )
[02/10 09:31:57     24s] (I)      totalPins=5385  totalGlobalPin=5166 (95.93%)
[02/10 09:31:57     24s] (I)      total 2D Cap : 152382 = (79107 H, 73275 V)
[02/10 09:31:57     24s] (I)      
[02/10 09:31:57     24s] (I)      ============  Phase 1a Route ============
[02/10 09:31:57     24s] [NR-eGR] Layer group 1: route 1632 net(s) in layer range [2, 11]
[02/10 09:31:57     24s] (I)      Usage: 10256 = (5072 H, 5184 V) = (6.41% H, 7.07% V) = (8.673e+03um H, 8.865e+03um V)
[02/10 09:31:57     24s] (I)      
[02/10 09:31:57     24s] (I)      ============  Phase 1b Route ============
[02/10 09:31:57     24s] (I)      Usage: 10256 = (5072 H, 5184 V) = (6.41% H, 7.07% V) = (8.673e+03um H, 8.865e+03um V)
[02/10 09:31:57     24s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.753776e+04um
[02/10 09:31:57     24s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/10 09:31:57     24s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/10 09:31:57     24s] (I)      
[02/10 09:31:57     24s] (I)      ============  Phase 1c Route ============
[02/10 09:31:57     24s] (I)      Usage: 10256 = (5072 H, 5184 V) = (6.41% H, 7.07% V) = (8.673e+03um H, 8.865e+03um V)
[02/10 09:31:57     24s] (I)      
[02/10 09:31:57     24s] (I)      ============  Phase 1d Route ============
[02/10 09:31:57     24s] (I)      Usage: 10256 = (5072 H, 5184 V) = (6.41% H, 7.07% V) = (8.673e+03um H, 8.865e+03um V)
[02/10 09:31:57     24s] (I)      
[02/10 09:31:57     24s] (I)      ============  Phase 1e Route ============
[02/10 09:31:57     24s] (I)      Usage: 10256 = (5072 H, 5184 V) = (6.41% H, 7.07% V) = (8.673e+03um H, 8.865e+03um V)
[02/10 09:31:57     24s] (I)      
[02/10 09:31:57     24s] (I)      [02/10 09:31:57     24s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.753776e+04um
============  Phase 1l Route ============
[02/10 09:31:57     24s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/10 09:31:57     24s] (I)      Layer  2:      16672      5858         0           0       16912    ( 0.00%) 
[02/10 09:31:57     24s] (I)      Layer  3:      17729      4876         0           0       17820    ( 0.00%) 
[02/10 09:31:57     24s] (I)      Layer  4:      16672      1265         0           0       16912    ( 0.00%) 
[02/10 09:31:57     24s] (I)      Layer  5:      17729       323         0           0       17820    ( 0.00%) 
[02/10 09:31:57     24s] (I)      Layer  6:      16672         6         0           0       16912    ( 0.00%) 
[02/10 09:31:57     24s] (I)      Layer  7:      17729        18         0           0       17820    ( 0.00%) 
[02/10 09:31:57     24s] (I)      Layer  8:      16672         9         0           0       16912    ( 0.00%) 
[02/10 09:31:57     24s] (I)      Layer  9:      17655         6         0           0       17820    ( 0.00%) 
[02/10 09:31:57     24s] (I)      Layer 10:       4945         2         0         441        6324    ( 6.52%) 
[02/10 09:31:57     24s] (I)      Layer 11:       6705         9         0         324        6804    ( 4.55%) 
[02/10 09:31:57     24s] (I)      Total:        149180     12372         0         765      152051    ( 0.50%) 
[02/10 09:31:57     24s] (I)      
[02/10 09:31:57     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/10 09:31:57     24s] [NR-eGR]                        OverCon            
[02/10 09:31:57     24s] [NR-eGR]                         #Gcell     %Gcell
[02/10 09:31:57     24s] [NR-eGR]        Layer             (1-0)    OverCon
[02/10 09:31:57     24s] [NR-eGR] ----------------------------------------------
[02/10 09:31:57     24s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR] ----------------------------------------------
[02/10 09:31:57     24s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/10 09:31:57     24s] [NR-eGR] 
[02/10 09:31:57     24s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 1980.15 MB )
[02/10 09:31:57     24s] (I)      total 2D Cap : 152515 = (79153 H, 73362 V)
[02/10 09:31:57     24s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/10 09:31:57     24s] (I)      ============= Track Assignment ============
[02/10 09:31:57     24s] (I)      Started Track Assignment (1T) ( Curr Mem: 1980.15 MB )
[02/10 09:31:57     24s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/10 09:31:57     24s] (I)      Run Multi-thread track assignment
[02/10 09:31:57     24s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1980.15 MB )
[02/10 09:31:57     24s] (I)      Started Export ( Curr Mem: 1980.15 MB )
[02/10 09:31:57     24s] [NR-eGR]                  Length (um)   Vias 
[02/10 09:31:57     24s] [NR-eGR] ------------------------------------
[02/10 09:31:57     24s] [NR-eGR]  Metal1   (1H)             0   5287 
[02/10 09:31:57     24s] [NR-eGR]  Metal2   (2V)          7740   7600 
[02/10 09:31:57     24s] [NR-eGR]  Metal3   (3H)          8357    595 
[02/10 09:31:57     24s] [NR-eGR]  Metal4   (4V)          2099    157 
[02/10 09:31:57     24s] [NR-eGR]  Metal5   (5H)           559     11 
[02/10 09:31:57     24s] [NR-eGR]  Metal6   (6V)             0      9 
[02/10 09:31:57     24s] [NR-eGR]  Metal7   (7H)            32      5 
[02/10 09:31:57     24s] [NR-eGR]  Metal8   (8V)            10      5 
[02/10 09:31:57     24s] [NR-eGR]  Metal9   (9H)             4      2 
[02/10 09:31:57     24s] [NR-eGR]  Metal10  (10V)            3      2 
[02/10 09:31:57     24s] [NR-eGR]  Metal11  (11H)           20      0 
[02/10 09:31:57     24s] [NR-eGR] ------------------------------------
[02/10 09:31:57     24s] [NR-eGR]           Total        18825  13673 
[02/10 09:31:57     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:57     24s] [NR-eGR] Total half perimeter of net bounding box: 14902um
[02/10 09:31:57     24s] [NR-eGR] Total length: 18825um, number of vias: 13673
[02/10 09:31:57     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:57     24s] [NR-eGR] Total eGR-routed clock nets wire length: 97um, number of vias: 63
[02/10 09:31:57     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:57     24s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1980.15 MB )
[02/10 09:31:57     24s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.11 sec, Curr Mem: 1980.15 MB )
[02/10 09:31:57     24s] (I)      =================================== Runtime Summary ====================================
[02/10 09:31:57     24s] (I)       Step                                         %     Start    Finish      Real       CPU 
[02/10 09:31:57     24s] (I)      ----------------------------------------------------------------------------------------
[02/10 09:31:57     24s] (I)       Early Global Route kernel              100.00%  8.56 sec  8.67 sec  0.11 sec  0.04 sec 
[02/10 09:31:57     24s] (I)       +-Import and model                      36.02%  8.57 sec  8.61 sec  0.04 sec  0.01 sec 
[02/10 09:31:57     24s] (I)       | +-Create place DB                      1.85%  8.57 sec  8.57 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | +-Import place data                  1.82%  8.57 sec  8.57 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Read instances and placement     0.57%  8.57 sec  8.57 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Read nets                        1.17%  8.57 sec  8.57 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | +-Create route DB                     28.79%  8.57 sec  8.60 sec  0.03 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | +-Import route data (1T)            28.58%  8.57 sec  8.60 sec  0.03 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Read blockages ( Layer 2-11 )   11.73%  8.59 sec  8.60 sec  0.01 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | | +-Read routing blockages         0.00%  8.59 sec  8.59 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | | +-Read instance blockages        0.14%  8.59 sec  8.59 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | | +-Read PG blockages              1.27%  8.59 sec  8.59 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | | +-Read clock blockages           1.08%  8.59 sec  8.59 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | | +-Read other blockages           1.07%  8.59 sec  8.59 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | | +-Read halo blockages            0.02%  8.59 sec  8.59 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | | +-Read boundary cut boxes        0.00%  8.59 sec  8.59 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Read blackboxes                  0.01%  8.60 sec  8.60 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Read prerouted                   0.04%  8.60 sec  8.60 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Read unlegalized nets            0.07%  8.60 sec  8.60 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Read nets                        0.26%  8.60 sec  8.60 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Set up via pillars               0.01%  8.60 sec  8.60 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Initialize 3D grid graph         0.04%  8.60 sec  8.60 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Model blockage capacity          0.65%  8.60 sec  8.60 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | | +-Initialize 3D capacity         0.59%  8.60 sec  8.60 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | +-Read aux data                        0.00%  8.60 sec  8.60 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | +-Others data preparation              0.04%  8.60 sec  8.60 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | +-Create route kernel                  5.00%  8.60 sec  8.61 sec  0.01 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       +-Global Routing                        47.51%  8.61 sec  8.66 sec  0.05 sec  0.01 sec 
[02/10 09:31:57     24s] (I)       | +-Initialization                       0.22%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | +-Net group 1                         10.30%  8.61 sec  8.62 sec  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)       | | +-Generate topology                  0.87%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | +-Phase 1a                           1.61%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Pattern routing (1T)             1.36%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Add via demand to 2D             0.15%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | +-Phase 1b                           0.03%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | +-Phase 1c                           0.01%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | +-Phase 1d                           0.01%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | +-Phase 1e                           0.04%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | | +-Route legalization               0.00%  8.61 sec  8.61 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | +-Phase 1l                           7.32%  8.61 sec  8.62 sec  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)       | | | +-Layer assignment (1T)            7.21%  8.61 sec  8.62 sec  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)       | +-Clean cong LA                        0.00%  8.62 sec  8.62 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       +-Export 3D cong map                     0.44%  8.66 sec  8.66 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | +-Export 2D cong map                   0.05%  8.66 sec  8.66 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       +-Extract Global 3D Wires                0.22%  8.66 sec  8.66 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       +-Track Assignment (1T)                  7.92%  8.66 sec  8.67 sec  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)       | +-Initialization                       0.06%  8.66 sec  8.66 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | +-Track Assignment Kernel              7.65%  8.66 sec  8.67 sec  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)       | +-Free Memory                          0.00%  8.67 sec  8.67 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       +-Export                                 5.34%  8.67 sec  8.67 sec  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)       | +-Export DB wires                      3.11%  8.67 sec  8.67 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | +-Export all nets                    2.38%  8.67 sec  8.67 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | | +-Set wire vias                      0.54%  8.67 sec  8.67 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | +-Report wirelength                    1.06%  8.67 sec  8.67 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | +-Update net boxes                     1.06%  8.67 sec  8.67 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       | +-Update timing                        0.00%  8.67 sec  8.67 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)       +-Postprocess design                     0.04%  8.67 sec  8.67 sec  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)      ===================== Summary by functions =====================
[02/10 09:31:57     24s] (I)       Lv  Step                                 %      Real       CPU 
[02/10 09:31:57     24s] (I)      ----------------------------------------------------------------
[02/10 09:31:57     24s] (I)        0  Early Global Route kernel      100.00%  0.11 sec  0.04 sec 
[02/10 09:31:57     24s] (I)        1  Global Routing                  47.51%  0.05 sec  0.01 sec 
[02/10 09:31:57     24s] (I)        1  Import and model                36.02%  0.04 sec  0.01 sec 
[02/10 09:31:57     24s] (I)        1  Track Assignment (1T)            7.92%  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)        1  Export                           5.34%  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)        1  Export 3D cong map               0.44%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        1  Extract Global 3D Wires          0.22%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        1  Postprocess design               0.04%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Create route DB                 28.79%  0.03 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Net group 1                     10.30%  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)        2  Track Assignment Kernel          7.65%  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)        2  Create route kernel              5.00%  0.01 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Export DB wires                  3.11%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Create place DB                  1.85%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Update net boxes                 1.06%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Report wirelength                1.06%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Initialization                   0.28%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Export 2D cong map               0.05%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Others data preparation          0.04%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        3  Import route data (1T)          28.58%  0.03 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        3  Phase 1l                         7.32%  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)        3  Export all nets                  2.38%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        3  Import place data                1.82%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        3  Phase 1a                         1.61%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        3  Generate topology                0.87%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        3  Set wire vias                    0.54%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Read blockages ( Layer 2-11 )   11.73%  0.01 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Layer assignment (1T)            7.21%  0.01 sec  0.01 sec 
[02/10 09:31:57     24s] (I)        4  Read nets                        1.43%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Pattern routing (1T)             1.36%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Model blockage capacity          0.65%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Read instances and placement     0.57%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Add via demand to 2D             0.15%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Read unlegalized nets            0.07%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Read prerouted                   0.04%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        5  Read PG blockages                1.27%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        5  Read clock blockages             1.08%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        5  Read other blockages             1.07%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        5  Initialize 3D capacity           0.59%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        5  Read instance blockages          0.14%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/10 09:31:57     24s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/10 09:31:57     24s] Legalization setup...
[02/10 09:31:57     24s] Using cell based legalization.
[02/10 09:31:57     24s] Initializing placement interface...
[02/10 09:31:57     24s]   Use check_library -place or consult logv if problems occur.
[02/10 09:31:57     24s]   Leaving CCOpt scope - Initializing placement interface...
[02/10 09:31:57     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1980.2M, EPOCH TIME: 1739190717.916455
[02/10 09:31:57     24s] Processing tracks to init pin-track alignment.
[02/10 09:31:57     24s] z: 2, totalTracks: 1
[02/10 09:31:57     24s] z: 4, totalTracks: 1
[02/10 09:31:57     24s] z: 6, totalTracks: 1
[02/10 09:31:57     24s] z: 8, totalTracks: 1
[02/10 09:31:57     24s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:57     24s] All LLGs are deleted
[02/10 09:31:57     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1980.2M, EPOCH TIME: 1739190717.918353
[02/10 09:31:57     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1980.2M, EPOCH TIME: 1739190717.918509
[02/10 09:31:57     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1980.2M, EPOCH TIME: 1739190717.918666
[02/10 09:31:57     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1980.2M, EPOCH TIME: 1739190717.919376
[02/10 09:31:57     24s] Max number of tech site patterns supported in site array is 256.
[02/10 09:31:57     24s] Core basic site is CoreSite
[02/10 09:31:57     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1980.2M, EPOCH TIME: 1739190717.931750
[02/10 09:31:57     24s] After signature check, allow fast init is false, keep pre-filter is true.
[02/10 09:31:57     24s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/10 09:31:57     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1980.2M, EPOCH TIME: 1739190717.931924
[02/10 09:31:57     24s] SiteArray: non-trimmed site array dimensions = 41 x 367
[02/10 09:31:57     24s] SiteArray: use 106,496 bytes
[02/10 09:31:57     24s] SiteArray: current memory after site array memory allocation 1980.2M
[02/10 09:31:57     24s] SiteArray: FP blocked sites are writable
[02/10 09:31:57     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/10 09:31:57     24s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1980.2M, EPOCH TIME: 1739190717.932344
[02/10 09:31:57     24s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1980.2M, EPOCH TIME: 1739190717.932384
[02/10 09:31:57     24s] SiteArray: number of non floorplan blocked sites for llg default is 15047
[02/10 09:31:57     24s] Atter site array init, number of instance map data is 0.
[02/10 09:31:57     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.014, MEM:1980.2M, EPOCH TIME: 1739190717.932937
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:57     24s] OPERPROF:     Starting CMU at level 3, MEM:1980.2M, EPOCH TIME: 1739190717.933093
[02/10 09:31:57     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1980.2M, EPOCH TIME: 1739190717.933335
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:31:57     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:1980.2M, EPOCH TIME: 1739190717.933422
[02/10 09:31:57     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1980.2M, EPOCH TIME: 1739190717.933436
[02/10 09:31:57     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1980.2M, EPOCH TIME: 1739190717.933450
[02/10 09:31:57     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1980.2MB).
[02/10 09:31:57     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:1980.2M, EPOCH TIME: 1739190717.933666
[02/10 09:31:57     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1980.2M, EPOCH TIME: 1739190717.933741
[02/10 09:31:57     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:57     24s] Initializing placement interface done.
[02/10 09:31:57     24s] Leaving CCOpt scope - Cleaning up placement interface...
[02/10 09:31:57     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1980.2M, EPOCH TIME: 1739190717.936290
[02/10 09:31:57     24s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:57     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1980.2M, EPOCH TIME: 1739190717.937879
[02/10 09:31:57     24s] Leaving CCOpt scope - Initializing placement interface...
[02/10 09:31:57     24s] Processing tracks to init pin-track alignment.
[02/10 09:31:57     24s] z: 2, totalTracks: 1
[02/10 09:31:57     24s] z: 4, totalTracks: 1
[02/10 09:31:57     24s] z: 6, totalTracks: 1
[02/10 09:31:57     24s] z: 8, totalTracks: 1
[02/10 09:31:57     24s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:57     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1980.2M, EPOCH TIME: 1739190717.939912
[02/10 09:31:57     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:57     24s] OPERPROF:     Starting CMU at level 3, MEM:1980.2M, EPOCH TIME: 1739190717.953177
[02/10 09:31:57     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1980.2M, EPOCH TIME: 1739190717.953475
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:31:57     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:1980.2M, EPOCH TIME: 1739190717.953584
[02/10 09:31:57     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1980.2M, EPOCH TIME: 1739190717.953599
[02/10 09:31:57     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1980.2M, EPOCH TIME: 1739190717.953614
[02/10 09:31:57     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1980.2MB).
[02/10 09:31:57     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:1980.2M, EPOCH TIME: 1739190717.953720
[02/10 09:31:57     24s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:57     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:57     24s] (I)      Load db... (mem=1980.2M)
[02/10 09:31:57     24s] (I)      Read data from FE... (mem=1980.2M)
[02/10 09:31:57     24s] (I)      Number of ignored instance 0
[02/10 09:31:57     24s] (I)      Number of inbound cells 0
[02/10 09:31:57     24s] (I)      Number of opened ILM blockages 0
[02/10 09:31:57     24s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/10 09:31:57     24s] (I)      numMoveCells=1319, numMacros=0  numPads=98  numMultiRowHeightInsts=0
[02/10 09:31:57     24s] (I)      cell height: 3420, count: 1319
[02/10 09:31:57     24s] (I)      Read rows... (mem=1980.2M)
[02/10 09:31:57     24s] (I)      Reading non-standard rows with height 6840
[02/10 09:31:57     24s] (I)      Done Read rows (cpu=0.000s, mem=1980.2M)
[02/10 09:31:57     24s] (I)      Done Read data from FE (cpu=0.001s, mem=1980.2M)
[02/10 09:31:57     24s] (I)      Done Load db (cpu=0.001s, mem=1980.2M)
[02/10 09:31:57     24s] (I)      Constructing placeable region... (mem=1980.2M)
[02/10 09:31:57     24s] (I)      Constructing bin map
[02/10 09:31:57     24s] (I)      Initialize bin information with width=34200 height=34200
[02/10 09:31:57     24s] (I)      Done constructing bin map
[02/10 09:31:57     24s] (I)      Compute region effective width... (mem=1980.2M)
[02/10 09:31:57     24s] (I)      Done Compute region effective width (cpu=0.000s, mem=1980.2M)
[02/10 09:31:57     24s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1980.2M)
[02/10 09:31:57     24s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:57     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:57     24s] UM:*                                                                   Legalization setup
[02/10 09:31:57     24s] Validating CTS configuration...
[02/10 09:31:57     24s] Checking module port directions...
[02/10 09:31:57     24s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:57     24s] Non-default attributes:
[02/10 09:31:57     24s]   Public non-default attributes:
[02/10 09:31:57     24s]     cts_merge_clock_gates is set for at least one object
[02/10 09:31:57     24s]     cts_merge_clock_logic is set for at least one object
[02/10 09:31:57     24s]     cts_route_type is set for at least one object
[02/10 09:31:57     24s]     cts_skew_group_target_insertion_delay is set for at least one object
[02/10 09:31:57     24s]   No private non-default attributes
[02/10 09:31:57     24s] Route type trimming info:
[02/10 09:31:57     24s]   No route type modifications were made.
[02/10 09:31:57     24s] 
[02/10 09:31:57     24s] Trim Metal Layers:
[02/10 09:31:57     24s] LayerId::1 widthSet size::4
[02/10 09:31:57     24s] LayerId::2 widthSet size::4
[02/10 09:31:57     24s] LayerId::3 widthSet size::4
[02/10 09:31:57     24s] LayerId::4 widthSet size::4
[02/10 09:31:57     24s] LayerId::5 widthSet size::4
[02/10 09:31:57     24s] LayerId::6 widthSet size::4
[02/10 09:31:57     24s] LayerId::7 widthSet size::4
[02/10 09:31:57     24s] LayerId::8 widthSet size::4
[02/10 09:31:57     24s] LayerId::9 widthSet size::4
[02/10 09:31:57     24s] LayerId::10 widthSet size::4
[02/10 09:31:57     24s] LayerId::11 widthSet size::3
[02/10 09:31:57     24s] eee: pegSigSF::1.070000
[02/10 09:31:57     24s] Updating RC grid for preRoute extraction ...
[02/10 09:31:57     24s] Initializing multi-corner resistance tables ...
[02/10 09:31:57     24s] eee: l::1 avDens::0.094878 usedTrk::213.475525 availTrk::2250.000000 sigTrk::213.475525
[02/10 09:31:57     24s] eee: l::2 avDens::0.232747 usedTrk::497.497111 availTrk::2137.500000 sigTrk::497.497111
[02/10 09:31:57     24s] eee: l::3 avDens::0.237265 usedTrk::533.846225 availTrk::2250.000000 sigTrk::533.846225
[02/10 09:31:57     24s] eee: l::4 avDens::0.069899 usedTrk::131.479357 availTrk::1881.000000 sigTrk::131.479357
[02/10 09:31:57     24s] eee: l::5 avDens::0.019951 usedTrk::34.116900 availTrk::1710.000000 sigTrk::34.116900
[02/10 09:31:57     24s] eee: l::6 avDens::0.000116 usedTrk::0.029737 availTrk::256.500000 sigTrk::0.029737
[02/10 09:31:57     24s] eee: l::7 avDens::0.005209 usedTrk::1.875292 availTrk::360.000000 sigTrk::1.875292
[02/10 09:31:57     24s] eee: l::8 avDens::0.002299 usedTrk::0.589678 availTrk::256.500000 sigTrk::0.589678
[02/10 09:31:57     24s] eee: l::9 avDens::0.000693 usedTrk::0.249561 availTrk::360.000000 sigTrk::0.249561
[02/10 09:31:57     24s] eee: l::10 avDens::0.150730 usedTrk::128.874416 availTrk::855.000000 sigTrk::128.874416
[02/10 09:31:57     24s] eee: l::11 avDens::0.060275 usedTrk::28.208597 availTrk::468.000000 sigTrk::28.208597
[02/10 09:31:57     24s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:31:57     24s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.144917 aWlH=0.000000 lMod=0 pMax=0.810800 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/10 09:31:57     24s] End AAE Lib Interpolated Model. (MEM=1980.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:31:57     24s] Accumulated time to calculate placeable region: 4.9e-05
[02/10 09:31:57     24s] Accumulated time to calculate placeable region: 5.6e-05
[02/10 09:31:57     24s] Accumulated time to calculate placeable region: 6.1e-05
[02/10 09:31:57     24s] Accumulated time to calculate placeable region: 6.6e-05
[02/10 09:31:57     24s] Accumulated time to calculate placeable region: 7e-05
[02/10 09:31:57     24s] Accumulated time to calculate placeable region: 0.000944
[02/10 09:31:57     24s] (I)      Initializing Steiner engine. 
[02/10 09:31:57     24s] (I)      ==================== Layers =====================
[02/10 09:31:57     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:57     24s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/10 09:31:57     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:57     24s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/10 09:31:57     24s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/10 09:31:57     24s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:58     24s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/10 09:31:58     24s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/10 09:31:58     24s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/10 09:31:58     24s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/10 09:31:58     24s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/10 09:31:58     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:58     24s] Library trimming buffers in power domain auto-default and half-corner slow_max:setup.late removed 2 of 6 cells
[02/10 09:31:58     24s] Original list had 6 cells:
[02/10 09:31:58     24s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[02/10 09:31:58     24s] New trimmed list has 4 cells:
[02/10 09:31:58     24s] CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.000977
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.000983
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.000988
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.000992
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.001
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00101
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00101
[02/10 09:31:58     24s] Library trimming inverters in power domain auto-default and half-corner slow_max:setup.late removed 3 of 7 cells
[02/10 09:31:58     24s] Original list had 7 cells:
[02/10 09:31:58     24s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[02/10 09:31:58     24s] New trimmed list has 4 cells:
[02/10 09:31:58     24s] INVX3 INVX2 INVX1 INVXL 
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00104
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00104
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00105
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00105
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00106
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00106
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00107
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00107
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00108
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00108
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00109
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00109
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.0011
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.0011
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00111
[02/10 09:31:58     24s] Accumulated time to calculate placeable region: 0.00111
[02/10 09:31:58     24s] Clock tree balancer configuration for clock_tree clk:
[02/10 09:31:58     24s] Non-default attributes:
[02/10 09:31:58     24s]   Public non-default attributes:
[02/10 09:31:58     24s]     cts_merge_clock_gates: true (default: false)
[02/10 09:31:58     24s]     cts_merge_clock_logic: true (default: false)
[02/10 09:31:58     24s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[02/10 09:31:58     24s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[02/10 09:31:58     24s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[02/10 09:31:58     24s]   No private non-default attributes
[02/10 09:31:58     24s] For power domain auto-default:
[02/10 09:31:58     24s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[02/10 09:31:58     24s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[02/10 09:31:58     24s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[02/10 09:31:58     24s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[02/10 09:31:58     24s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 5137.524um^2
[02/10 09:31:58     24s] Top Routing info:
[02/10 09:31:58     24s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/10 09:31:58     24s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/10 09:31:58     24s] Trunk Routing info:
[02/10 09:31:58     24s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/10 09:31:58     24s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/10 09:31:58     24s] Leaf Routing info:
[02/10 09:31:58     24s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/10 09:31:58     24s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/10 09:31:58     24s] For timing_corner slow_max:setup, late and power domain auto-default:
[02/10 09:31:58     24s]   Slew time target (leaf):    0.084ns
[02/10 09:31:58     24s]   Slew time target (trunk):   0.084ns
[02/10 09:31:58     24s]   Slew time target (top):     0.085ns (Note: no nets are considered top nets in this clock tree)
[02/10 09:31:58     24s]   Buffer unit delay: 0.094ns
[02/10 09:31:58     24s]   Buffer max distance: 91.599um
[02/10 09:31:58     24s] Fastest wire driving cells and distances:
[02/10 09:31:58     24s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=91.599um, saturatedSlew=0.073ns, speed=718.987um per ns, cellArea=26.136um^2 per 1000um}
[02/10 09:31:58     24s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=59.659um, saturatedSlew=0.070ns, speed=876.050um per ns, cellArea=22.930um^2 per 1000um}
[02/10 09:31:58     24s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=337.872um, saturatedSlew=0.077ns, speed=1009.779um per ns, cellArea=44.538um^2 per 1000um}
[02/10 09:31:58     24s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=338.261um, saturatedSlew=0.077ns, speed=1011.244um per ns, cellArea=40.442um^2 per 1000um}
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Logic Sizing Table:
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] ----------------------------------------------------------
[02/10 09:31:58     24s] Cell    Instance count    Source    Eligible library cells
[02/10 09:31:58     24s] ----------------------------------------------------------
[02/10 09:31:58     24s]   (empty table)
[02/10 09:31:58     24s] ----------------------------------------------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/10 09:31:58     24s] Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s] Clock tree balancer configuration for skew_group clk/normal_genus_slow_max:
[02/10 09:31:58     24s]   Sources:                     pin clk
[02/10 09:31:58     24s]   Total number of sinks:       32
[02/10 09:31:58     24s]   Delay constrained sinks:     32
[02/10 09:31:58     24s]   Constrains:                  default
[02/10 09:31:58     24s]   Non-leaf sinks:              0
[02/10 09:31:58     24s]   Ignore pins:                 0
[02/10 09:31:58     24s]  Timing corner slow_max:setup.late:
[02/10 09:31:58     24s]   Skew target:                 0.094ns
[02/10 09:31:58     24s]   Insertion delay target:      0.100ns
[02/10 09:31:58     24s] Primary reporting skew groups are:
[02/10 09:31:58     24s] skew_group clk/normal_genus_slow_max with 32 clock sinks
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Clock DAG stats initial state:
[02/10 09:31:58     24s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:58     24s]   sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:58     24s]   misc counts      : r=1, pp=0
[02/10 09:31:58     24s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:58     24s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     24s] Clock DAG hash initial state: 12775136591995727028 15775256805576158439
[02/10 09:31:58     24s] CTS services accumulated run-time stats initial state:
[02/10 09:31:58     24s]   delay calculator: calls=4857, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/10 09:31:58     24s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:58     24s]   steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   InitialState
[02/10 09:31:58     24s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/10 09:31:58     24s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Layer information for route type default_route_type_leaf:
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] ----------------------------------------------------------------------
[02/10 09:31:58     24s] Layer      Preferred    Route    Res.          Cap.          RC
[02/10 09:31:58     24s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/10 09:31:58     24s] ----------------------------------------------------------------------
[02/10 09:31:58     24s] Metal1     N            H          1.227         0.109         0.134
[02/10 09:31:58     24s] Metal2     N            V          0.755         0.102         0.077
[02/10 09:31:58     24s] Metal3     Y            H          0.755         0.108         0.081
[02/10 09:31:58     24s] Metal4     Y            V          0.755         0.102         0.077
[02/10 09:31:58     24s] Metal5     N            H          0.755         0.108         0.081
[02/10 09:31:58     24s] Metal6     N            V          0.755         0.102         0.077
[02/10 09:31:58     24s] Metal7     N            H          0.755         0.108         0.081
[02/10 09:31:58     24s] Metal8     N            V          0.267         0.102         0.027
[02/10 09:31:58     24s] Metal9     N            H          0.267         0.579         0.155
[02/10 09:31:58     24s] Metal10    N            V          0.097         0.302         0.029
[02/10 09:31:58     24s] Metal11    N            H          0.095         0.376         0.036
[02/10 09:31:58     24s] ----------------------------------------------------------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/10 09:31:58     24s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Layer information for route type default_route_type_nonleaf:
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] ----------------------------------------------------------------------
[02/10 09:31:58     24s] Layer      Preferred    Route    Res.          Cap.          RC
[02/10 09:31:58     24s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/10 09:31:58     24s] ----------------------------------------------------------------------
[02/10 09:31:58     24s] Metal1     N            H          1.227         0.177         0.218
[02/10 09:31:58     24s] Metal2     N            V          0.755         0.154         0.116
[02/10 09:31:58     24s] Metal3     Y            H          0.755         0.157         0.118
[02/10 09:31:58     24s] Metal4     Y            V          0.755         0.154         0.116
[02/10 09:31:58     24s] Metal5     N            H          0.755         0.157         0.118
[02/10 09:31:58     24s] Metal6     N            V          0.755         0.154         0.116
[02/10 09:31:58     24s] Metal7     N            H          0.755         0.157         0.118
[02/10 09:31:58     24s] Metal8     N            V          0.267         0.154         0.041
[02/10 09:31:58     24s] Metal9     N            H          0.267         1.046         0.280
[02/10 09:31:58     24s] Metal10    N            V          0.097         0.455         0.044
[02/10 09:31:58     24s] Metal11    N            H          0.095         0.586         0.056
[02/10 09:31:58     24s] ----------------------------------------------------------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/10 09:31:58     24s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Layer information for route type default_route_type_nonleaf:
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] ----------------------------------------------------------------------
[02/10 09:31:58     24s] Layer      Preferred    Route    Res.          Cap.          RC
[02/10 09:31:58     24s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/10 09:31:58     24s] ----------------------------------------------------------------------
[02/10 09:31:58     24s] Metal1     N            H          1.227         0.109         0.134
[02/10 09:31:58     24s] Metal2     N            V          0.755         0.102         0.077
[02/10 09:31:58     24s] Metal3     Y            H          0.755         0.108         0.081
[02/10 09:31:58     24s] Metal4     Y            V          0.755         0.102         0.077
[02/10 09:31:58     24s] Metal5     N            H          0.755         0.108         0.081
[02/10 09:31:58     24s] Metal6     N            V          0.755         0.102         0.077
[02/10 09:31:58     24s] Metal7     N            H          0.755         0.108         0.081
[02/10 09:31:58     24s] Metal8     N            V          0.267         0.102         0.027
[02/10 09:31:58     24s] Metal9     N            H          0.267         0.579         0.155
[02/10 09:31:58     24s] Metal10    N            V          0.097         0.302         0.029
[02/10 09:31:58     24s] Metal11    N            H          0.095         0.376         0.036
[02/10 09:31:58     24s] ----------------------------------------------------------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Via selection for estimated routes (rule default):
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] ----------------------------------------------------------------------------
[02/10 09:31:58     24s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[02/10 09:31:58     24s] Range                                (Ohm)    (fF)     (fs)     Only
[02/10 09:31:58     24s] ----------------------------------------------------------------------------
[02/10 09:31:58     24s] Metal1-Metal2      M2_M1_VH          6.600    0.000    0.000    false
[02/10 09:31:58     24s] Metal2-Metal3      M3_M2_HH          6.600    0.000    0.000    false
[02/10 09:31:58     24s] Metal3-Metal4      M4_M3_VH          6.600    0.000    0.000    false
[02/10 09:31:58     24s] Metal4-Metal5      M5_M4_HH          6.600    0.000    0.000    false
[02/10 09:31:58     24s] Metal5-Metal6      M6_M5_VH          6.600    0.000    0.000    false
[02/10 09:31:58     24s] Metal6-Metal7      M7_M6_HV          6.600    0.000    0.000    false
[02/10 09:31:58     24s] Metal7-Metal8      M8_M7_VV          6.600    0.000    0.000    false
[02/10 09:31:58     24s] Metal8-Metal9      M9_M8_VH          0.280    0.000    0.000    false
[02/10 09:31:58     24s] Metal9-Metal10     M10_M9_VH         0.280    0.000    0.000    false
[02/10 09:31:58     24s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.000    0.000    false
[02/10 09:31:58     24s] ----------------------------------------------------------------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[02/10 09:31:58     24s] Type 'man IMPCCOPT-2314' for more detail.
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Ideal and dont_touch net fanout counts:
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] -----------------------------------------------------------
[02/10 09:31:58     24s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[02/10 09:31:58     24s] -----------------------------------------------------------
[02/10 09:31:58     24s]       1            10                      0
[02/10 09:31:58     24s]      11           100                      1
[02/10 09:31:58     24s]     101          1000                      0
[02/10 09:31:58     24s]    1001         10000                      0
[02/10 09:31:58     24s]   10001           +                        0
[02/10 09:31:58     24s] -----------------------------------------------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Top ideal and dont_touch nets by fanout:
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] ---------------------
[02/10 09:31:58     24s] Net name    Fanout ()
[02/10 09:31:58     24s] ---------------------
[02/10 09:31:58     24s] clk            32
[02/10 09:31:58     24s] ---------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] No dont_touch hnets found in the clock tree
[02/10 09:31:58     24s] No dont_touch hpins found in the clock network.
[02/10 09:31:58     24s] Checking for illegal sizes of clock logic instances...
[02/10 09:31:58     24s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Filtering reasons for cell type: buffer
[02/10 09:31:58     24s] =======================================
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] ---------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:31:58     24s] Clock trees    Power domain    Reason                         Library cells
[02/10 09:31:58     24s] ---------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:31:58     24s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[02/10 09:31:58     24s]                                                                 CLKBUFX8 }
[02/10 09:31:58     24s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[02/10 09:31:58     24s] ---------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Filtering reasons for cell type: inverter
[02/10 09:31:58     24s] =========================================
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] --------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:31:58     24s] Clock trees    Power domain    Reason                         Library cells
[02/10 09:31:58     24s] --------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:31:58     24s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[02/10 09:31:58     24s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[02/10 09:31:58     24s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[02/10 09:31:58     24s] --------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   Validating CTS configuration
[02/10 09:31:58     24s] CCOpt configuration status: all checks passed.
[02/10 09:31:58     24s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[02/10 09:31:58     24s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/10 09:31:58     24s]   No exclusion drivers are needed.
[02/10 09:31:58     24s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[02/10 09:31:58     24s] Antenna diode management...
[02/10 09:31:58     24s]   Found 0 antenna diodes in the clock trees.
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s] Antenna diode management done.
[02/10 09:31:58     24s] Adding driver cells for primary IOs...
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s]   ----------------------------------------------------------------------------------------------
[02/10 09:31:58     24s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[02/10 09:31:58     24s]   ----------------------------------------------------------------------------------------------
[02/10 09:31:58     24s]     (empty table)
[02/10 09:31:58     24s]   ----------------------------------------------------------------------------------------------
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s] Adding driver cells for primary IOs done.
[02/10 09:31:58     24s] Adding driver cell for primary IO roots...
[02/10 09:31:58     24s] Adding driver cell for primary IO roots done.
[02/10 09:31:58     24s] Maximizing clock DAG abstraction...
[02/10 09:31:58     24s]   Removing clock DAG drivers
[02/10 09:31:58     24s] Maximizing clock DAG abstraction done.
[02/10 09:31:58     24s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.4 real=0:00:00.5)
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[02/10 09:31:58     24s] Synthesizing clock trees...
[02/10 09:31:58     24s]   Preparing To Balance...
[02/10 09:31:58     24s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/10 09:31:58     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2035.5M, EPOCH TIME: 1739190718.282835
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2032.5M, EPOCH TIME: 1739190718.285201
[02/10 09:31:58     24s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s]   Leaving CCOpt scope - Initializing placement interface...
[02/10 09:31:58     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:2022.9M, EPOCH TIME: 1739190718.285304
[02/10 09:31:58     24s] Processing tracks to init pin-track alignment.
[02/10 09:31:58     24s] z: 2, totalTracks: 1
[02/10 09:31:58     24s] z: 4, totalTracks: 1
[02/10 09:31:58     24s] z: 6, totalTracks: 1
[02/10 09:31:58     24s] z: 8, totalTracks: 1
[02/10 09:31:58     24s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:58     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2022.9M, EPOCH TIME: 1739190718.287114
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:58     24s] OPERPROF:     Starting CMU at level 3, MEM:2022.9M, EPOCH TIME: 1739190718.300502
[02/10 09:31:58     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2022.9M, EPOCH TIME: 1739190718.300756
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:31:58     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2022.9M, EPOCH TIME: 1739190718.300854
[02/10 09:31:58     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2022.9M, EPOCH TIME: 1739190718.300868
[02/10 09:31:58     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2022.9M, EPOCH TIME: 1739190718.300882
[02/10 09:31:58     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2022.9MB).
[02/10 09:31:58     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2022.9M, EPOCH TIME: 1739190718.300976
[02/10 09:31:58     24s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s]   Merging duplicate siblings in DAG...
[02/10 09:31:58     24s]     Clock DAG stats before merging:
[02/10 09:31:58     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:58     24s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:58     24s]       misc counts      : r=1, pp=0
[02/10 09:31:58     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:58     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     24s]     Clock DAG hash before merging: 12775136591995727028 15775256805576158439
[02/10 09:31:58     24s]     CTS services accumulated run-time stats before merging:
[02/10 09:31:58     24s]       delay calculator: calls=4857, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/10 09:31:58     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:58     24s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   before merging
[02/10 09:31:58     24s]     Resynthesising clock tree into netlist...
[02/10 09:31:58     24s]       Reset timing graph...
[02/10 09:31:58     24s] Ignoring AAE DB Resetting ...
[02/10 09:31:58     24s]       Reset timing graph done.
[02/10 09:31:58     24s]     Resynthesising clock tree into netlist done.
[02/10 09:31:58     24s]     Merging duplicate clock dag driver clones in DAG...
[02/10 09:31:58     24s]     Merging duplicate clock dag driver clones in DAG done.
[02/10 09:31:58     24s]     
[02/10 09:31:58     24s]     Disconnecting clock tree from netlist...
[02/10 09:31:58     24s]     Disconnecting clock tree from netlist done.
[02/10 09:31:58     24s]   Merging duplicate siblings in DAG done.
[02/10 09:31:58     24s]   Applying movement limits...
[02/10 09:31:58     24s]   Applying movement limits done.
[02/10 09:31:58     24s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   Preparing To Balance
[02/10 09:31:58     24s]   CCOpt::Phase::Construction...
[02/10 09:31:58     24s]   Stage::Clustering...
[02/10 09:31:58     24s]   Clustering...
[02/10 09:31:58     24s]     Clock DAG hash before 'Clustering': 12775136591995727028 15775256805576158439
[02/10 09:31:58     24s]     CTS services accumulated run-time stats before 'Clustering':
[02/10 09:31:58     24s]       delay calculator: calls=4857, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/10 09:31:58     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:58     24s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:58     24s]     Initialize for clustering...
[02/10 09:31:58     24s]     Clock DAG stats before clustering:
[02/10 09:31:58     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:58     24s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:58     24s]       misc counts      : r=1, pp=0
[02/10 09:31:58     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:58     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     24s]     Clock DAG hash before clustering: 12775136591995727028 15775256805576158439
[02/10 09:31:58     24s]     CTS services accumulated run-time stats before clustering:
[02/10 09:31:58     24s]       delay calculator: calls=4857, total_wall_time=0.022s, mean_wall_time=0.005ms
[02/10 09:31:58     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:58     24s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   before clustering
[02/10 09:31:58     24s]     Computing max distances from locked parents...
[02/10 09:31:58     24s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/10 09:31:58     24s]     Computing max distances from locked parents done.
[02/10 09:31:58     24s]     Computing optimal clock node locations...
[02/10 09:31:58     24s]     : ...20% ...40% ...60% ...80% ...100% [02/10 09:31:58     24s]     Optimal path computation stats:
[02/10 09:31:58     24s]       Successful          : 1

[02/10 09:31:58     24s]       Unsuccessful        : 0
[02/10 09:31:58     24s]       Immovable           : 1
[02/10 09:31:58     24s]       lockedParentLocation: 0
[02/10 09:31:58     24s]       Region hash         : e4d0d11cb7a6f7ec
[02/10 09:31:58     24s]     Unsuccessful details:
[02/10 09:31:58     24s]     
[02/10 09:31:58     24s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s] End AAE Lib Interpolated Model. (MEM=2022.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:31:58     24s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   Initialize for clustering
[02/10 09:31:58     24s]     Bottom-up phase...
[02/10 09:31:58     24s]     Clustering bottom-up starting from leaves...
[02/10 09:31:58     24s]       Clustering clock_tree clk...
[02/10 09:31:58     24s]       Clustering clock_tree clk done.
[02/10 09:31:58     24s]     Clustering bottom-up starting from leaves done.
[02/10 09:31:58     24s]     Rebuilding the clock tree after clustering...
[02/10 09:31:58     24s]     Rebuilding the clock tree after clustering done.
[02/10 09:31:58     24s]     Clock DAG stats after bottom-up phase:
[02/10 09:31:58     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:58     24s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:58     24s]       misc counts      : r=1, pp=0
[02/10 09:31:58     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:58     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     24s]     Clock DAG hash after bottom-up phase: 12775136591995727028 15775256805576158439
[02/10 09:31:58     24s]     CTS services accumulated run-time stats after bottom-up phase:
[02/10 09:31:58     24s]       delay calculator: calls=4858, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:58     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:58     24s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   after bottom-up phase
[02/10 09:31:58     24s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   Bottom-up phase
[02/10 09:31:58     24s]     Legalizing clock trees...
[02/10 09:31:58     24s]     Resynthesising clock tree into netlist...
[02/10 09:31:58     24s]       Reset timing graph...
[02/10 09:31:58     24s] Ignoring AAE DB Resetting ...
[02/10 09:31:58     24s]       Reset timing graph done.
[02/10 09:31:58     24s]     Resynthesising clock tree into netlist done.
[02/10 09:31:58     24s]     Commiting net attributes....
[02/10 09:31:58     24s]     Commiting net attributes. done.
[02/10 09:31:58     24s]     Leaving CCOpt scope - ClockRefiner...
[02/10 09:31:58     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2022.9M, EPOCH TIME: 1739190718.459062
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1982.9M, EPOCH TIME: 1739190718.461751
[02/10 09:31:58     24s]     Assigned high priority to 32 instances.
[02/10 09:31:58     24s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[02/10 09:31:58     24s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1982.9M, EPOCH TIME: 1739190718.463201
[02/10 09:31:58     24s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1982.9M, EPOCH TIME: 1739190718.463243
[02/10 09:31:58     24s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[02/10 09:31:58     24s] Processing tracks to init pin-track alignment.
[02/10 09:31:58     24s] z: 2, totalTracks: 1
[02/10 09:31:58     24s] z: 4, totalTracks: 1
[02/10 09:31:58     24s] z: 6, totalTracks: 1
[02/10 09:31:58     24s] z: 8, totalTracks: 1
[02/10 09:31:58     24s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:58     24s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1982.9M, EPOCH TIME: 1739190718.465036
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:58     24s] OPERPROF:       Starting CMU at level 4, MEM:1982.9M, EPOCH TIME: 1739190718.478202
[02/10 09:31:58     24s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1982.9M, EPOCH TIME: 1739190718.478502
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:31:58     24s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.014, MEM:1982.9M, EPOCH TIME: 1739190718.478601
[02/10 09:31:58     24s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1982.9M, EPOCH TIME: 1739190718.478616
[02/10 09:31:58     24s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1982.9M, EPOCH TIME: 1739190718.478631
[02/10 09:31:58     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1982.9MB).
[02/10 09:31:58     24s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:1982.9M, EPOCH TIME: 1739190718.478728
[02/10 09:31:58     24s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.016, MEM:1982.9M, EPOCH TIME: 1739190718.478739
[02/10 09:31:58     24s] TDRefine: refinePlace mode is spiral
[02/10 09:31:58     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22964.2
[02/10 09:31:58     24s] OPERPROF: Starting RefinePlace at level 1, MEM:1982.9M, EPOCH TIME: 1739190718.478763
[02/10 09:31:58     24s] *** Starting place_detail (0:00:24.7 mem=1982.9M) ***
[02/10 09:31:58     24s] Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:58     24s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:31:58     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:58     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:58     24s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1982.9M, EPOCH TIME: 1739190718.480646
[02/10 09:31:58     24s] Starting refinePlace ...
[02/10 09:31:58     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:58     24s] One DDP V2 for no tweak run.
[02/10 09:31:58     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:58     24s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1982.9M, EPOCH TIME: 1739190718.482833
[02/10 09:31:58     24s] DDP initSite1 nrRow 41 nrJob 41
[02/10 09:31:58     24s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1982.9M, EPOCH TIME: 1739190718.482867
[02/10 09:31:58     24s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1982.9M, EPOCH TIME: 1739190718.482888
[02/10 09:31:58     24s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1982.9M, EPOCH TIME: 1739190718.482899
[02/10 09:31:58     24s] DDP markSite nrRow 41 nrJob 41
[02/10 09:31:58     24s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1982.9M, EPOCH TIME: 1739190718.482931
[02/10 09:31:58     24s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1982.9M, EPOCH TIME: 1739190718.482942
[02/10 09:31:58     24s]   Spread Effort: high, standalone mode, useDDP on.
[02/10 09:31:58     24s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1982.9MB) @(0:00:24.7 - 0:00:24.7).
[02/10 09:31:58     24s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:31:58     24s] wireLenOptFixPriorityInst 32 inst fixed
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/10 09:31:58     24s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/10 09:31:58     24s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:31:58     24s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:31:58     24s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1998.9MB) @(0:00:24.7 - 0:00:24.7).
[02/10 09:31:58     24s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:31:58     24s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1998.9MB
[02/10 09:31:58     24s] Statistics of distance of Instance movement in refine placement:
[02/10 09:31:58     24s]   maximum (X+Y) =         0.00 um
[02/10 09:31:58     24s]   mean    (X+Y) =         0.00 um
[02/10 09:31:58     24s] Summary Report:
[02/10 09:31:58     24s] Instances move: 0 (out of 1319 movable)
[02/10 09:31:58     24s] Total instances moved : 0
[02/10 09:31:58     24s] Instances flipped: 0
[02/10 09:31:58     24s] Mean displacement: 0.00 um
[02/10 09:31:58     24s] Max displacement: 0.00 um 
[02/10 09:31:58     24s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.013, REAL:0.013, MEM:1998.9M, EPOCH TIME: 1739190718.494016
[02/10 09:31:58     24s] Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
[02/10 09:31:58     24s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1998.9MB
[02/10 09:31:58     24s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1998.9MB) @(0:00:24.7 - 0:00:24.7).
[02/10 09:31:58     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22964.2
[02/10 09:31:58     24s] *** Finished place_detail (0:00:24.7 mem=1998.9M) ***
[02/10 09:31:58     24s] OPERPROF: Finished RefinePlace at level 1, CPU:0.016, REAL:0.016, MEM:1998.9M, EPOCH TIME: 1739190718.494346
[02/10 09:31:58     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1998.9M, EPOCH TIME: 1739190718.494365
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1319).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1998.9M, EPOCH TIME: 1739190718.497438
[02/10 09:31:58     24s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/10 09:31:58     24s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 32).
[02/10 09:31:58     24s]     Revert refine place priority changes on 0 instances.
[02/10 09:31:58     24s]     ClockRefiner summary
[02/10 09:31:58     24s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 32).
[02/10 09:31:58     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1998.9M, EPOCH TIME: 1739190718.499093
[02/10 09:31:58     24s] Processing tracks to init pin-track alignment.
[02/10 09:31:58     24s] z: 2, totalTracks: 1
[02/10 09:31:58     24s] z: 4, totalTracks: 1
[02/10 09:31:58     24s] z: 6, totalTracks: 1
[02/10 09:31:58     24s] z: 8, totalTracks: 1
[02/10 09:31:58     24s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:58     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1998.9M, EPOCH TIME: 1739190718.501017
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:58     24s] OPERPROF:     Starting CMU at level 3, MEM:1998.9M, EPOCH TIME: 1739190718.514495
[02/10 09:31:58     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1998.9M, EPOCH TIME: 1739190718.514764
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:31:58     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:1998.9M, EPOCH TIME: 1739190718.514859
[02/10 09:31:58     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1998.9M, EPOCH TIME: 1739190718.514873
[02/10 09:31:58     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1998.9M, EPOCH TIME: 1739190718.514886
[02/10 09:31:58     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1998.9MB).
[02/10 09:31:58     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:1998.9M, EPOCH TIME: 1739190718.514980
[02/10 09:31:58     24s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/10 09:31:58     24s]     Disconnecting clock tree from netlist...
[02/10 09:31:58     24s]     Disconnecting clock tree from netlist done.
[02/10 09:31:58     24s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/10 09:31:58     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1998.9M, EPOCH TIME: 1739190718.515182
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1998.9M, EPOCH TIME: 1739190718.517418
[02/10 09:31:58     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1998.9M, EPOCH TIME: 1739190718.517503
[02/10 09:31:58     24s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s]     Leaving CCOpt scope - Initializing placement interface...
[02/10 09:31:58     24s] Processing tracks to init pin-track alignment.
[02/10 09:31:58     24s] z: 2, totalTracks: 1
[02/10 09:31:58     24s] z: 4, totalTracks: 1
[02/10 09:31:58     24s] z: 6, totalTracks: 1
[02/10 09:31:58     24s] z: 8, totalTracks: 1
[02/10 09:31:58     24s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:58     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1998.9M, EPOCH TIME: 1739190718.519618
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:58     24s] OPERPROF:     Starting CMU at level 3, MEM:1998.9M, EPOCH TIME: 1739190718.533329
[02/10 09:31:58     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1998.9M, EPOCH TIME: 1739190718.533636
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:31:58     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:1998.9M, EPOCH TIME: 1739190718.533733
[02/10 09:31:58     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1998.9M, EPOCH TIME: 1739190718.533747
[02/10 09:31:58     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1998.9M, EPOCH TIME: 1739190718.533760
[02/10 09:31:58     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1998.9MB).
[02/10 09:31:58     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:1998.9M, EPOCH TIME: 1739190718.533853
[02/10 09:31:58     24s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s]     Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/10 09:31:58     24s] End AAE Lib Interpolated Model. (MEM=2000.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:31:58     24s]     Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s]     
[02/10 09:31:58     24s]     Clock tree legalization - Histogram:
[02/10 09:31:58     24s]     ====================================
[02/10 09:31:58     24s]     
[02/10 09:31:58     24s]     --------------------------------
[02/10 09:31:58     24s]     Movement (um)    Number of cells
[02/10 09:31:58     24s]     --------------------------------
[02/10 09:31:58     24s]       (empty table)
[02/10 09:31:58     24s]     --------------------------------
[02/10 09:31:58     24s]     
[02/10 09:31:58     24s]     
[02/10 09:31:58     24s]     Clock tree legalization - There are no Movements:
[02/10 09:31:58     24s]     =================================================
[02/10 09:31:58     24s]     
[02/10 09:31:58     24s]     ---------------------------------------------
[02/10 09:31:58     24s]     Movement (um)    Desired     Achieved    Node
[02/10 09:31:58     24s]                      location    location    
[02/10 09:31:58     24s]     ---------------------------------------------
[02/10 09:31:58     24s]       (empty table)
[02/10 09:31:58     24s]     ---------------------------------------------
[02/10 09:31:58     24s]     
[02/10 09:31:58     24s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   Legalizing clock trees
[02/10 09:31:58     24s]     Clock DAG stats after 'Clustering':
[02/10 09:31:58     24s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:58     24s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:58     24s]       misc counts      : r=1, pp=0
[02/10 09:31:58     24s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:58     24s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:58     24s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:58     24s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:58     24s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     24s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     24s]     Clock DAG net violations after 'Clustering': none
[02/10 09:31:58     24s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/10 09:31:58     24s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:58     24s]     Clock DAG hash after 'Clustering': 12775136591995727028 15775256805576158439
[02/10 09:31:58     24s]     CTS services accumulated run-time stats after 'Clustering':
[02/10 09:31:58     24s]       delay calculator: calls=4859, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:58     24s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:58     24s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:58     24s]     Primary reporting skew groups after 'Clustering':
[02/10 09:31:58     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:58     24s]           min path sink: result_reg[31]/CK
[02/10 09:31:58     24s]           max path sink: result_reg[31]/CK
[02/10 09:31:58     24s]     Skew group summary after 'Clustering':
[02/10 09:31:58     24s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:58     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:58     24s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   Clustering
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s]   Post-Clustering Statistics Report
[02/10 09:31:58     24s]   =================================
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s]   Fanout Statistics:
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s]   ----------------------------------------------------------------------------
[02/10 09:31:58     24s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/10 09:31:58     24s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[02/10 09:31:58     24s]   ----------------------------------------------------------------------------
[02/10 09:31:58     24s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[02/10 09:31:58     24s]   Leaf          1      32.000      32        32        0.000      {1 <= 32}
[02/10 09:31:58     24s]   ----------------------------------------------------------------------------
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s]   Clustering Failure Statistics:
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s]   --------------------------------
[02/10 09:31:58     24s]   Net Type    Clusters    Clusters
[02/10 09:31:58     24s]               Tried       Failed
[02/10 09:31:58     24s]   --------------------------------
[02/10 09:31:58     24s]     (empty table)
[02/10 09:31:58     24s]   --------------------------------
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s]   Clustering Partition Statistics:
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s]   ----------------------------------------------------------------------------------
[02/10 09:31:58     24s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[02/10 09:31:58     24s]               Fraction    Fraction    Count        Size    Size    Size    Size
[02/10 09:31:58     24s]   ----------------------------------------------------------------------------------
[02/10 09:31:58     24s]     (empty table)
[02/10 09:31:58     24s]   ----------------------------------------------------------------------------------
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s]   
[02/10 09:31:58     24s]   Looking for fanout violations...
[02/10 09:31:58     24s]   Looking for fanout violations done.
[02/10 09:31:58     24s]   CongRepair After Initial Clustering...
[02/10 09:31:58     24s]   Reset timing graph...
[02/10 09:31:58     24s] Ignoring AAE DB Resetting ...
[02/10 09:31:58     24s]   Reset timing graph done.
[02/10 09:31:58     24s]   Leaving CCOpt scope - Early Global Route...
[02/10 09:31:58     24s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2038.8M, EPOCH TIME: 1739190718.595980
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] All LLGs are deleted
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2038.8M, EPOCH TIME: 1739190718.597721
[02/10 09:31:58     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2038.8M, EPOCH TIME: 1739190718.597870
[02/10 09:31:58     24s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:2000.8M, EPOCH TIME: 1739190718.598578
[02/10 09:31:58     24s]   Clock implementation routing...
[02/10 09:31:58     24s] Net route status summary:
[02/10 09:31:58     24s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:31:58     24s]   Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:31:58     24s]     Routing using eGR only...
[02/10 09:31:58     24s]       Early Global Route - eGR only step...
[02/10 09:31:58     24s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/10 09:31:58     24s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[02/10 09:31:58     24s] (ccopt eGR): Start to route 1 all nets
[02/10 09:31:58     24s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      ==================== Layers =====================
[02/10 09:31:58     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:58     24s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/10 09:31:58     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:58     24s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:58     24s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/10 09:31:58     24s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/10 09:31:58     24s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/10 09:31:58     24s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/10 09:31:58     24s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/10 09:31:58     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:58     24s] (I)      Started Import and model ( Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:58     24s] (I)      == Non-default Options ==
[02/10 09:31:58     24s] (I)      Clean congestion better                            : true
[02/10 09:31:58     24s] (I)      Estimate vias on DPT layer                         : true
[02/10 09:31:58     24s] (I)      Clean congestion layer assignment rounds           : 3
[02/10 09:31:58     24s] (I)      Layer constraints as soft constraints              : true
[02/10 09:31:58     24s] (I)      Soft top layer                                     : true
[02/10 09:31:58     24s] (I)      Skip prospective layer relax nets                  : true
[02/10 09:31:58     24s] (I)      Better NDR handling                                : true
[02/10 09:31:58     24s] (I)      Improved NDR modeling in LA                        : true
[02/10 09:31:58     24s] (I)      Routing cost fix for NDR handling                  : true
[02/10 09:31:58     24s] (I)      Block tracks for preroutes                         : true
[02/10 09:31:58     24s] (I)      Assign IRoute by net group key                     : true
[02/10 09:31:58     24s] (I)      Block unroutable channels                          : true
[02/10 09:31:58     24s] (I)      Block unroutable channels 3D                       : true
[02/10 09:31:58     24s] (I)      Bound layer relaxed segment wl                     : true
[02/10 09:31:58     24s] (I)      Blocked pin reach length threshold                 : 2
[02/10 09:31:58     24s] (I)      Check blockage within NDR space in TA              : true
[02/10 09:31:58     24s] (I)      Skip must join for term with via pillar            : true
[02/10 09:31:58     24s] (I)      Model find APA for IO pin                          : true
[02/10 09:31:58     24s] (I)      On pin location for off pin term                   : true
[02/10 09:31:58     24s] (I)      Handle EOL spacing                                 : true
[02/10 09:31:58     24s] (I)      Merge PG vias by gap                               : true
[02/10 09:31:58     24s] (I)      Maximum routing layer                              : 11
[02/10 09:31:58     24s] (I)      Route selected nets only                           : true
[02/10 09:31:58     24s] (I)      Refine MST                                         : true
[02/10 09:31:58     24s] (I)      Honor PRL                                          : true
[02/10 09:31:58     24s] (I)      Strong congestion aware                            : true
[02/10 09:31:58     24s] (I)      Improved initial location for IRoutes              : true
[02/10 09:31:58     24s] (I)      Multi panel TA                                     : true
[02/10 09:31:58     24s] (I)      Penalize wire overlap                              : true
[02/10 09:31:58     24s] (I)      Expand small instance blockage                     : true
[02/10 09:31:58     24s] (I)      Reduce via in TA                                   : true
[02/10 09:31:58     24s] (I)      SS-aware routing                                   : true
[02/10 09:31:58     24s] (I)      Improve tree edge sharing                          : true
[02/10 09:31:58     24s] (I)      Improve 2D via estimation                          : true
[02/10 09:31:58     24s] (I)      Refine Steiner tree                                : true
[02/10 09:31:58     24s] (I)      Build spine tree                                   : true
[02/10 09:31:58     24s] (I)      Model pass through capacity                        : true
[02/10 09:31:58     24s] (I)      Extend blockages by a half GCell                   : true
[02/10 09:31:58     24s] (I)      Consider pin shapes                                : true
[02/10 09:31:58     24s] (I)      Consider pin shapes for all nodes                  : true
[02/10 09:31:58     24s] (I)      Consider NR APA                                    : true
[02/10 09:31:58     24s] (I)      Consider IO pin shape                              : true
[02/10 09:31:58     24s] (I)      Fix pin connection bug                             : true
[02/10 09:31:58     24s] (I)      Consider layer RC for local wires                  : true
[02/10 09:31:58     24s] (I)      Route to clock mesh pin                            : true
[02/10 09:31:58     24s] (I)      LA-aware pin escape length                         : 2
[02/10 09:31:58     24s] (I)      Connect multiple ports                             : true
[02/10 09:31:58     24s] (I)      Split for must join                                : true
[02/10 09:31:58     24s] (I)      Number of threads                                  : 1
[02/10 09:31:58     24s] (I)      Routing effort level                               : 10000
[02/10 09:31:58     24s] (I)      Prefer layer length threshold                      : 8
[02/10 09:31:58     24s] (I)      Overflow penalty cost                              : 10
[02/10 09:31:58     24s] (I)      A-star cost                                        : 0.300000
[02/10 09:31:58     24s] (I)      Misalignment cost                                  : 10.000000
[02/10 09:31:58     24s] (I)      Threshold for short IRoute                         : 6
[02/10 09:31:58     24s] (I)      Via cost during post routing                       : 1.000000
[02/10 09:31:58     24s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/10 09:31:58     24s] (I)      Source-to-sink ratio                               : 0.300000
[02/10 09:31:58     24s] (I)      Scenic ratio bound                                 : 3.000000
[02/10 09:31:58     24s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/10 09:31:58     24s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/10 09:31:58     24s] (I)      PG-aware similar topology routing                  : true
[02/10 09:31:58     24s] (I)      Maze routing via cost fix                          : true
[02/10 09:31:58     24s] (I)      Apply PRL on PG terms                              : true
[02/10 09:31:58     24s] (I)      Apply PRL on obs objects                           : true
[02/10 09:31:58     24s] (I)      Handle range-type spacing rules                    : true
[02/10 09:31:58     24s] (I)      PG gap threshold multiplier                        : 10.000000
[02/10 09:31:58     24s] (I)      Parallel spacing query fix                         : true
[02/10 09:31:58     24s] (I)      Force source to root IR                            : true
[02/10 09:31:58     24s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/10 09:31:58     24s] (I)      Do not relax to DPT layer                          : true
[02/10 09:31:58     24s] (I)      No DPT in post routing                             : true
[02/10 09:31:58     24s] (I)      Modeling PG via merging fix                        : true
[02/10 09:31:58     24s] (I)      Shield aware TA                                    : true
[02/10 09:31:58     24s] (I)      Strong shield aware TA                             : true
[02/10 09:31:58     24s] (I)      Overflow calculation fix in LA                     : true
[02/10 09:31:58     24s] (I)      Post routing fix                                   : true
[02/10 09:31:58     24s] (I)      Strong post routing                                : true
[02/10 09:31:58     24s] (I)      Access via pillar from top                         : true
[02/10 09:31:58     24s] (I)      NDR via pillar fix                                 : true
[02/10 09:31:58     24s] (I)      Violation on path threshold                        : 1
[02/10 09:31:58     24s] (I)      Pass through capacity modeling                     : true
[02/10 09:31:58     24s] (I)      Select the non-relaxed segments in post routing stage : true
[02/10 09:31:58     24s] (I)      Select term pin box for io pin                     : true
[02/10 09:31:58     24s] (I)      Penalize NDR sharing                               : true
[02/10 09:31:58     24s] (I)      Enable special modeling                            : false
[02/10 09:31:58     24s] (I)      Keep fixed segments                                : true
[02/10 09:31:58     24s] (I)      Reorder net groups by key                          : true
[02/10 09:31:58     24s] (I)      Increase net scenic ratio                          : true
[02/10 09:31:58     24s] (I)      Method to set GCell size                           : row
[02/10 09:31:58     24s] (I)      Connect multiple ports and must join fix           : true
[02/10 09:31:58     24s] (I)      Avoid high resistance layers                       : true
[02/10 09:31:58     24s] (I)      Model find APA for IO pin fix                      : true
[02/10 09:31:58     24s] (I)      Avoid connecting non-metal layers                  : true
[02/10 09:31:58     24s] (I)      Use track pitch for NDR                            : true
[02/10 09:31:58     24s] (I)      Enable layer relax to lower layer                  : true
[02/10 09:31:58     24s] (I)      Enable layer relax to upper layer                  : true
[02/10 09:31:58     24s] (I)      Top layer relaxation fix                           : true
[02/10 09:31:58     24s] (I)      Handle non-default track width                     : false
[02/10 09:31:58     24s] (I)      Counted 964 PG shapes. We will not process PG shapes layer by layer.
[02/10 09:31:58     24s] (I)      Use row-based GCell size
[02/10 09:31:58     24s] (I)      Use row-based GCell align
[02/10 09:31:58     24s] (I)      layer 0 area = 80000
[02/10 09:31:58     24s] (I)      layer 1 area = 80000
[02/10 09:31:58     24s] (I)      layer 2 area = 80000
[02/10 09:31:58     24s] (I)      layer 3 area = 80000
[02/10 09:31:58     24s] (I)      layer 4 area = 80000
[02/10 09:31:58     24s] (I)      layer 5 area = 80000
[02/10 09:31:58     24s] (I)      layer 6 area = 80000
[02/10 09:31:58     24s] (I)      layer 7 area = 80000
[02/10 09:31:58     24s] (I)      layer 8 area = 80000
[02/10 09:31:58     24s] (I)      layer 9 area = 400000
[02/10 09:31:58     24s] (I)      layer 10 area = 400000
[02/10 09:31:58     24s] (I)      GCell unit size   : 3420
[02/10 09:31:58     24s] (I)      GCell multiplier  : 1
[02/10 09:31:58     24s] (I)      GCell row height  : 3420
[02/10 09:31:58     24s] (I)      Actual row height : 3420
[02/10 09:31:58     24s] (I)      GCell align ref   : 5200 5320
[02/10 09:31:58     24s] [NR-eGR] Track table information for default rule: 
[02/10 09:31:58     24s] [NR-eGR] Metal1 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal2 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal3 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal4 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal5 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal6 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal7 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal8 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal9 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal10 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal11 has single uniform track structure
[02/10 09:31:58     24s] (I)      ==================== Default via =====================
[02/10 09:31:58     24s] (I)      +----+------------------+----------------------------+
[02/10 09:31:58     24s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/10 09:31:58     24s] (I)      +----+------------------+----------------------------+
[02/10 09:31:58     24s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/10 09:31:58     24s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/10 09:31:58     24s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/10 09:31:58     24s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/10 09:31:58     24s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/10 09:31:58     24s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/10 09:31:58     24s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/10 09:31:58     24s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/10 09:31:58     24s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/10 09:31:58     24s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/10 09:31:58     24s] (I)      +----+------------------+----------------------------+
[02/10 09:31:58     24s] [NR-eGR] Read 1434 PG shapes
[02/10 09:31:58     24s] [NR-eGR] Read 0 clock shapes
[02/10 09:31:58     24s] [NR-eGR] Read 0 other shapes
[02/10 09:31:58     24s] [NR-eGR] #Routing Blockages  : 0
[02/10 09:31:58     24s] [NR-eGR] #Instance Blockages : 0
[02/10 09:31:58     24s] [NR-eGR] #PG Blockages       : 1434
[02/10 09:31:58     24s] [NR-eGR] #Halo Blockages     : 0
[02/10 09:31:58     24s] [NR-eGR] #Boundary Blockages : 0
[02/10 09:31:58     24s] [NR-eGR] #Clock Blockages    : 0
[02/10 09:31:58     24s] [NR-eGR] #Other Blockages    : 0
[02/10 09:31:58     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/10 09:31:58     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/10 09:31:58     24s] [NR-eGR] Read 1632 nets ( ignored 1631 )
[02/10 09:31:58     24s] [NR-eGR] Connected 0 must-join pins/ports
[02/10 09:31:58     24s] (I)      early_global_route_priority property id does not exist.
[02/10 09:31:58     24s] (I)      Read Num Blocks=2282  Num Prerouted Wires=0  Num CS=0
[02/10 09:31:58     24s] (I)      Layer 1 (V) : #blockages 84 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 2 (H) : #blockages 420 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 3 (V) : #blockages 84 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 4 (H) : #blockages 420 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 5 (V) : #blockages 84 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 6 (H) : #blockages 420 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 7 (V) : #blockages 84 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 8 (H) : #blockages 504 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 9 (V) : #blockages 126 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/10 09:31:58     24s] (I)      Moved 1 terms for better access 
[02/10 09:31:58     24s] (I)      Number of ignored nets                =      0
[02/10 09:31:58     24s] (I)      Number of connected nets              =      0
[02/10 09:31:58     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/10 09:31:58     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/10 09:31:58     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/10 09:31:58     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/10 09:31:58     24s] (I)      Ndr track 0 does not exist
[02/10 09:31:58     24s] (I)      ---------------------Grid Graph Info--------------------
[02/10 09:31:58     24s] (I)      Routing area        : (0, 0) - (157200, 150860)
[02/10 09:31:58     24s] (I)      Core area           : (5200, 5320) - (152000, 145540)
[02/10 09:31:58     24s] (I)      Site width          :   400  (dbu)
[02/10 09:31:58     24s] (I)      Row height          :  3420  (dbu)
[02/10 09:31:58     24s] (I)      GCell row height    :  3420  (dbu)
[02/10 09:31:58     24s] (I)      GCell width         :  3420  (dbu)
[02/10 09:31:58     24s] (I)      GCell height        :  3420  (dbu)
[02/10 09:31:58     24s] (I)      Grid                :    46    44    11
[02/10 09:31:58     24s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/10 09:31:58     24s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/10 09:31:58     24s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/10 09:31:58     24s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/10 09:31:58     24s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/10 09:31:58     24s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/10 09:31:58     24s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/10 09:31:58     24s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/10 09:31:58     24s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/10 09:31:58     24s] (I)      Total num of tracks :   397   393   397   393   397   393   397   393   397   156   158
[02/10 09:31:58     24s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/10 09:31:58     24s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/10 09:31:58     24s] (I)      --------------------------------------------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] [NR-eGR] ============ Routing rule table ============
[02/10 09:31:58     24s] [NR-eGR] Rule id: 0  Nets: 1
[02/10 09:31:58     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/10 09:31:58     24s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/10 09:31:58     24s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/10 09:31:58     24s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:58     24s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:58     24s] [NR-eGR] ========================================
[02/10 09:31:58     24s] [NR-eGR] 
[02/10 09:31:58     24s] (I)      =============== Blocked Tracks ===============
[02/10 09:31:58     24s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:58     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/10 09:31:58     24s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:58     24s] (I)      |     1 |       0 |        0 |         0.00% |
[02/10 09:31:58     24s] (I)      |     2 |   17292 |      840 |         4.86% |
[02/10 09:31:58     24s] (I)      |     3 |   18262 |      210 |         1.15% |
[02/10 09:31:58     24s] (I)      |     4 |   17292 |      840 |         4.86% |
[02/10 09:31:58     24s] (I)      |     5 |   18262 |      210 |         1.15% |
[02/10 09:31:58     24s] (I)      |     6 |   17292 |      840 |         4.86% |
[02/10 09:31:58     24s] (I)      |     7 |   18262 |      210 |         1.15% |
[02/10 09:31:58     24s] (I)      |     8 |   17292 |      840 |         4.86% |
[02/10 09:31:58     24s] (I)      |     9 |   18262 |      420 |         2.30% |
[02/10 09:31:58     24s] (I)      |    10 |    6864 |     1789 |        26.06% |
[02/10 09:31:58     24s] (I)      |    11 |    7268 |      409 |         5.63% |
[02/10 09:31:58     24s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:58     24s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      Reset routing kernel
[02/10 09:31:58     24s] (I)      Started Global Routing ( Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      totalPins=33  totalGlobalPin=33 (100.00%)
[02/10 09:31:58     24s] (I)      total 2D Cap : 152109 = (79065 H, 73044 V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1a Route ============
[02/10 09:31:58     24s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[02/10 09:31:58     24s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1b Route ============
[02/10 09:31:58     24s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:58     24s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.892000e+01um
[02/10 09:31:58     24s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/10 09:31:58     24s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1c Route ============
[02/10 09:31:58     24s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1d Route ============
[02/10 09:31:58     24s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1e Route ============
[02/10 09:31:58     24s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1f Route ============
[02/10 09:31:58     24s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1g Route ============
[02/10 09:31:58     24s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.892000e+01um
[02/10 09:31:58     24s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1h Route ============
[02/10 09:31:58     24s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/10 09:31:58     24s] [NR-eGR]                        OverCon            
[02/10 09:31:58     24s] [NR-eGR]                         #Gcell     %Gcell
[02/10 09:31:58     24s] [NR-eGR]        Layer             (1-0)    OverCon
[02/10 09:31:58     24s] [NR-eGR] ----------------------------------------------
[02/10 09:31:58     24s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR] ----------------------------------------------
[02/10 09:31:58     24s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR] 
[02/10 09:31:58     24s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      total 2D Cap : 152473 = (79111 H, 73362 V)
[02/10 09:31:58     24s] (I)      ============= Track Assignment ============
[02/10 09:31:58     24s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/10 09:31:58     24s] (I)      Started Track Assignment (1T) ( Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/10 09:31:58     24s] (I)      Run Multi-thread track assignment
[02/10 09:31:58     24s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      Started Export ( Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] [NR-eGR]                  Length (um)   Vias 
[02/10 09:31:58     24s] [NR-eGR] ------------------------------------
[02/10 09:31:58     24s] [NR-eGR]  Metal1   (1H)             0   5287 
[02/10 09:31:58     24s] [NR-eGR]  Metal2   (2V)          7739   7595 
[02/10 09:31:58     24s] [NR-eGR]  Metal3   (3H)          8355    595 
[02/10 09:31:58     24s] [NR-eGR]  Metal4   (4V)          2099    157 
[02/10 09:31:58     24s] [NR-eGR]  Metal5   (5H)           559     11 
[02/10 09:31:58     24s] [NR-eGR]  Metal6   (6V)             0      9 
[02/10 09:31:58     24s] [NR-eGR]  Metal7   (7H)            32      5 
[02/10 09:31:58     24s] [NR-eGR]  Metal8   (8V)            10      5 
[02/10 09:31:58     24s] [NR-eGR]  Metal9   (9H)             4      2 
[02/10 09:31:58     24s] [NR-eGR]  Metal10  (10V)            3      2 
[02/10 09:31:58     24s] [NR-eGR]  Metal11  (11H)           20      0 
[02/10 09:31:58     24s] [NR-eGR] ------------------------------------
[02/10 09:31:58     24s] [NR-eGR]           Total        18823  13668 
[02/10 09:31:58     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:58     24s] [NR-eGR] Total half perimeter of net bounding box: 14902um
[02/10 09:31:58     24s] [NR-eGR] Total length: 18823um, number of vias: 13668
[02/10 09:31:58     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:58     24s] [NR-eGR] Total eGR-routed clock nets wire length: 95um, number of vias: 58
[02/10 09:31:58     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:58     24s] [NR-eGR] Report for selected net(s) only.
[02/10 09:31:58     24s] [NR-eGR]                  Length (um)  Vias 
[02/10 09:31:58     24s] [NR-eGR] -----------------------------------
[02/10 09:31:58     24s] [NR-eGR]  Metal1   (1H)             0    32 
[02/10 09:31:58     24s] [NR-eGR]  Metal2   (2V)            63    24 
[02/10 09:31:58     24s] [NR-eGR]  Metal3   (3H)            31     2 
[02/10 09:31:58     24s] [NR-eGR]  Metal4   (4V)             1     0 
[02/10 09:31:58     24s] [NR-eGR]  Metal5   (5H)             0     0 
[02/10 09:31:58     24s] [NR-eGR]  Metal6   (6V)             0     0 
[02/10 09:31:58     24s] [NR-eGR]  Metal7   (7H)             0     0 
[02/10 09:31:58     24s] [NR-eGR]  Metal8   (8V)             0     0 
[02/10 09:31:58     24s] [NR-eGR]  Metal9   (9H)             0     0 
[02/10 09:31:58     24s] [NR-eGR]  Metal10  (10V)            0     0 
[02/10 09:31:58     24s] [NR-eGR]  Metal11  (11H)            0     0 
[02/10 09:31:58     24s] [NR-eGR] -----------------------------------
[02/10 09:31:58     24s] [NR-eGR]           Total           95    58 
[02/10 09:31:58     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:58     24s] [NR-eGR] Total half perimeter of net bounding box: 72um
[02/10 09:31:58     24s] [NR-eGR] Total length: 95um, number of vias: 58
[02/10 09:31:58     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:58     24s] [NR-eGR] Total routed clock nets wire length: 95um, number of vias: 58
[02/10 09:31:58     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:58     24s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      ==================================== Runtime Summary ====================================
[02/10 09:31:58     24s] (I)       Step                                          %     Start    Finish      Real       CPU 
[02/10 09:31:58     24s] (I)      -----------------------------------------------------------------------------------------
[02/10 09:31:58     24s] (I)       Early Global Route kernel               100.00%  9.37 sec  9.45 sec  0.09 sec  0.02 sec 
[02/10 09:31:58     24s] (I)       +-Import and model                       43.48%  9.37 sec  9.41 sec  0.04 sec  0.01 sec 
[02/10 09:31:58     24s] (I)       | +-Create place DB                       2.04%  9.37 sec  9.37 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Import place data                   2.01%  9.37 sec  9.37 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Read instances and placement      0.65%  9.37 sec  9.37 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Read nets                         1.29%  9.37 sec  9.37 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Create route DB                      34.98%  9.37 sec  9.40 sec  0.03 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Import route data (1T)             34.41%  9.37 sec  9.40 sec  0.03 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Read blockages ( Layer 2-11 )    16.10%  9.39 sec  9.40 sec  0.01 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | | +-Read routing blockages          0.00%  9.39 sec  9.39 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | | +-Read instance blockages         0.17%  9.39 sec  9.39 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | | +-Read PG blockages               1.47%  9.39 sec  9.39 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | | +-Read clock blockages            1.50%  9.39 sec  9.39 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | | +-Read other blockages            1.47%  9.39 sec  9.39 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | | +-Read halo blockages             0.01%  9.39 sec  9.39 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | | +-Read boundary cut boxes         0.00%  9.39 sec  9.39 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Read blackboxes                   0.01%  9.40 sec  9.40 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Read prerouted                    0.30%  9.40 sec  9.40 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Read unlegalized nets             0.09%  9.40 sec  9.40 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Read nets                         0.01%  9.40 sec  9.40 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Set up via pillars                0.00%  9.40 sec  9.40 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Initialize 3D grid graph          0.11%  9.40 sec  9.40 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Model blockage capacity           0.97%  9.40 sec  9.40 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | | +-Initialize 3D capacity          0.85%  9.40 sec  9.40 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Move terms for access (1T)        0.02%  9.40 sec  9.40 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Read aux data                         0.00%  9.40 sec  9.40 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Others data preparation               0.01%  9.40 sec  9.40 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Create route kernel                   6.22%  9.40 sec  9.41 sec  0.01 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       +-Global Routing                         48.53%  9.41 sec  9.45 sec  0.04 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Initialization                        0.02%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Net group 1                           1.76%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Generate topology                   0.12%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Phase 1a                            0.49%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Pattern routing (1T)              0.39%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Add via demand to 2D              0.02%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Phase 1b                            0.03%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Phase 1c                            0.01%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Phase 1d                            0.01%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Phase 1e                            0.07%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Route legalization                0.03%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | | +-Legalize Blockage Violations    0.00%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Phase 1f                            0.01%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Phase 1g                            0.09%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Post Routing                      0.06%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Phase 1h                            0.06%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | | +-Post Routing                      0.02%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Layer assignment (1T)               0.23%  9.41 sec  9.41 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       +-Export 3D cong map                      0.35%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Export 2D cong map                    0.04%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       +-Extract Global 3D Wires                 0.00%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       +-Track Assignment (1T)                   0.99%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Initialization                        0.01%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Track Assignment Kernel               0.82%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Free Memory                           0.00%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       +-Export                                  3.89%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Export DB wires                       0.12%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Export all nets                     0.05%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | | +-Set wire vias                       0.01%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Report wirelength                     2.07%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Update net boxes                      1.53%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       | +-Update timing                         0.00%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)       +-Postprocess design                      0.06%  9.45 sec  9.45 sec  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)      ===================== Summary by functions =====================
[02/10 09:31:58     24s] (I)       Lv  Step                                 %      Real       CPU 
[02/10 09:31:58     24s] (I)      ----------------------------------------------------------------
[02/10 09:31:58     24s] (I)        0  Early Global Route kernel      100.00%  0.09 sec  0.02 sec 
[02/10 09:31:58     24s] (I)        1  Global Routing                  48.53%  0.04 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        1  Import and model                43.48%  0.04 sec  0.01 sec 
[02/10 09:31:58     24s] (I)        1  Export                           3.89%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        1  Track Assignment (1T)            0.99%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        1  Export 3D cong map               0.35%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        1  Postprocess design               0.06%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Create route DB                 34.98%  0.03 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Create route kernel              6.22%  0.01 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Report wirelength                2.07%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Create place DB                  2.04%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Net group 1                      1.76%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Update net boxes                 1.53%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Track Assignment Kernel          0.82%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Export DB wires                  0.12%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Export 2D cong map               0.04%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Initialization                   0.03%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Import route data (1T)          34.41%  0.03 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Import place data                2.01%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Phase 1a                         0.49%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Layer assignment (1T)            0.23%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Generate topology                0.12%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Phase 1g                         0.09%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Phase 1e                         0.07%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Phase 1h                         0.06%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Export all nets                  0.05%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Read blockages ( Layer 2-11 )   16.10%  0.01 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Read nets                        1.30%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Model blockage capacity          0.97%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Read instances and placement     0.65%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Pattern routing (1T)             0.39%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Read prerouted                   0.30%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Initialize 3D grid graph         0.11%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Read unlegalized nets            0.09%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Post Routing                     0.08%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Add via demand to 2D             0.02%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        5  Read clock blockages             1.50%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        5  Read other blockages             1.47%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        5  Read PG blockages                1.47%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        5  Initialize 3D capacity           0.85%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        5  Read instance blockages          0.17%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/10 09:31:58     24s]       Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   Early Global Route - eGR only step
[02/10 09:31:58     24s]     Routing using eGR only done.
[02/10 09:31:58     24s]   Fixed 1 wires.
[02/10 09:31:58     24s] Net route status summary:
[02/10 09:31:58     24s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:31:58     24s]   Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] CCOPT: Done with clock implementation routing.
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s]   Clock implementation routing done.
[02/10 09:31:58     24s]   CCOpt: Starting congestion repair using flow wrapper...
[02/10 09:31:58     24s]     Congestion Repair...
[02/10 09:31:58     24s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:24.9/0:00:28.1 (0.9), mem = 2000.8M
[02/10 09:31:58     24s] User Input Parameters:
[02/10 09:31:58     24s] - Congestion Driven    : On
[02/10 09:31:58     24s] - Timing Driven        : Off
[02/10 09:31:58     24s] - Area-Violation Based : On
[02/10 09:31:58     24s] - Start Rollback Level : -5
[02/10 09:31:58     24s] - Legalized            : On
[02/10 09:31:58     24s] Info: Disable timing driven in postCTS congRepair.
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Starting congRepair ...
[02/10 09:31:58     24s] - Window Based         : Off
[02/10 09:31:58     24s] - eDen incr mode       : Off
[02/10 09:31:58     24s] - Small incr mode      : Off
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2000.8M, EPOCH TIME: 1739190718.730541
[02/10 09:31:58     24s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2000.8M, EPOCH TIME: 1739190718.732181
[02/10 09:31:58     24s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2000.8M, EPOCH TIME: 1739190718.732221
[02/10 09:31:58     24s] Starting Early Global Route congestion estimation: mem = 2000.8M
[02/10 09:31:58     24s] (I)      ==================== Layers =====================
[02/10 09:31:58     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:58     24s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/10 09:31:58     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:58     24s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/10 09:31:58     24s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/10 09:31:58     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:58     24s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/10 09:31:58     24s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/10 09:31:58     24s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/10 09:31:58     24s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/10 09:31:58     24s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/10 09:31:58     24s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/10 09:31:58     24s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/10 09:31:58     24s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:58     24s] (I)      Started Import and model ( Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:58     24s] (I)      == Non-default Options ==
[02/10 09:31:58     24s] (I)      Maximum routing layer                              : 11
[02/10 09:31:58     24s] (I)      Number of threads                                  : 1
[02/10 09:31:58     24s] (I)      Use non-blocking free Dbs wires                    : false
[02/10 09:31:58     24s] (I)      Method to set GCell size                           : row
[02/10 09:31:58     24s] (I)      Counted 964 PG shapes. We will not process PG shapes layer by layer.
[02/10 09:31:58     24s] (I)      Use row-based GCell size
[02/10 09:31:58     24s] (I)      Use row-based GCell align
[02/10 09:31:58     24s] (I)      layer 0 area = 80000
[02/10 09:31:58     24s] (I)      layer 1 area = 80000
[02/10 09:31:58     24s] (I)      layer 2 area = 80000
[02/10 09:31:58     24s] (I)      layer 3 area = 80000
[02/10 09:31:58     24s] (I)      layer 4 area = 80000
[02/10 09:31:58     24s] (I)      layer 5 area = 80000
[02/10 09:31:58     24s] (I)      layer 6 area = 80000
[02/10 09:31:58     24s] (I)      layer 7 area = 80000
[02/10 09:31:58     24s] (I)      layer 8 area = 80000
[02/10 09:31:58     24s] (I)      layer 9 area = 400000
[02/10 09:31:58     24s] (I)      layer 10 area = 400000
[02/10 09:31:58     24s] (I)      GCell unit size   : 3420
[02/10 09:31:58     24s] (I)      GCell multiplier  : 1
[02/10 09:31:58     24s] (I)      GCell row height  : 3420
[02/10 09:31:58     24s] (I)      Actual row height : 3420
[02/10 09:31:58     24s] (I)      GCell align ref   : 5200 5320
[02/10 09:31:58     24s] [NR-eGR] Track table information for default rule: 
[02/10 09:31:58     24s] [NR-eGR] Metal1 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal2 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal3 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal4 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal5 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal6 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal7 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal8 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal9 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal10 has single uniform track structure
[02/10 09:31:58     24s] [NR-eGR] Metal11 has single uniform track structure
[02/10 09:31:58     24s] (I)      ==================== Default via =====================
[02/10 09:31:58     24s] (I)      +----+------------------+----------------------------+
[02/10 09:31:58     24s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/10 09:31:58     24s] (I)      +----+------------------+----------------------------+
[02/10 09:31:58     24s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/10 09:31:58     24s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/10 09:31:58     24s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/10 09:31:58     24s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/10 09:31:58     24s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/10 09:31:58     24s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/10 09:31:58     24s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/10 09:31:58     24s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/10 09:31:58     24s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/10 09:31:58     24s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/10 09:31:58     24s] (I)      +----+------------------+----------------------------+
[02/10 09:31:58     24s] [NR-eGR] Read 1562 PG shapes
[02/10 09:31:58     24s] [NR-eGR] Read 0 clock shapes
[02/10 09:31:58     24s] [NR-eGR] Read 0 other shapes
[02/10 09:31:58     24s] [NR-eGR] #Routing Blockages  : 0
[02/10 09:31:58     24s] [NR-eGR] #Instance Blockages : 0
[02/10 09:31:58     24s] [NR-eGR] #PG Blockages       : 1562
[02/10 09:31:58     24s] [NR-eGR] #Halo Blockages     : 0
[02/10 09:31:58     24s] [NR-eGR] #Boundary Blockages : 0
[02/10 09:31:58     24s] [NR-eGR] #Clock Blockages    : 0
[02/10 09:31:58     24s] [NR-eGR] #Other Blockages    : 0
[02/10 09:31:58     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/10 09:31:58     24s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 38
[02/10 09:31:58     24s] [NR-eGR] Read 1632 nets ( ignored 1 )
[02/10 09:31:58     24s] (I)      early_global_route_priority property id does not exist.
[02/10 09:31:58     24s] (I)      Read Num Blocks=1562  Num Prerouted Wires=38  Num CS=0
[02/10 09:31:58     24s] (I)      Layer 1 (V) : #blockages 168 : #preroutes 25
[02/10 09:31:58     24s] (I)      Layer 2 (H) : #blockages 168 : #preroutes 12
[02/10 09:31:58     24s] (I)      Layer 3 (V) : #blockages 168 : #preroutes 1
[02/10 09:31:58     24s] (I)      Layer 4 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 5 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 6 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 7 (V) : #blockages 168 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 8 (H) : #blockages 168 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 9 (V) : #blockages 162 : #preroutes 0
[02/10 09:31:58     24s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/10 09:31:58     24s] (I)      Number of ignored nets                =      1
[02/10 09:31:58     24s] (I)      Number of connected nets              =      0
[02/10 09:31:58     24s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/10 09:31:58     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/10 09:31:58     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/10 09:31:58     24s] (I)      Ndr track 0 does not exist
[02/10 09:31:58     24s] (I)      ---------------------Grid Graph Info--------------------
[02/10 09:31:58     24s] (I)      Routing area        : (0, 0) - (157200, 150860)
[02/10 09:31:58     24s] (I)      Core area           : (5200, 5320) - (152000, 145540)
[02/10 09:31:58     24s] (I)      Site width          :   400  (dbu)
[02/10 09:31:58     24s] (I)      Row height          :  3420  (dbu)
[02/10 09:31:58     24s] (I)      GCell row height    :  3420  (dbu)
[02/10 09:31:58     24s] (I)      GCell width         :  3420  (dbu)
[02/10 09:31:58     24s] (I)      GCell height        :  3420  (dbu)
[02/10 09:31:58     24s] (I)      Grid                :    46    44    11
[02/10 09:31:58     24s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/10 09:31:58     24s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/10 09:31:58     24s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/10 09:31:58     24s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/10 09:31:58     24s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/10 09:31:58     24s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/10 09:31:58     24s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/10 09:31:58     24s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/10 09:31:58     24s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/10 09:31:58     24s] (I)      Total num of tracks :   397   393   397   393   397   393   397   393   397   156   158
[02/10 09:31:58     24s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/10 09:31:58     24s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/10 09:31:58     24s] (I)      --------------------------------------------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] [NR-eGR] ============ Routing rule table ============
[02/10 09:31:58     24s] [NR-eGR] Rule id: 0  Nets: 1631
[02/10 09:31:58     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/10 09:31:58     24s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/10 09:31:58     24s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/10 09:31:58     24s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:58     24s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:58     24s] [NR-eGR] ========================================
[02/10 09:31:58     24s] [NR-eGR] 
[02/10 09:31:58     24s] (I)      =============== Blocked Tracks ===============
[02/10 09:31:58     24s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:58     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/10 09:31:58     24s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:58     24s] (I)      |     1 |       0 |        0 |         0.00% |
[02/10 09:31:58     24s] (I)      |     2 |   17292 |      840 |         4.86% |
[02/10 09:31:58     24s] (I)      |     3 |   18262 |      210 |         1.15% |
[02/10 09:31:58     24s] (I)      |     4 |   17292 |      840 |         4.86% |
[02/10 09:31:58     24s] (I)      |     5 |   18262 |      210 |         1.15% |
[02/10 09:31:58     24s] (I)      |     6 |   17292 |      840 |         4.86% |
[02/10 09:31:58     24s] (I)      |     7 |   18262 |      210 |         1.15% |
[02/10 09:31:58     24s] (I)      |     8 |   17292 |      840 |         4.86% |
[02/10 09:31:58     24s] (I)      |     9 |   18262 |      420 |         2.30% |
[02/10 09:31:58     24s] (I)      |    10 |    6864 |     1789 |        26.06% |
[02/10 09:31:58     24s] (I)      |    11 |    7268 |      409 |         5.63% |
[02/10 09:31:58     24s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:58     24s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      Reset routing kernel
[02/10 09:31:58     24s] (I)      Started Global Routing ( Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      totalPins=5352  totalGlobalPin=5133 (95.91%)
[02/10 09:31:58     24s] (I)      total 2D Cap : 152382 = (79107 H, 73275 V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1a Route ============
[02/10 09:31:58     24s] [NR-eGR] Layer group 1: route 1631 net(s) in layer range [2, 11]
[02/10 09:31:58     24s] (I)      Usage: 10204 = (5054 H, 5150 V) = (6.39% H, 7.03% V) = (8.642e+03um H, 8.806e+03um V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1b Route ============
[02/10 09:31:58     24s] (I)      Usage: 10204 = (5054 H, 5150 V) = (6.39% H, 7.03% V) = (8.642e+03um H, 8.806e+03um V)
[02/10 09:31:58     24s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.744884e+04um
[02/10 09:31:58     24s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/10 09:31:58     24s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1c Route ============
[02/10 09:31:58     24s] (I)      Usage: 10204 = (5054 H, 5150 V) = (6.39% H, 7.03% V) = (8.642e+03um H, 8.806e+03um V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1d Route ============
[02/10 09:31:58     24s] (I)      Usage: 10204 = (5054 H, 5150 V) = (6.39% H, 7.03% V) = (8.642e+03um H, 8.806e+03um V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1e Route ============
[02/10 09:31:58     24s] (I)      Usage: 10204 = (5054 H, 5150 V) = (6.39% H, 7.03% V) = (8.642e+03um H, 8.806e+03um V)
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] (I)      ============  Phase 1l Route ============
[02/10 09:31:58     24s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.744884e+04um
[02/10 09:31:58     24s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/10 09:31:58     24s] (I)      Layer  2:      16672      5852         0           0       16912    ( 0.00%) 
[02/10 09:31:58     24s] (I)      Layer  3:      17729      4866         0           0       17820    ( 0.00%) 
[02/10 09:31:58     24s] (I)      Layer  4:      16672      1272         0           0       16912    ( 0.00%) 
[02/10 09:31:58     24s] (I)      Layer  5:      17729       322         0           0       17820    ( 0.00%) 
[02/10 09:31:58     24s] (I)      Layer  6:      16672         8         0           0       16912    ( 0.00%) 
[02/10 09:31:58     24s] (I)      Layer  7:      17729        33         0           0       17820    ( 0.00%) 
[02/10 09:31:58     24s] (I)      Layer  8:      16672        11         0           0       16912    ( 0.00%) 
[02/10 09:31:58     24s] (I)      Layer  9:      17655         6         0           0       17820    ( 0.00%) 
[02/10 09:31:58     24s] (I)      Layer 10:       4945         2         0         441        6324    ( 6.52%) 
[02/10 09:31:58     24s] (I)      Layer 11:       6705         9         0         324        6804    ( 4.55%) 
[02/10 09:31:58     24s] (I)      Total:        149180     12381         0         765      152051    ( 0.50%) 
[02/10 09:31:58     24s] (I)      
[02/10 09:31:58     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/10 09:31:58     24s] [NR-eGR]                        OverCon            
[02/10 09:31:58     24s] [NR-eGR]                         #Gcell     %Gcell
[02/10 09:31:58     24s] [NR-eGR]        Layer             (1-0)    OverCon
[02/10 09:31:58     24s] [NR-eGR] ----------------------------------------------
[02/10 09:31:58     24s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR] ----------------------------------------------
[02/10 09:31:58     24s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/10 09:31:58     24s] [NR-eGR] 
[02/10 09:31:58     24s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      total 2D Cap : 152515 = (79153 H, 73362 V)
[02/10 09:31:58     24s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.024, REAL:0.089, MEM:2000.8M, EPOCH TIME: 1739190718.821581
[02/10 09:31:58     24s] OPERPROF: Starting HotSpotCal at level 1, MEM:2000.8M, EPOCH TIME: 1739190718.821596
[02/10 09:31:58     24s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/10 09:31:58     24s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2000.8M
[02/10 09:31:58     24s] [hotspot] +------------+---------------+---------------+
[02/10 09:31:58     24s] [hotspot] |            |   max hotspot | total hotspot |
[02/10 09:31:58     24s] [hotspot] +------------+---------------+---------------+
[02/10 09:31:58     24s] [hotspot] | normalized |          0.00 |          0.00 |
[02/10 09:31:58     24s] [hotspot] +------------+---------------+---------------+
[02/10 09:31:58     24s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/10 09:31:58     24s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/10 09:31:58     24s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2000.8M, EPOCH TIME: 1739190718.821794
[02/10 09:31:58     24s] Skipped repairing congestion.
[02/10 09:31:58     24s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2000.8M, EPOCH TIME: 1739190718.821815
[02/10 09:31:58     24s] Starting Early Global Route wiring: mem = 2000.8M
[02/10 09:31:58     24s] (I)      ============= Track Assignment ============
[02/10 09:31:58     24s] (I)      Started Track Assignment (1T) ( Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/10 09:31:58     24s] (I)      Run Multi-thread track assignment
[02/10 09:31:58     24s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] (I)      Started Export ( Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] [NR-eGR]                  Length (um)   Vias 
[02/10 09:31:58     24s] [NR-eGR] ------------------------------------
[02/10 09:31:58     24s] [NR-eGR]  Metal1   (1H)             0   5287 
[02/10 09:31:58     24s] [NR-eGR]  Metal2   (2V)          7716   7587 
[02/10 09:31:58     24s] [NR-eGR]  Metal3   (3H)          8334    608 
[02/10 09:31:58     24s] [NR-eGR]  Metal4   (4V)          2114    155 
[02/10 09:31:58     24s] [NR-eGR]  Metal5   (5H)           556     13 
[02/10 09:31:58     24s] [NR-eGR]  Metal6   (6V)             0     11 
[02/10 09:31:58     24s] [NR-eGR]  Metal7   (7H)            58      7 
[02/10 09:31:58     24s] [NR-eGR]  Metal8   (8V)            14      5 
[02/10 09:31:58     24s] [NR-eGR]  Metal9   (9H)             4      2 
[02/10 09:31:58     24s] [NR-eGR]  Metal10  (10V)            3      2 
[02/10 09:31:58     24s] [NR-eGR]  Metal11  (11H)           20      0 
[02/10 09:31:58     24s] [NR-eGR] ------------------------------------
[02/10 09:31:58     24s] [NR-eGR]           Total        18820  13677 
[02/10 09:31:58     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:58     24s] [NR-eGR] Total half perimeter of net bounding box: 14902um
[02/10 09:31:58     24s] [NR-eGR] Total length: 18820um, number of vias: 13677
[02/10 09:31:58     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:58     24s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/10 09:31:58     24s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:58     24s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2000.84 MB )
[02/10 09:31:58     24s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.016, REAL:0.016, MEM:2000.8M, EPOCH TIME: 1739190718.837416
[02/10 09:31:58     24s] Early Global Route wiring runtime: 0.02 seconds, mem = 2000.8M
[02/10 09:31:58     24s] Tdgp not successfully inited but do clear! skip clearing
[02/10 09:31:58     24s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:31:58     24s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : [02/10 09:31:58     24s] 
cpu/real = 0:00:00.0/0:00:00.1 (0.4), totSession cpu/real = 0:00:24.9/0:00:28.2 (0.9), mem = 2000.8M
[02/10 09:31:58     24s] =============================================================================================
[02/10 09:31:58     24s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.15-s110_1
[02/10 09:31:58     24s] =============================================================================================
[02/10 09:31:58     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:31:58     24s] ---------------------------------------------------------------------------------------------
[02/10 09:31:58     24s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.4
[02/10 09:31:58     24s] ---------------------------------------------------------------------------------------------
[02/10 09:31:58     24s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.4
[02/10 09:31:58     24s] ---------------------------------------------------------------------------------------------
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   Congestion Repair
[02/10 09:31:58     24s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/10 09:31:58     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:2000.8M, EPOCH TIME: 1739190718.864333
[02/10 09:31:58     24s] Processing tracks to init pin-track alignment.
[02/10 09:31:58     24s] z: 2, totalTracks: 1
[02/10 09:31:58     24s] z: 4, totalTracks: 1
[02/10 09:31:58     24s] z: 6, totalTracks: 1
[02/10 09:31:58     24s] z: 8, totalTracks: 1
[02/10 09:31:58     24s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:58     24s] All LLGs are deleted
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2000.8M, EPOCH TIME: 1739190718.866186
[02/10 09:31:58     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2000.8M, EPOCH TIME: 1739190718.866363
[02/10 09:31:58     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2000.8M, EPOCH TIME: 1739190718.866521
[02/10 09:31:58     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:58     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2000.8M, EPOCH TIME: 1739190718.867238
[02/10 09:31:58     24s] Max number of tech site patterns supported in site array is 256.
[02/10 09:31:58     24s] Core basic site is CoreSite
[02/10 09:31:58     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2000.8M, EPOCH TIME: 1739190718.879146
[02/10 09:31:58     24s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:31:58     24s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:31:58     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2000.8M, EPOCH TIME: 1739190718.879319
[02/10 09:31:58     24s] Fast DP-INIT is on for default
[02/10 09:31:58     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/10 09:31:58     24s] Atter site array init, number of instance map data is 0.
[02/10 09:31:58     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2000.8M, EPOCH TIME: 1739190718.880016
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:58     24s] OPERPROF:     Starting CMU at level 3, MEM:2000.8M, EPOCH TIME: 1739190718.880250
[02/10 09:31:58     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2000.8M, EPOCH TIME: 1739190718.880479
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:31:58     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2000.8M, EPOCH TIME: 1739190718.880572
[02/10 09:31:58     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2000.8M, EPOCH TIME: 1739190718.880585
[02/10 09:31:58     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2000.8M, EPOCH TIME: 1739190718.880598
[02/10 09:31:58     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2000.8MB).
[02/10 09:31:58     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2000.8M, EPOCH TIME: 1739190718.880688
[02/10 09:31:58     24s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.3)
[02/10 09:31:58     24s]   Leaving CCOpt scope - extractRC...
[02/10 09:31:58     24s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/10 09:31:58     24s] Extraction called for design 'ieee754multiplier' of instances=1319 and nets=1634 using extraction engine 'pre_route' .
[02/10 09:31:58     24s] pre_route RC Extraction called for design ieee754multiplier.
[02/10 09:31:58     24s] RC Extraction called in multi-corner(2) mode.
[02/10 09:31:58     24s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/10 09:31:58     24s] Type 'man IMPEXT-6166' for more detail.
[02/10 09:31:58     24s] RCMode: PreRoute
[02/10 09:31:58     24s]       RC Corner Indexes            0       1   
[02/10 09:31:58     24s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/10 09:31:58     24s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/10 09:31:58     24s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/10 09:31:58     24s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/10 09:31:58     24s] Shrink Factor                : 1.00000
[02/10 09:31:58     24s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/10 09:31:58     24s] Using capacitance table file ...
[02/10 09:31:58     24s] 
[02/10 09:31:58     24s] Trim Metal Layers:
[02/10 09:31:58     24s] LayerId::1 widthSet size::4
[02/10 09:31:58     24s] LayerId::2 widthSet size::4
[02/10 09:31:58     24s] LayerId::3 widthSet size::4
[02/10 09:31:58     24s] LayerId::4 widthSet size::4
[02/10 09:31:58     24s] LayerId::5 widthSet size::4
[02/10 09:31:58     24s] LayerId::6 widthSet size::4
[02/10 09:31:58     24s] LayerId::7 widthSet size::4
[02/10 09:31:58     24s] LayerId::8 widthSet size::4
[02/10 09:31:58     24s] LayerId::9 widthSet size::4
[02/10 09:31:58     24s] LayerId::10 widthSet size::4
[02/10 09:31:58     24s] LayerId::11 widthSet size::3
[02/10 09:31:58     24s] eee: pegSigSF::1.070000
[02/10 09:31:58     24s] Updating RC grid for preRoute extraction ...
[02/10 09:31:58     24s] Initializing multi-corner resistance tables ...
[02/10 09:31:58     24s] eee: l::1 avDens::0.094878 usedTrk::213.475525 availTrk::2250.000000 sigTrk::213.475525
[02/10 09:31:58     24s] eee: l::2 avDens::0.232203 usedTrk::496.333302 availTrk::2137.500000 sigTrk::496.333302
[02/10 09:31:58     24s] eee: l::3 avDens::0.236568 usedTrk::532.277045 availTrk::2250.000000 sigTrk::532.277045
[02/10 09:31:58     24s] eee: l::4 avDens::0.070288 usedTrk::132.211051 availTrk::1881.000000 sigTrk::132.211051
[02/10 09:31:58     24s] eee: l::5 avDens::0.018839 usedTrk::33.911053 availTrk::1800.000000 sigTrk::33.911053
[02/10 09:31:58     24s] eee: l::6 avDens::0.000116 usedTrk::0.029737 availTrk::256.500000 sigTrk::0.029737
[02/10 09:31:58     24s] eee: l::7 avDens::0.007047 usedTrk::3.805117 availTrk::540.000000 sigTrk::3.805117
[02/10 09:31:58     24s] eee: l::8 avDens::0.002923 usedTrk::0.999503 availTrk::342.000000 sigTrk::0.999503
[02/10 09:31:58     24s] eee: l::9 avDens::0.000693 usedTrk::0.249561 availTrk::360.000000 sigTrk::0.249561
[02/10 09:31:58     24s] eee: l::10 avDens::0.150730 usedTrk::128.874416 availTrk::855.000000 sigTrk::128.874416
[02/10 09:31:58     24s] eee: l::11 avDens::0.060275 usedTrk::28.208597 availTrk::468.000000 sigTrk::28.208597
[02/10 09:31:58     24s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:31:58     24s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.147919 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/10 09:31:58     24s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2000.840M)
[02/10 09:31:58     24s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/10 09:31:58     24s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/10 09:31:58     24s] End AAE Lib Interpolated Model. (MEM=2000.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:31:58     24s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     24s]   Clock DAG stats after clustering cong repair call:
[02/10 09:31:58     24s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:58     24s]     sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:58     24s]     misc counts      : r=1, pp=0
[02/10 09:31:58     24s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:58     24s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:58     24s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:58     24s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:58     24s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     24s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     24s]   Clock DAG net violations after clustering cong repair call: none
[02/10 09:31:58     24s]   Clock DAG hash after clustering cong repair call: 12775136591995727028 15775256805576158439
[02/10 09:31:58     24s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/10 09:31:58     24s]     Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:58     24s]   CTS services accumulated run-time stats after clustering cong repair call:
[02/10 09:31:58     24s]     delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:58     24s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:58     24s]     steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:58     24s]   Primary reporting skew groups after clustering cong repair call:
[02/10 09:31:58     24s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:58     24s]         min path sink: result_reg[31]/CK
[02/10 09:31:58     24s]         max path sink: result_reg[31]/CK
[02/10 09:31:58     24s]   Skew group summary after clustering cong repair call:
[02/10 09:31:58     24s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:58     24s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
[02/10 09:31:58     24s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     24s] UM:*                                                                   CongRepair After Initial Clustering
[02/10 09:31:58     24s]   Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.6)
[02/10 09:31:58     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     25s] UM:*                                                                   Stage::Clustering
[02/10 09:31:58     25s]   Stage::DRV Fixing...
[02/10 09:31:58     25s]   Fixing clock tree slew time and max cap violations...
[02/10 09:31:58     25s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 12775136591995727028 15775256805576158439
[02/10 09:31:58     25s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[02/10 09:31:58     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:58     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:58     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:58     25s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/10 09:31:58     25s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/10 09:31:58     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:58     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:58     25s]       misc counts      : r=1, pp=0
[02/10 09:31:58     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:58     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:58     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:58     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:58     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     25s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/10 09:31:58     25s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/10 09:31:58     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:58     25s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 12775136591995727028 15775256805576158439
[02/10 09:31:58     25s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[02/10 09:31:58     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:58     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:58     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:58     25s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/10 09:31:58     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:58     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:58     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:58     25s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/10 09:31:58     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:58     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:58     25s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     25s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[02/10 09:31:58     25s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/10 09:31:58     25s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 12775136591995727028 15775256805576158439
[02/10 09:31:58     25s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/10 09:31:58     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:58     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:58     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:58     25s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/10 09:31:58     25s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/10 09:31:58     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:58     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:58     25s]       misc counts      : r=1, pp=0
[02/10 09:31:58     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:58     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:58     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:58     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:58     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:58     25s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/10 09:31:58     25s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/10 09:31:58     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:58     25s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 12775136591995727028 15775256805576158439
[02/10 09:31:58     25s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/10 09:31:58     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:58     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:58     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:58     25s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/10 09:31:58     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:58     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:58     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:58     25s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/10 09:31:58     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:58     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:58     25s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:58     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:58     25s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[02/10 09:31:58     25s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Stage::DRV Fixing
[02/10 09:31:59     25s]   Stage::Insertion Delay Reduction...
[02/10 09:31:59     25s]   Removing unnecessary root buffering...
[02/10 09:31:59     25s]     Clock DAG hash before 'Removing unnecessary root buffering': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Removing unnecessary root buffering': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Removing unnecessary root buffering':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Removing unnecessary root buffering
[02/10 09:31:59     25s]   Removing unconstrained drivers...
[02/10 09:31:59     25s]     Clock DAG hash before 'Removing unconstrained drivers': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Removing unconstrained drivers': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Removing unconstrained drivers':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Removing unconstrained drivers
[02/10 09:31:59     25s]   Reducing insertion delay 1...
[02/10 09:31:59     25s]     Clock DAG hash before 'Reducing insertion delay 1': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Reducing insertion delay 1': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Reducing insertion delay 1':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Reducing insertion delay 1
[02/10 09:31:59     25s]   Removing longest path buffering...
[02/10 09:31:59     25s]     Clock DAG hash before 'Removing longest path buffering': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Clock DAG stats after 'Removing longest path buffering':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Removing longest path buffering': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Removing longest path buffering':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Removing longest path buffering
[02/10 09:31:59     25s]   Reducing insertion delay 2...
[02/10 09:31:59     25s]     Clock DAG hash before 'Reducing insertion delay 2': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Path optimization required 0 stage delay updates 
[02/10 09:31:59     25s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[02/10 09:31:59     25s]     Clock DAG hash after 'Reducing insertion delay 2': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Reducing insertion delay 2':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Reducing insertion delay 2
[02/10 09:31:59     25s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Stage::Insertion Delay Reduction
[02/10 09:31:59     25s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.6 real=0:00:00.8)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   CCOpt::Phase::Construction
[02/10 09:31:59     25s]   CCOpt::Phase::Implementation...
[02/10 09:31:59     25s]   Stage::Reducing Power...
[02/10 09:31:59     25s]   Improving clock tree routing...
[02/10 09:31:59     25s]     Clock DAG hash before 'Improving clock tree routing': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Iteration 1...
[02/10 09:31:59     25s]     Iteration 1 done.
[02/10 09:31:59     25s]     Clock DAG stats after 'Improving clock tree routing':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Improving clock tree routing': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Improving clock tree routing':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Improving clock tree routing
[02/10 09:31:59     25s]   Reducing clock tree power 1...
[02/10 09:31:59     25s]     Clock DAG hash before 'Reducing clock tree power 1': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s] 
[02/10 09:31:59     25s]     Legalizer releasing space for clock trees
[02/10 09:31:59     25s]     Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/10 09:31:59     25s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Legalizing clock trees
[02/10 09:31:59     25s]     100% 
[02/10 09:31:59     25s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Reducing clock tree power 1': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Reducing clock tree power 1':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Reducing clock tree power 1
[02/10 09:31:59     25s]     Clock DAG hash before 'Reducing clock tree power 2': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]   Reducing clock tree power 2...
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Path optimization required 0 stage delay updates 
[02/10 09:31:59     25s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Reducing clock tree power 2': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Reducing clock tree power 2':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Reducing clock tree power 2
[02/10 09:31:59     25s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Stage::Reducing Power
[02/10 09:31:59     25s]   Stage::Balancing...
[02/10 09:31:59     25s]   Approximately balancing fragments step...
[02/10 09:31:59     25s]     Clock DAG hash before 'Approximately balancing fragments step': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[02/10 09:31:59     25s]       delay calculator: calls=4860, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4857, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Resolve constraints - Approximately balancing fragments...
[02/10 09:31:59     25s]     Resolving skew group constraints...
[02/10 09:31:59     25s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
[02/10 09:31:59     25s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/normal_genus_slow_max from 0.052ns to 0.000ns.
[02/10 09:31:59     25s] Type 'man IMPCCOPT-1059' for more detail.
[02/10 09:31:59     25s]       
[02/10 09:31:59     25s]       Slackened skew group targets:
[02/10 09:31:59     25s]       
[02/10 09:31:59     25s]       -------------------------------------------------------------------------
[02/10 09:31:59     25s]       Skew group                   Desired    Slackened    Desired    Slackened
[02/10 09:31:59     25s]                                    Target     Target       Target     Target
[02/10 09:31:59     25s]                                    Max ID     Max ID       Skew       Skew
[02/10 09:31:59     25s]       -------------------------------------------------------------------------
[02/10 09:31:59     25s]       clk/normal_genus_slow_max       -           -         0.052       0.000
[02/10 09:31:59     25s]       -------------------------------------------------------------------------
[02/10 09:31:59     25s]       
[02/10 09:31:59     25s]       
[02/10 09:31:59     25s]     Resolving skew group constraints done.
[02/10 09:31:59     25s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[02/10 09:31:59     25s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[02/10 09:31:59     25s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[02/10 09:31:59     25s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[02/10 09:31:59     25s]     Approximately balancing fragments...
[02/10 09:31:59     25s]       Moving gates to improve sub-tree skew...
[02/10 09:31:59     25s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[02/10 09:31:59     25s]           delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         Tried: 2 Succeeded: 0
[02/10 09:31:59     25s]         Topology Tried: 0 Succeeded: 0
[02/10 09:31:59     25s]         0 Succeeded with SS ratio
[02/10 09:31:59     25s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/10 09:31:59     25s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/10 09:31:59     25s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/10 09:31:59     25s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]           sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]           misc counts      : r=1, pp=0
[02/10 09:31:59     25s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/10 09:31:59     25s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/10 09:31:59     25s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[02/10 09:31:59     25s]           delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Moving gates to improve sub-tree skew
[02/10 09:31:59     25s]       Approximately balancing fragments bottom up...
[02/10 09:31:59     25s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[02/10 09:31:59     25s]           delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[02/10 09:31:59     25s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/10 09:31:59     25s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]           sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]           misc counts      : r=1, pp=0
[02/10 09:31:59     25s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/10 09:31:59     25s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/10 09:31:59     25s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[02/10 09:31:59     25s]           delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Approximately balancing fragments bottom up
[02/10 09:31:59     25s]       Approximately balancing fragments, wire and cell delays...
[02/10 09:31:59     25s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[02/10 09:31:59     25s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/10 09:31:59     25s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]           sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]           misc counts      : r=1, pp=0
[02/10 09:31:59     25s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/10 09:31:59     25s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/10 09:31:59     25s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/10 09:31:59     25s]           delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/10 09:31:59     25s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[02/10 09:31:59     25s]     Approximately balancing fragments done.
[02/10 09:31:59     25s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/10 09:31:59     25s]     Clock DAG hash after 'Approximately balancing fragments step': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[02/10 09:31:59     25s]       delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Approximately balancing fragments step
[02/10 09:31:59     25s]   Clock DAG stats after Approximately balancing fragments:
[02/10 09:31:59     25s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]     sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]     misc counts      : r=1, pp=0
[02/10 09:31:59     25s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]   Clock DAG net violations after Approximately balancing fragments: none
[02/10 09:31:59     25s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/10 09:31:59     25s]     Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]   Clock DAG hash after Approximately balancing fragments: 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[02/10 09:31:59     25s]     delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]     steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]   Primary reporting skew groups after Approximately balancing fragments:
[02/10 09:31:59     25s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]         min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]         max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]   Skew group summary after Approximately balancing fragments:
[02/10 09:31:59     25s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]   Improving fragments clock skew...
[02/10 09:31:59     25s]     Clock DAG hash before 'Improving fragments clock skew': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[02/10 09:31:59     25s]       delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Clock DAG stats after 'Improving fragments clock skew':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Improving fragments clock skew': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Improving fragments clock skew': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[02/10 09:31:59     25s]       delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Improving fragments clock skew':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Improving fragments clock skew':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Improving fragments clock skew
[02/10 09:31:59     25s]     Clock DAG hash before 'Approximately balancing step': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]   Approximately balancing step...
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[02/10 09:31:59     25s]       delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Resolve constraints - Approximately balancing...
[02/10 09:31:59     25s]     Resolving skew group constraints...
[02/10 09:31:59     25s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
[02/10 09:31:59     25s]     Resolving skew group constraints done.
[02/10 09:31:59     25s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Resolve constraints - Approximately balancing
[02/10 09:31:59     25s]     Approximately balancing...
[02/10 09:31:59     25s]       Approximately balancing, wire and cell delays...
[02/10 09:31:59     25s]       Approximately balancing, wire and cell delays, iteration 1...
[02/10 09:31:59     25s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/10 09:31:59     25s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]           sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]           misc counts      : r=1, pp=0
[02/10 09:31:59     25s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/10 09:31:59     25s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/10 09:31:59     25s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[02/10 09:31:59     25s]           delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/10 09:31:59     25s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Approximately balancing, wire and cell delays
[02/10 09:31:59     25s]     Approximately balancing done.
[02/10 09:31:59     25s]     Clock DAG stats after 'Approximately balancing step':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Approximately balancing step': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Approximately balancing step': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[02/10 09:31:59     25s]       delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Approximately balancing step':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Approximately balancing step':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Approximately balancing step
[02/10 09:31:59     25s]   Fixing clock tree overload...
[02/10 09:31:59     25s]     Clock DAG hash before 'Fixing clock tree overload': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[02/10 09:31:59     25s]       delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/10 09:31:59     25s]     Clock DAG stats after 'Fixing clock tree overload':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Fixing clock tree overload': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Fixing clock tree overload': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[02/10 09:31:59     25s]       delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Fixing clock tree overload':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Fixing clock tree overload':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Fixing clock tree overload
[02/10 09:31:59     25s]     Clock DAG hash before 'Approximately balancing paths': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[02/10 09:31:59     25s]       delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]   Approximately balancing paths...
[02/10 09:31:59     25s]     Added 0 buffers.
[02/10 09:31:59     25s]     Clock DAG stats after 'Approximately balancing paths':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Approximately balancing paths': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[02/10 09:31:59     25s]       delay calculator: calls=4892, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Approximately balancing paths':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Approximately balancing paths
[02/10 09:31:59     25s]   Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Stage::Balancing
[02/10 09:31:59     25s]   Stage::Polishing...
[02/10 09:31:59     25s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/10 09:31:59     25s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]   Clock DAG stats before polishing:
[02/10 09:31:59     25s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]     sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]     misc counts      : r=1, pp=0
[02/10 09:31:59     25s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]   Clock DAG net violations before polishing: none
[02/10 09:31:59     25s]   Clock DAG primary half-corner transition distribution before polishing:
[02/10 09:31:59     25s]     Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]   Clock DAG hash before polishing: 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]   CTS services accumulated run-time stats before polishing:
[02/10 09:31:59     25s]     delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]     steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]   Primary reporting skew groups before polishing:
[02/10 09:31:59     25s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]         min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]         max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]   Skew group summary before polishing:
[02/10 09:31:59     25s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]   Merging balancing drivers for power...
[02/10 09:31:59     25s]     Clock DAG hash before 'Merging balancing drivers for power': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[02/10 09:31:59     25s]       delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Tried: 2 Succeeded: 0
[02/10 09:31:59     25s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Merging balancing drivers for power': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[02/10 09:31:59     25s]       delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Merging balancing drivers for power':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Merging balancing drivers for power
[02/10 09:31:59     25s]   Improving clock skew...
[02/10 09:31:59     25s]     Clock DAG hash before 'Improving clock skew': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Improving clock skew':
[02/10 09:31:59     25s]       delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Clock DAG stats after 'Improving clock skew':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Improving clock skew': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Improving clock skew': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Improving clock skew':
[02/10 09:31:59     25s]       delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Improving clock skew':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Improving clock skew':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Improving clock skew
[02/10 09:31:59     25s]   Moving gates to reduce wire capacitance...
[02/10 09:31:59     25s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[02/10 09:31:59     25s]       delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[02/10 09:31:59     25s]     Iteration 1...
[02/10 09:31:59     25s]       Artificially removing short and long paths...
[02/10 09:31:59     25s]         Clock DAG hash before 'Artificially removing short and long paths': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/10 09:31:59     25s]           delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         For skew_group clk/normal_genus_slow_max target band (0.000, 0.000)
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[02/10 09:31:59     25s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[02/10 09:31:59     25s]           delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         Legalizer releasing space for clock trees
[02/10 09:31:59     25s]         Legalizing clock trees...
[02/10 09:31:59     25s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Legalizing clock trees
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[02/10 09:31:59     25s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[02/10 09:31:59     25s]           delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s] 
[02/10 09:31:59     25s]         Legalizer releasing space for clock trees
[02/10 09:31:59     25s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/10 09:31:59     25s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Legalizing clock trees
[02/10 09:31:59     25s]         100% 
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]     Iteration 1 done.
[02/10 09:31:59     25s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[02/10 09:31:59     25s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[02/10 09:31:59     25s]       delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Moving gates to reduce wire capacitance
[02/10 09:31:59     25s]   Reducing clock tree power 3...
[02/10 09:31:59     25s]     Clock DAG hash before 'Reducing clock tree power 3': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[02/10 09:31:59     25s]       delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Artificially removing short and long paths...
[02/10 09:31:59     25s]       Clock DAG hash before 'Artificially removing short and long paths': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/10 09:31:59     25s]         delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]         steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]       For skew_group clk/normal_genus_slow_max target band (0.000, 0.000)
[02/10 09:31:59     25s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[02/10 09:31:59     25s]     Resizing gates: [02/10 09:31:59     25s] 
[02/10 09:31:59     25s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/10 09:31:59     25s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Legalizing clock trees
[02/10 09:31:59     25s]     100% 
[02/10 09:31:59     25s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Reducing clock tree power 3': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[02/10 09:31:59     25s]       delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Reducing clock tree power 3':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Reducing clock tree power 3
[02/10 09:31:59     25s]   Improving insertion delay...
[02/10 09:31:59     25s]     Clock DAG hash before 'Improving insertion delay': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[02/10 09:31:59     25s]       delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Clock DAG stats after 'Improving insertion delay':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Improving insertion delay': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Improving insertion delay': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[02/10 09:31:59     25s]       delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Improving insertion delay':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Improving insertion delay':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Improving insertion delay
[02/10 09:31:59     25s]   Wire Opt OverFix...
[02/10 09:31:59     25s]     Clock DAG hash before 'Wire Opt OverFix': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[02/10 09:31:59     25s]       delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Wire Reduction extra effort...
[02/10 09:31:59     25s]       Clock DAG hash before 'Wire Reduction extra effort': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[02/10 09:31:59     25s]         delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]         steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[02/10 09:31:59     25s]         Clock DAG hash before 'Artificially removing short and long paths': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]       Artificially removing short and long paths...
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/10 09:31:59     25s]           delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         For skew_group clk/normal_genus_slow_max target band (0.000, 0.000)
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       Global shorten wires A0...
[02/10 09:31:59     25s]         Clock DAG hash before 'Global shorten wires A0': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[02/10 09:31:59     25s]           delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       Move For Wirelength - core...
[02/10 09:31:59     25s]         Clock DAG hash before 'Move For Wirelength - core': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/10 09:31:59     25s]           delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/10 09:31:59     25s]         Max accepted move=0.000um, total accepted move=0.000um
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       Global shorten wires A1...
[02/10 09:31:59     25s]         Clock DAG hash before 'Global shorten wires A1': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[02/10 09:31:59     25s]           delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       Move For Wirelength - core...
[02/10 09:31:59     25s]         Clock DAG hash before 'Move For Wirelength - core': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/10 09:31:59     25s]           delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/10 09:31:59     25s]         Max accepted move=0.000um, total accepted move=0.000um
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       Global shorten wires B...
[02/10 09:31:59     25s]         Clock DAG hash before 'Global shorten wires B': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[02/10 09:31:59     25s]           delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       Move For Wirelength - branch...
[02/10 09:31:59     25s]         Clock DAG hash before 'Move For Wirelength - branch': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[02/10 09:31:59     25s]           delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]           steiner router: calls=4889, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/10 09:31:59     25s]         Max accepted move=0.000um, total accepted move=0.000um
[02/10 09:31:59     25s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[02/10 09:31:59     25s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/10 09:31:59     25s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]         sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]         misc counts      : r=1, pp=0
[02/10 09:31:59     25s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/10 09:31:59     25s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/10 09:31:59     25s]         Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]       Clock DAG hash after 'Wire Reduction extra effort': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[02/10 09:31:59     25s]         delay calculator: calls=4893, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]         steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/10 09:31:59     25s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]             min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]             max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]       Skew group summary after 'Wire Reduction extra effort':
[02/10 09:31:59     25s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Wire Reduction extra effort
[02/10 09:31:59     25s]     Optimizing orientation...
[02/10 09:31:59     25s]     FlipOpt...
[02/10 09:31:59     25s]     Disconnecting clock tree from netlist...
[02/10 09:31:59     25s]     Disconnecting clock tree from netlist done.
[02/10 09:31:59     25s]     Performing Single Threaded FlipOpt
[02/10 09:31:59     25s]     Optimizing orientation on clock cells...
[02/10 09:31:59     25s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[02/10 09:31:59     25s]     Optimizing orientation on clock cells done.
[02/10 09:31:59     25s]     Resynthesising clock tree into netlist...
[02/10 09:31:59     25s]       Reset timing graph...
[02/10 09:31:59     25s] Ignoring AAE DB Resetting ...
[02/10 09:31:59     25s]       Reset timing graph done.
[02/10 09:31:59     25s]     Resynthesising clock tree into netlist done.
[02/10 09:31:59     25s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   FlipOpt
[02/10 09:31:59     25s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Optimizing orientation
[02/10 09:31:59     25s] End AAE Lib Interpolated Model. (MEM=2039 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:31:59     25s]     Clock DAG stats after 'Wire Opt OverFix':
[02/10 09:31:59     25s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:31:59     25s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:31:59     25s]       misc counts      : r=1, pp=0
[02/10 09:31:59     25s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:31:59     25s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:31:59     25s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:31:59     25s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:31:59     25s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/10 09:31:59     25s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/10 09:31:59     25s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:31:59     25s]     Clock DAG hash after 'Wire Opt OverFix': 12775136591995727028 15775256805576158439
[02/10 09:31:59     25s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[02/10 09:31:59     25s]       delay calculator: calls=4894, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:31:59     25s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:31:59     25s]       steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:31:59     25s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]           min path sink: result_reg[31]/CK
[02/10 09:31:59     25s]           max path sink: result_reg[31]/CK
[02/10 09:31:59     25s]     Skew group summary after 'Wire Opt OverFix':
[02/10 09:31:59     25s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:31:59     25s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:31:59     25s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Wire Opt OverFix
[02/10 09:31:59     25s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[02/10 09:31:59     25s]   Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Stage::Polishing
[02/10 09:31:59     25s]   Stage::Updating netlist...
[02/10 09:31:59     25s]   Reset timing graph...
[02/10 09:31:59     25s] Ignoring AAE DB Resetting ...
[02/10 09:31:59     25s]   Reset timing graph done.
[02/10 09:31:59     25s]   Setting non-default rules before calling refine place.
[02/10 09:31:59     25s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/10 09:31:59     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2039.0M, EPOCH TIME: 1739190719.807572
[02/10 09:31:59     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[02/10 09:31:59     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:59     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:59     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:59     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2001.0M, EPOCH TIME: 1739190719.810355
[02/10 09:31:59     25s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]   Leaving CCOpt scope - ClockRefiner...
[02/10 09:31:59     25s]   Assigned high priority to 0 instances.
[02/10 09:31:59     25s]   Soft fixed 0 clock instances.
[02/10 09:31:59     25s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[02/10 09:31:59     25s]   Performing Clock Only Refine Place.
[02/10 09:31:59     25s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2001.0M, EPOCH TIME: 1739190719.812308
[02/10 09:31:59     25s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2001.0M, EPOCH TIME: 1739190719.812358
[02/10 09:31:59     25s] Processing tracks to init pin-track alignment.
[02/10 09:31:59     25s] z: 2, totalTracks: 1
[02/10 09:31:59     25s] z: 4, totalTracks: 1
[02/10 09:31:59     25s] z: 6, totalTracks: 1
[02/10 09:31:59     25s] z: 8, totalTracks: 1
[02/10 09:31:59     25s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:31:59     25s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2001.0M, EPOCH TIME: 1739190719.814303
[02/10 09:31:59     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:59     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:59     25s] 
[02/10 09:31:59     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:59     25s] OPERPROF:       Starting CMU at level 4, MEM:2001.0M, EPOCH TIME: 1739190719.827486
[02/10 09:31:59     25s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2001.0M, EPOCH TIME: 1739190719.827832
[02/10 09:31:59     25s] 
[02/10 09:31:59     25s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:31:59     25s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:2001.0M, EPOCH TIME: 1739190719.827970
[02/10 09:31:59     25s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2001.0M, EPOCH TIME: 1739190719.827993
[02/10 09:31:59     25s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2001.0M, EPOCH TIME: 1739190719.828011
[02/10 09:31:59     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2001.0MB).
[02/10 09:31:59     25s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.016, REAL:0.016, MEM:2001.0M, EPOCH TIME: 1739190719.828132
[02/10 09:31:59     25s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.016, REAL:0.016, MEM:2001.0M, EPOCH TIME: 1739190719.828146
[02/10 09:31:59     25s] TDRefine: refinePlace mode is spiral
[02/10 09:31:59     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22964.3
[02/10 09:31:59     25s] OPERPROF: Starting RefinePlace at level 1, MEM:2001.0M, EPOCH TIME: 1739190719.828183
[02/10 09:31:59     25s] *** Starting place_detail (0:00:25.9 mem=2001.0M) ***
[02/10 09:31:59     25s] Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
[02/10 09:31:59     25s] 
[02/10 09:31:59     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:31:59     25s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:31:59     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:59     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:59     25s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2001.0M, EPOCH TIME: 1739190719.830081
[02/10 09:31:59     25s] Starting refinePlace ...
[02/10 09:31:59     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:59     25s] One DDP V2 for no tweak run.
[02/10 09:31:59     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:59     25s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2001.0M, EPOCH TIME: 1739190719.832238
[02/10 09:31:59     25s] DDP initSite1 nrRow 41 nrJob 41
[02/10 09:31:59     25s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2001.0M, EPOCH TIME: 1739190719.832270
[02/10 09:31:59     25s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2001.0M, EPOCH TIME: 1739190719.832292
[02/10 09:31:59     25s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2001.0M, EPOCH TIME: 1739190719.832304
[02/10 09:31:59     25s] DDP markSite nrRow 41 nrJob 41
[02/10 09:31:59     25s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2001.0M, EPOCH TIME: 1739190719.832336
[02/10 09:31:59     25s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2001.0M, EPOCH TIME: 1739190719.832348
[02/10 09:31:59     25s]   Spread Effort: high, standalone mode, useDDP on.
[02/10 09:31:59     25s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2001.0MB) @(0:00:25.9 - 0:00:25.9).
[02/10 09:31:59     25s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:31:59     25s] wireLenOptFixPriorityInst 32 inst fixed
[02/10 09:31:59     25s] 
[02/10 09:31:59     25s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/10 09:31:59     25s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/10 09:31:59     25s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:31:59     25s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:31:59     25s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2001.0MB) @(0:00:25.9 - 0:00:25.9).
[02/10 09:31:59     25s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:31:59     25s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2001.0MB
[02/10 09:31:59     25s] Statistics of distance of Instance movement in refine placement:
[02/10 09:31:59     25s]   maximum (X+Y) =         0.00 um
[02/10 09:31:59     25s]   mean    (X+Y) =         0.00 um
[02/10 09:31:59     25s] Total instances moved : 0
[02/10 09:31:59     25s] Summary Report:
[02/10 09:31:59     25s] Instances move: 0 (out of 1319 movable)
[02/10 09:31:59     25s] Instances flipped: 0
[02/10 09:31:59     25s] Mean displacement: 0.00 um
[02/10 09:31:59     25s] Max displacement: 0.00 um 
[02/10 09:31:59     25s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.013, REAL:0.013, MEM:2001.0M, EPOCH TIME: 1739190719.843369
[02/10 09:31:59     25s] Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
[02/10 09:31:59     25s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2001.0MB
[02/10 09:31:59     25s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2001.0MB) @(0:00:25.9 - 0:00:25.9).
[02/10 09:31:59     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22964.3
[02/10 09:31:59     25s] *** Finished place_detail (0:00:25.9 mem=2001.0M) ***
[02/10 09:31:59     25s] OPERPROF: Finished RefinePlace at level 1, CPU:0.016, REAL:0.015, MEM:2001.0M, EPOCH TIME: 1739190719.843668
[02/10 09:31:59     25s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2001.0M, EPOCH TIME: 1739190719.843685
[02/10 09:31:59     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1319).
[02/10 09:31:59     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:59     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:59     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:31:59     25s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2001.0M, EPOCH TIME: 1739190719.846614
[02/10 09:31:59     25s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/10 09:31:59     25s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 32).
[02/10 09:31:59     25s]   Revert refine place priority changes on 0 instances.
[02/10 09:31:59     25s]   ClockRefiner summary
[02/10 09:31:59     25s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 32).
[02/10 09:31:59     25s]   Restoring place_status_cts on 0 clock instances.
[02/10 09:31:59     25s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   Stage::Updating netlist
[02/10 09:31:59     25s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.7 real=0:00:00.7)
[02/10 09:31:59     25s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:31:59     25s] UM:*                                                                   CCOpt::Phase::Implementation
[02/10 09:31:59     25s]   CCOpt::Phase::eGRPC...
[02/10 09:31:59     25s]   eGR Post Conditioning loop iteration 0...
[02/10 09:31:59     25s]     Clock implementation routing...
[02/10 09:31:59     25s]       Leaving CCOpt scope - Routing Tools...
[02/10 09:31:59     25s] Net route status summary:
[02/10 09:31:59     25s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:31:59     25s]   Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:31:59     25s]       Routing using eGR only...
[02/10 09:31:59     25s]         Early Global Route - eGR only step...
[02/10 09:31:59     25s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/10 09:31:59     25s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[02/10 09:31:59     25s] (ccopt eGR): Start to route 1 all nets
[02/10 09:31:59     25s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2001.00 MB )
[02/10 09:31:59     25s] (I)      ==================== Layers =====================
[02/10 09:31:59     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:59     25s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/10 09:31:59     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:59     25s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/10 09:31:59     25s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/10 09:31:59     25s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/10 09:31:59     25s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/10 09:31:59     25s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/10 09:31:59     25s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/10 09:31:59     25s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/10 09:31:59     25s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/10 09:31:59     25s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/10 09:31:59     25s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/10 09:31:59     25s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/10 09:31:59     25s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/10 09:31:59     25s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/10 09:31:59     25s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/10 09:31:59     25s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/10 09:31:59     25s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/10 09:31:59     25s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/10 09:31:59     25s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/10 09:31:59     25s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/10 09:31:59     25s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/10 09:31:59     25s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/10 09:31:59     25s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/10 09:31:59     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:59     25s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/10 09:31:59     25s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/10 09:31:59     25s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/10 09:31:59     25s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/10 09:31:59     25s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/10 09:31:59     25s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/10 09:31:59     25s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/10 09:31:59     25s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/10 09:31:59     25s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/10 09:31:59     25s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/10 09:31:59     25s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/10 09:31:59     25s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/10 09:31:59     25s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/10 09:31:59     25s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/10 09:31:59     25s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:31:59     25s] (I)      Started Import and model ( Curr Mem: 2001.00 MB )
[02/10 09:31:59     25s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:31:59     25s] (I)      == Non-default Options ==
[02/10 09:31:59     25s] (I)      Clean congestion better                            : true
[02/10 09:31:59     25s] (I)      Estimate vias on DPT layer                         : true
[02/10 09:31:59     25s] (I)      Clean congestion layer assignment rounds           : 3
[02/10 09:31:59     25s] (I)      Layer constraints as soft constraints              : true
[02/10 09:31:59     25s] (I)      Soft top layer                                     : true
[02/10 09:31:59     25s] (I)      Skip prospective layer relax nets                  : true
[02/10 09:31:59     25s] (I)      Better NDR handling                                : true
[02/10 09:31:59     25s] (I)      Improved NDR modeling in LA                        : true
[02/10 09:31:59     25s] (I)      Routing cost fix for NDR handling                  : true
[02/10 09:31:59     25s] (I)      Block tracks for preroutes                         : true
[02/10 09:31:59     25s] (I)      Assign IRoute by net group key                     : true
[02/10 09:31:59     25s] (I)      Block unroutable channels                          : true
[02/10 09:31:59     25s] (I)      Block unroutable channels 3D                       : true
[02/10 09:31:59     25s] (I)      Bound layer relaxed segment wl                     : true
[02/10 09:31:59     25s] (I)      Blocked pin reach length threshold                 : 2
[02/10 09:31:59     25s] (I)      Check blockage within NDR space in TA              : true
[02/10 09:31:59     25s] (I)      Skip must join for term with via pillar            : true
[02/10 09:31:59     25s] (I)      Model find APA for IO pin                          : true
[02/10 09:31:59     25s] (I)      On pin location for off pin term                   : true
[02/10 09:31:59     25s] (I)      Handle EOL spacing                                 : true
[02/10 09:31:59     25s] (I)      Merge PG vias by gap                               : true
[02/10 09:31:59     25s] (I)      Maximum routing layer                              : 11
[02/10 09:31:59     25s] (I)      Route selected nets only                           : true
[02/10 09:31:59     25s] (I)      Refine MST                                         : true
[02/10 09:31:59     25s] (I)      Honor PRL                                          : true
[02/10 09:31:59     25s] (I)      Strong congestion aware                            : true
[02/10 09:31:59     25s] (I)      Improved initial location for IRoutes              : true
[02/10 09:31:59     25s] (I)      Multi panel TA                                     : true
[02/10 09:31:59     25s] (I)      Penalize wire overlap                              : true
[02/10 09:31:59     25s] (I)      Expand small instance blockage                     : true
[02/10 09:31:59     25s] (I)      Reduce via in TA                                   : true
[02/10 09:31:59     25s] (I)      SS-aware routing                                   : true
[02/10 09:31:59     25s] (I)      Improve tree edge sharing                          : true
[02/10 09:31:59     25s] (I)      Improve 2D via estimation                          : true
[02/10 09:31:59     25s] (I)      Refine Steiner tree                                : true
[02/10 09:31:59     25s] (I)      Build spine tree                                   : true
[02/10 09:31:59     25s] (I)      Model pass through capacity                        : true
[02/10 09:31:59     25s] (I)      Extend blockages by a half GCell                   : true
[02/10 09:31:59     25s] (I)      Consider pin shapes                                : true
[02/10 09:31:59     25s] (I)      Consider pin shapes for all nodes                  : true
[02/10 09:31:59     25s] (I)      Consider NR APA                                    : true
[02/10 09:31:59     25s] (I)      Consider IO pin shape                              : true
[02/10 09:31:59     25s] (I)      Fix pin connection bug                             : true
[02/10 09:31:59     25s] (I)      Consider layer RC for local wires                  : true
[02/10 09:31:59     25s] (I)      Route to clock mesh pin                            : true
[02/10 09:31:59     25s] (I)      LA-aware pin escape length                         : 2
[02/10 09:31:59     25s] (I)      Connect multiple ports                             : true
[02/10 09:31:59     25s] (I)      Split for must join                                : true
[02/10 09:31:59     25s] (I)      Number of threads                                  : 1
[02/10 09:31:59     25s] (I)      Routing effort level                               : 10000
[02/10 09:31:59     25s] (I)      Prefer layer length threshold                      : 8
[02/10 09:31:59     25s] (I)      Overflow penalty cost                              : 10
[02/10 09:31:59     25s] (I)      A-star cost                                        : 0.300000
[02/10 09:31:59     25s] (I)      Misalignment cost                                  : 10.000000
[02/10 09:31:59     25s] (I)      Threshold for short IRoute                         : 6
[02/10 09:31:59     25s] (I)      Via cost during post routing                       : 1.000000
[02/10 09:31:59     25s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/10 09:31:59     25s] (I)      Source-to-sink ratio                               : 0.300000
[02/10 09:31:59     25s] (I)      Scenic ratio bound                                 : 3.000000
[02/10 09:31:59     25s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/10 09:31:59     25s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/10 09:31:59     25s] (I)      PG-aware similar topology routing                  : true
[02/10 09:31:59     25s] (I)      Maze routing via cost fix                          : true
[02/10 09:31:59     25s] (I)      Apply PRL on PG terms                              : true
[02/10 09:31:59     25s] (I)      Apply PRL on obs objects                           : true
[02/10 09:31:59     25s] (I)      Handle range-type spacing rules                    : true
[02/10 09:31:59     25s] (I)      PG gap threshold multiplier                        : 10.000000
[02/10 09:31:59     25s] (I)      Parallel spacing query fix                         : true
[02/10 09:31:59     25s] (I)      Force source to root IR                            : true
[02/10 09:31:59     25s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/10 09:31:59     25s] (I)      Do not relax to DPT layer                          : true
[02/10 09:31:59     25s] (I)      No DPT in post routing                             : true
[02/10 09:31:59     25s] (I)      Modeling PG via merging fix                        : true
[02/10 09:31:59     25s] (I)      Shield aware TA                                    : true
[02/10 09:31:59     25s] (I)      Strong shield aware TA                             : true
[02/10 09:31:59     25s] (I)      Overflow calculation fix in LA                     : true
[02/10 09:31:59     25s] (I)      Post routing fix                                   : true
[02/10 09:31:59     25s] (I)      Strong post routing                                : true
[02/10 09:31:59     25s] (I)      Access via pillar from top                         : true
[02/10 09:31:59     25s] (I)      NDR via pillar fix                                 : true
[02/10 09:31:59     25s] (I)      Violation on path threshold                        : 1
[02/10 09:31:59     25s] (I)      Pass through capacity modeling                     : true
[02/10 09:31:59     25s] (I)      Select the non-relaxed segments in post routing stage : true
[02/10 09:31:59     25s] (I)      Select term pin box for io pin                     : true
[02/10 09:31:59     25s] (I)      Penalize NDR sharing                               : true
[02/10 09:31:59     25s] (I)      Enable special modeling                            : false
[02/10 09:31:59     25s] (I)      Keep fixed segments                                : true
[02/10 09:31:59     25s] (I)      Reorder net groups by key                          : true
[02/10 09:31:59     25s] (I)      Increase net scenic ratio                          : true
[02/10 09:31:59     25s] (I)      Method to set GCell size                           : row
[02/10 09:31:59     25s] (I)      Connect multiple ports and must join fix           : true
[02/10 09:31:59     25s] (I)      Avoid high resistance layers                       : true
[02/10 09:31:59     25s] (I)      Model find APA for IO pin fix                      : true
[02/10 09:31:59     25s] (I)      Avoid connecting non-metal layers                  : true
[02/10 09:31:59     25s] (I)      Use track pitch for NDR                            : true
[02/10 09:31:59     25s] (I)      Enable layer relax to lower layer                  : true
[02/10 09:31:59     25s] (I)      Enable layer relax to upper layer                  : true
[02/10 09:31:59     25s] (I)      Top layer relaxation fix                           : true
[02/10 09:31:59     25s] (I)      Handle non-default track width                     : false
[02/10 09:31:59     25s] (I)      Counted 964 PG shapes. We will not process PG shapes layer by layer.
[02/10 09:31:59     25s] (I)      Use row-based GCell size
[02/10 09:31:59     25s] (I)      Use row-based GCell align
[02/10 09:31:59     25s] (I)      layer 0 area = 80000
[02/10 09:31:59     25s] (I)      layer 1 area = 80000
[02/10 09:31:59     25s] (I)      layer 2 area = 80000
[02/10 09:31:59     25s] (I)      layer 3 area = 80000
[02/10 09:31:59     25s] (I)      layer 4 area = 80000
[02/10 09:31:59     25s] (I)      layer 5 area = 80000
[02/10 09:31:59     25s] (I)      layer 6 area = 80000
[02/10 09:31:59     25s] (I)      layer 7 area = 80000
[02/10 09:31:59     25s] (I)      layer 8 area = 80000
[02/10 09:31:59     25s] (I)      layer 9 area = 400000
[02/10 09:31:59     25s] (I)      layer 10 area = 400000
[02/10 09:31:59     25s] (I)      GCell unit size   : 3420
[02/10 09:31:59     25s] (I)      GCell multiplier  : 1
[02/10 09:31:59     25s] (I)      GCell row height  : 3420
[02/10 09:31:59     25s] (I)      Actual row height : 3420
[02/10 09:31:59     25s] (I)      GCell align ref   : 5200 5320
[02/10 09:31:59     25s] [NR-eGR] Track table information for default rule: 
[02/10 09:31:59     25s] [NR-eGR] Metal1 has single uniform track structure
[02/10 09:31:59     25s] [NR-eGR] Metal2 has single uniform track structure
[02/10 09:31:59     25s] [NR-eGR] Metal3 has single uniform track structure
[02/10 09:31:59     25s] [NR-eGR] Metal4 has single uniform track structure
[02/10 09:31:59     25s] [NR-eGR] Metal5 has single uniform track structure
[02/10 09:31:59     25s] [NR-eGR] Metal6 has single uniform track structure
[02/10 09:31:59     25s] [NR-eGR] Metal7 has single uniform track structure
[02/10 09:31:59     25s] [NR-eGR] Metal8 has single uniform track structure
[02/10 09:31:59     25s] [NR-eGR] Metal9 has single uniform track structure
[02/10 09:31:59     25s] [NR-eGR] Metal10 has single uniform track structure
[02/10 09:31:59     25s] [NR-eGR] Metal11 has single uniform track structure
[02/10 09:31:59     25s] (I)      ==================== Default via =====================
[02/10 09:31:59     25s] (I)      +----+------------------+----------------------------+
[02/10 09:31:59     25s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/10 09:31:59     25s] (I)      +----+------------------+----------------------------+
[02/10 09:31:59     25s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/10 09:31:59     25s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/10 09:31:59     25s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/10 09:31:59     25s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/10 09:31:59     25s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/10 09:31:59     25s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/10 09:31:59     25s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/10 09:31:59     25s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/10 09:31:59     25s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/10 09:31:59     25s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/10 09:31:59     25s] (I)      +----+------------------+----------------------------+
[02/10 09:31:59     25s] [NR-eGR] Read 1434 PG shapes
[02/10 09:31:59     25s] [NR-eGR] Read 0 clock shapes
[02/10 09:31:59     25s] [NR-eGR] Read 0 other shapes
[02/10 09:31:59     25s] [NR-eGR] #Routing Blockages  : 0
[02/10 09:31:59     25s] [NR-eGR] #Instance Blockages : 0
[02/10 09:31:59     25s] [NR-eGR] #PG Blockages       : 1434
[02/10 09:31:59     25s] [NR-eGR] #Halo Blockages     : 0
[02/10 09:31:59     25s] [NR-eGR] #Boundary Blockages : 0
[02/10 09:31:59     25s] [NR-eGR] #Clock Blockages    : 0
[02/10 09:31:59     25s] [NR-eGR] #Other Blockages    : 0
[02/10 09:31:59     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/10 09:31:59     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/10 09:31:59     25s] [NR-eGR] Read 1632 nets ( ignored 1631 )
[02/10 09:31:59     25s] [NR-eGR] Connected 0 must-join pins/ports
[02/10 09:31:59     25s] (I)      early_global_route_priority property id does not exist.
[02/10 09:31:59     25s] (I)      Read Num Blocks=2282  Num Prerouted Wires=0  Num CS=0
[02/10 09:31:59     25s] (I)      Layer 1 (V) : #blockages 84 : #preroutes 0
[02/10 09:31:59     25s] (I)      Layer 2 (H) : #blockages 420 : #preroutes 0
[02/10 09:31:59     25s] (I)      Layer 3 (V) : #blockages 84 : #preroutes 0
[02/10 09:31:59     25s] (I)      Layer 4 (H) : #blockages 420 : #preroutes 0
[02/10 09:31:59     25s] (I)      Layer 5 (V) : #blockages 84 : #preroutes 0
[02/10 09:31:59     25s] (I)      Layer 6 (H) : #blockages 420 : #preroutes 0
[02/10 09:31:59     25s] (I)      Layer 7 (V) : #blockages 84 : #preroutes 0
[02/10 09:31:59     25s] (I)      Layer 8 (H) : #blockages 504 : #preroutes 0
[02/10 09:31:59     25s] (I)      Layer 9 (V) : #blockages 126 : #preroutes 0
[02/10 09:31:59     25s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/10 09:31:59     25s] (I)      Moved 1 terms for better access 
[02/10 09:31:59     25s] (I)      Number of ignored nets                =      0
[02/10 09:31:59     25s] (I)      Number of connected nets              =      0
[02/10 09:31:59     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/10 09:31:59     25s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/10 09:31:59     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/10 09:31:59     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/10 09:31:59     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/10 09:31:59     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/10 09:31:59     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/10 09:31:59     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/10 09:31:59     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/10 09:31:59     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/10 09:31:59     25s] (I)      Ndr track 0 does not exist
[02/10 09:31:59     25s] (I)      ---------------------Grid Graph Info--------------------
[02/10 09:31:59     25s] (I)      Routing area        : (0, 0) - (157200, 150860)
[02/10 09:31:59     25s] (I)      Core area           : (5200, 5320) - (152000, 145540)
[02/10 09:31:59     25s] (I)      Site width          :   400  (dbu)
[02/10 09:31:59     25s] (I)      Row height          :  3420  (dbu)
[02/10 09:31:59     25s] (I)      GCell row height    :  3420  (dbu)
[02/10 09:31:59     25s] (I)      GCell width         :  3420  (dbu)
[02/10 09:31:59     25s] (I)      GCell height        :  3420  (dbu)
[02/10 09:31:59     25s] (I)      Grid                :    46    44    11
[02/10 09:31:59     25s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/10 09:31:59     25s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/10 09:31:59     25s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/10 09:31:59     25s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/10 09:31:59     25s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/10 09:31:59     25s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/10 09:31:59     25s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/10 09:31:59     25s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/10 09:31:59     25s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/10 09:31:59     25s] (I)      Total num of tracks :   397   393   397   393   397   393   397   393   397   156   158
[02/10 09:31:59     25s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/10 09:31:59     25s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/10 09:31:59     25s] (I)      --------------------------------------------------------
[02/10 09:31:59     25s] 
[02/10 09:31:59     25s] [NR-eGR] ============ Routing rule table ============
[02/10 09:31:59     25s] [NR-eGR] Rule id: 0  Nets: 1
[02/10 09:31:59     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/10 09:31:59     25s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/10 09:31:59     25s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/10 09:31:59     25s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:59     25s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:31:59     25s] [NR-eGR] ========================================
[02/10 09:31:59     25s] [NR-eGR] 
[02/10 09:31:59     25s] (I)      =============== Blocked Tracks ===============
[02/10 09:31:59     25s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:59     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/10 09:31:59     25s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:59     25s] (I)      |     1 |       0 |        0 |         0.00% |
[02/10 09:31:59     25s] (I)      |     2 |   17292 |      840 |         4.86% |
[02/10 09:31:59     25s] (I)      |     3 |   18262 |      210 |         1.15% |
[02/10 09:31:59     25s] (I)      |     4 |   17292 |      840 |         4.86% |
[02/10 09:31:59     25s] (I)      |     5 |   18262 |      210 |         1.15% |
[02/10 09:31:59     25s] (I)      |     6 |   17292 |      840 |         4.86% |
[02/10 09:31:59     25s] (I)      |     7 |   18262 |      210 |         1.15% |
[02/10 09:31:59     25s] (I)      |     8 |   17292 |      840 |         4.86% |
[02/10 09:31:59     25s] (I)      |     9 |   18262 |      420 |         2.30% |
[02/10 09:31:59     25s] (I)      |    10 |    6864 |     1789 |        26.06% |
[02/10 09:31:59     25s] (I)      |    11 |    7268 |      409 |         5.63% |
[02/10 09:31:59     25s] (I)      +-------+---------+----------+---------------+
[02/10 09:31:59     25s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2001.00 MB )
[02/10 09:31:59     25s] (I)      Reset routing kernel
[02/10 09:31:59     25s] (I)      Started Global Routing ( Curr Mem: 2001.00 MB )
[02/10 09:31:59     25s] (I)      totalPins=33  totalGlobalPin=33 (100.00%)
[02/10 09:31:59     25s] (I)      total 2D Cap : 152109 = (79065 H, 73044 V)
[02/10 09:31:59     25s] (I)      
[02/10 09:31:59     25s] (I)      ============  Phase 1a Route ============
[02/10 09:31:59     25s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[02/10 09:31:59     25s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:59     25s] (I)      
[02/10 09:31:59     25s] (I)      ============  Phase 1b Route ============
[02/10 09:31:59     25s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:59     25s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.892000e+01um
[02/10 09:31:59     25s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/10 09:31:59     25s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/10 09:31:59     25s] (I)      
[02/10 09:31:59     25s] (I)      ============  Phase 1c Route ============
[02/10 09:31:59     25s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:59     25s] (I)      
[02/10 09:31:59     25s] (I)      ============  Phase 1d Route ============
[02/10 09:31:59     25s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:59     25s] (I)      
[02/10 09:31:59     25s] (I)      ============  Phase 1e Route ============
[02/10 09:31:59     25s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:59     25s] (I)      
[02/10 09:31:59     25s] (I)      ============  Phase 1f Route ============
[02/10 09:31:59     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.892000e+01um
[02/10 09:31:59     25s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:59     25s] (I)      
[02/10 09:31:59     25s] (I)      ============  Phase 1g Route ============
[02/10 09:31:59     25s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:59     25s] (I)      
[02/10 09:31:59     25s] (I)      ============  Phase 1h Route ============
[02/10 09:31:59     25s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:31:59     25s] (I)      
[02/10 09:31:59     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/10 09:31:59     25s] [NR-eGR]                        OverCon            
[02/10 09:31:59     25s] [NR-eGR]                         #Gcell     %Gcell
[02/10 09:31:59     25s] [NR-eGR]        Layer             (1-0)    OverCon
[02/10 09:31:59     25s] [NR-eGR] ----------------------------------------------
[02/10 09:31:59     25s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR] ----------------------------------------------
[02/10 09:31:59     25s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/10 09:31:59     25s] [NR-eGR] 
[02/10 09:31:59     25s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 2001.00 MB )
[02/10 09:31:59     25s] (I)      total 2D Cap : 152473 = (79111 H, 73362 V)
[02/10 09:31:59     25s] (I)      [02/10 09:31:59     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
============= Track Assignment ============
[02/10 09:31:59     25s] (I)      Started Track Assignment (1T) ( Curr Mem: 2001.00 MB )
[02/10 09:31:59     25s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/10 09:31:59     25s] (I)      Run Multi-thread track assignment
[02/10 09:31:59     25s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2001.00 MB )
[02/10 09:31:59     25s] (I)      Started Export ( Curr Mem: 2001.00 MB )
[02/10 09:31:59     25s] [NR-eGR]                  Length (um)   Vias 
[02/10 09:31:59     25s] [NR-eGR] ------------------------------------
[02/10 09:31:59     25s] [NR-eGR]  Metal1   (1H)             0   5287 
[02/10 09:31:59     25s] [NR-eGR]  Metal2   (2V)          7716   7587 
[02/10 09:31:59     25s] [NR-eGR]  Metal3   (3H)          8334    608 
[02/10 09:31:59     25s] [NR-eGR]  Metal4   (4V)          2114    155 
[02/10 09:31:59     25s] [NR-eGR]  Metal5   (5H)           556     13 
[02/10 09:31:59     25s] [NR-eGR]  Metal6   (6V)             0     11 
[02/10 09:31:59     25s] [NR-eGR]  Metal7   (7H)            58      7 
[02/10 09:31:59     25s] [NR-eGR]  Metal8   (8V)            14      5 
[02/10 09:31:59     25s] [NR-eGR]  Metal9   (9H)             4      2 
[02/10 09:31:59     25s] [NR-eGR]  Metal10  (10V)            3      2 
[02/10 09:31:59     25s] [NR-eGR]  Metal11  (11H)           20      0 
[02/10 09:31:59     25s] [NR-eGR] ------------------------------------
[02/10 09:31:59     25s] [NR-eGR]           Total        18820  13677 
[02/10 09:31:59     25s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:59     25s] [NR-eGR] Total half perimeter of net bounding box: 14902um
[02/10 09:31:59     25s] [NR-eGR] Total length: 18820um, number of vias: 13677
[02/10 09:31:59     25s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:59     25s] [NR-eGR] Total eGR-routed clock nets wire length: 95um, number of vias: 58
[02/10 09:31:59     25s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:59     25s] [NR-eGR] Report for selected net(s) only.
[02/10 09:31:59     25s] [NR-eGR]                  Length (um)  Vias 
[02/10 09:31:59     25s] [NR-eGR] -----------------------------------
[02/10 09:31:59     25s] [NR-eGR]  Metal1   (1H)             0    32 
[02/10 09:31:59     25s] [NR-eGR]  Metal2   (2V)            63    24 
[02/10 09:31:59     25s] [NR-eGR]  Metal3   (3H)            31     2 
[02/10 09:31:59     25s] [NR-eGR]  Metal4   (4V)             1     0 
[02/10 09:31:59     25s] [NR-eGR]  Metal5   (5H)             0     0 
[02/10 09:31:59     25s] [NR-eGR]  Metal6   (6V)             0     0 
[02/10 09:31:59     25s] [NR-eGR]  Metal7   (7H)             0     0 
[02/10 09:31:59     25s] [NR-eGR]  Metal8   (8V)             0     0 
[02/10 09:31:59     25s] [NR-eGR]  Metal9   (9H)             0     0 
[02/10 09:31:59     25s] [NR-eGR]  Metal10  (10V)            0     0 
[02/10 09:31:59     25s] [NR-eGR]  Metal11  (11H)            0     0 
[02/10 09:31:59     25s] [NR-eGR] -----------------------------------
[02/10 09:31:59     25s] [NR-eGR]           Total           95    58 
[02/10 09:31:59     25s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:59     25s] [NR-eGR] Total half perimeter of net bounding box: 72um
[02/10 09:31:59     25s] [NR-eGR] Total length: 95um, number of vias: 58
[02/10 09:31:59     25s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:59     25s] [NR-eGR] Total routed clock nets wire length: 95um, number of vias: 58
[02/10 09:31:59     25s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:31:59     25s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2001.00 MB )
[02/10 09:31:59     25s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 2001.00 MB )
[02/10 09:31:59     25s] (I)      ===================================== Runtime Summary =====================================
[02/10 09:31:59     25s] (I)       Step                                          %      Start     Finish      Real       CPU 
[02/10 09:31:59     25s] (I)      -------------------------------------------------------------------------------------------
[02/10 09:31:59     25s] (I)       Early Global Route kernel               100.00%  10.65 sec  10.74 sec  0.09 sec  0.02 sec 
[02/10 09:31:59     25s] (I)       +-Import and model                       44.15%  10.65 sec  10.69 sec  0.04 sec  0.01 sec 
[02/10 09:31:59     25s] (I)       | +-Create place DB                       2.09%  10.65 sec  10.66 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Import place data                   2.05%  10.65 sec  10.66 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Read instances and placement      0.67%  10.65 sec  10.66 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Read nets                         1.31%  10.66 sec  10.66 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Create route DB                      34.80%  10.66 sec  10.69 sec  0.03 sec  0.01 sec 
[02/10 09:31:59     25s] (I)       | | +-Import route data (1T)             34.20%  10.66 sec  10.69 sec  0.03 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Read blockages ( Layer 2-11 )    13.39%  10.67 sec  10.69 sec  0.01 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | | +-Read routing blockages          0.00%  10.67 sec  10.67 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | | +-Read instance blockages         0.16%  10.67 sec  10.67 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | | +-Read PG blockages               1.57%  10.67 sec  10.68 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | | +-Read clock blockages            1.31%  10.68 sec  10.68 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | | +-Read other blockages            1.30%  10.68 sec  10.68 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | | +-Read halo blockages             0.02%  10.68 sec  10.68 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | | +-Read boundary cut boxes         0.00%  10.68 sec  10.68 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Read blackboxes                   0.01%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Read prerouted                    0.45%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Read unlegalized nets             0.11%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Read nets                         0.02%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Set up via pillars                0.00%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Initialize 3D grid graph          0.10%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Model blockage capacity           0.99%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | | +-Initialize 3D capacity          0.88%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Move terms for access (1T)        0.03%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Read aux data                         0.00%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Others data preparation               0.01%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Create route kernel                   6.99%  10.69 sec  10.69 sec  0.01 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       +-Global Routing                         46.83%  10.69 sec  10.73 sec  0.04 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Initialization                        0.02%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Net group 1                           1.80%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Generate topology                   0.12%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Phase 1a                            0.50%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Pattern routing (1T)              0.39%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Add via demand to 2D              0.02%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Phase 1b                            0.03%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Phase 1c                            0.01%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Phase 1d                            0.01%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Phase 1e                            0.07%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Route legalization                0.03%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | | +-Legalize Blockage Violations    0.00%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Phase 1f                            0.01%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Phase 1g                            0.08%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Post Routing                      0.05%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Phase 1h                            0.06%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | | +-Post Routing                      0.02%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Layer assignment (1T)               0.27%  10.69 sec  10.69 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       +-Export 3D cong map                      0.29%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Export 2D cong map                    0.03%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       +-Extract Global 3D Wires                 0.00%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       +-Track Assignment (1T)                   0.86%  10.73 sec  10.74 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Initialization                        0.02%  10.73 sec  10.73 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Track Assignment Kernel               0.67%  10.73 sec  10.74 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Free Memory                           0.00%  10.74 sec  10.74 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       +-Export                                  5.01%  10.74 sec  10.74 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Export DB wires                       0.16%  10.74 sec  10.74 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Export all nets                     0.04%  10.74 sec  10.74 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | | +-Set wire vias                       0.01%  10.74 sec  10.74 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Report wirelength                     2.18%  10.74 sec  10.74 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Update net boxes                      2.41%  10.74 sec  10.74 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       | +-Update timing                         0.00%  10.74 sec  10.74 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)       +-Postprocess design                      0.06%  10.74 sec  10.74 sec  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)      ===================== Summary by functions =====================
[02/10 09:31:59     25s] (I)       Lv  Step                                 %      Real       CPU 
[02/10 09:31:59     25s] (I)      ----------------------------------------------------------------
[02/10 09:31:59     25s] (I)        0  Early Global Route kernel      100.00%  0.09 sec  0.02 sec 
[02/10 09:31:59     25s] (I)        1  Global Routing                  46.83%  0.04 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        1  Import and model                44.15%  0.04 sec  0.01 sec 
[02/10 09:31:59     25s] (I)        1  Export                           5.01%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        1  Track Assignment (1T)            0.86%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        1  Export 3D cong map               0.29%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        1  Postprocess design               0.06%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Create route DB                 34.80%  0.03 sec  0.01 sec 
[02/10 09:31:59     25s] (I)        2  Create route kernel              6.99%  0.01 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Update net boxes                 2.41%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Report wirelength                2.18%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Create place DB                  2.09%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Net group 1                      1.80%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Track Assignment Kernel          0.67%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Export DB wires                  0.16%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Initialization                   0.04%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Export 2D cong map               0.03%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Import route data (1T)          34.20%  0.03 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Import place data                2.05%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Phase 1a                         0.50%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Layer assignment (1T)            0.27%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Generate topology                0.12%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Phase 1g                         0.08%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Phase 1e                         0.07%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Phase 1h                         0.06%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Export all nets                  0.04%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Read blockages ( Layer 2-11 )   13.39%  0.01 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Read nets                        1.32%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Model blockage capacity          0.99%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Read instances and placement     0.67%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Read prerouted                   0.45%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Pattern routing (1T)             0.39%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Read unlegalized nets            0.11%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Initialize 3D grid graph         0.10%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Post Routing                     0.08%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Move terms for access (1T)       0.03%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Add via demand to 2D             0.02%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        5  Read PG blockages                1.57%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        5  Read clock blockages             1.31%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        5  Read other blockages             1.30%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        5  Initialize 3D capacity           0.88%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        5  Read instance blockages          0.16%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/10 09:31:59     25s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/10 09:31:59     26s]         Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/10 09:32:00     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:00     26s] UM:*                                                                   Early Global Route - eGR only step
[02/10 09:32:00     26s]       Routing using eGR only done.
[02/10 09:32:00     26s] Net route status summary:
[02/10 09:32:00     26s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:32:00     26s]   Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s] CCOPT: Done with clock implementation routing.
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/10 09:32:00     26s]     Clock implementation routing done.
[02/10 09:32:00     26s]     Leaving CCOpt scope - extractRC...
[02/10 09:32:00     26s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/10 09:32:00     26s] Extraction called for design 'ieee754multiplier' of instances=1319 and nets=1634 using extraction engine 'pre_route' .
[02/10 09:32:00     26s] pre_route RC Extraction called for design ieee754multiplier.
[02/10 09:32:00     26s] RC Extraction called in multi-corner(2) mode.
[02/10 09:32:00     26s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/10 09:32:00     26s] Type 'man IMPEXT-6166' for more detail.
[02/10 09:32:00     26s] RCMode: PreRoute
[02/10 09:32:00     26s]       RC Corner Indexes            0       1   
[02/10 09:32:00     26s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/10 09:32:00     26s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:00     26s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:00     26s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:00     26s] Shrink Factor                : 1.00000
[02/10 09:32:00     26s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/10 09:32:00     26s] Using capacitance table file ...
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s] Trim Metal Layers:
[02/10 09:32:00     26s] LayerId::1 widthSet size::4
[02/10 09:32:00     26s] LayerId::2 widthSet size::4
[02/10 09:32:00     26s] LayerId::3 widthSet size::4
[02/10 09:32:00     26s] LayerId::4 widthSet size::4
[02/10 09:32:00     26s] LayerId::5 widthSet size::4
[02/10 09:32:00     26s] LayerId::6 widthSet size::4
[02/10 09:32:00     26s] LayerId::7 widthSet size::4
[02/10 09:32:00     26s] LayerId::8 widthSet size::4
[02/10 09:32:00     26s] LayerId::9 widthSet size::4
[02/10 09:32:00     26s] LayerId::10 widthSet size::4
[02/10 09:32:00     26s] LayerId::11 widthSet size::3
[02/10 09:32:00     26s] eee: pegSigSF::1.070000
[02/10 09:32:00     26s] Updating RC grid for preRoute extraction ...
[02/10 09:32:00     26s] Initializing multi-corner resistance tables ...
[02/10 09:32:00     26s] eee: l::1 avDens::0.094878 usedTrk::213.475525 availTrk::2250.000000 sigTrk::213.475525
[02/10 09:32:00     26s] eee: l::2 avDens::0.232203 usedTrk::496.333302 availTrk::2137.500000 sigTrk::496.333302
[02/10 09:32:00     26s] eee: l::3 avDens::0.236568 usedTrk::532.277045 availTrk::2250.000000 sigTrk::532.277045
[02/10 09:32:00     26s] eee: l::4 avDens::0.070288 usedTrk::132.211051 availTrk::1881.000000 sigTrk::132.211051
[02/10 09:32:00     26s] eee: l::5 avDens::0.018839 usedTrk::33.911053 availTrk::1800.000000 sigTrk::33.911053
[02/10 09:32:00     26s] eee: l::6 avDens::0.000116 usedTrk::0.029737 availTrk::256.500000 sigTrk::0.029737
[02/10 09:32:00     26s] eee: l::7 avDens::0.007047 usedTrk::3.805117 availTrk::540.000000 sigTrk::3.805117
[02/10 09:32:00     26s] eee: l::8 avDens::0.002923 usedTrk::0.999503 availTrk::342.000000 sigTrk::0.999503
[02/10 09:32:00     26s] eee: l::9 avDens::0.000693 usedTrk::0.249561 availTrk::360.000000 sigTrk::0.249561
[02/10 09:32:00     26s] eee: l::10 avDens::0.150730 usedTrk::128.874416 availTrk::855.000000 sigTrk::128.874416
[02/10 09:32:00     26s] eee: l::11 avDens::0.060275 usedTrk::28.208597 availTrk::468.000000 sigTrk::28.208597
[02/10 09:32:00     26s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:32:00     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.147919 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/10 09:32:00     26s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2000.996M)
[02/10 09:32:00     26s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/10 09:32:00     26s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:2001.0M, EPOCH TIME: 1739190720.024976
[02/10 09:32:00     26s]     Leaving CCOpt scope - Initializing placement interface...
[02/10 09:32:00     26s] Processing tracks to init pin-track alignment.
[02/10 09:32:00     26s] z: 2, totalTracks: 1
[02/10 09:32:00     26s] z: 4, totalTracks: 1
[02/10 09:32:00     26s] z: 6, totalTracks: 1
[02/10 09:32:00     26s] z: 8, totalTracks: 1
[02/10 09:32:00     26s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:00     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2001.0M, EPOCH TIME: 1739190720.027302
[02/10 09:32:00     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:00     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:00     26s] OPERPROF:     Starting CMU at level 3, MEM:2001.0M, EPOCH TIME: 1739190720.040595
[02/10 09:32:00     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2001.0M, EPOCH TIME: 1739190720.040881
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:32:00     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2001.0M, EPOCH TIME: 1739190720.041012
[02/10 09:32:00     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2001.0M, EPOCH TIME: 1739190720.041035
[02/10 09:32:00     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2001.0M, EPOCH TIME: 1739190720.041053
[02/10 09:32:00     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2001.0MB).
[02/10 09:32:00     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2001.0M, EPOCH TIME: 1739190720.041160
[02/10 09:32:00     26s]     Legalizer reserving space for clock trees
[02/10 09:32:00     26s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]     Calling post conditioning for eGRPC...
[02/10 09:32:00     26s]       eGRPC...
[02/10 09:32:00     26s]         eGRPC active optimizations:
[02/10 09:32:00     26s]          - Move Down
[02/10 09:32:00     26s]          - Downsizing before DRV sizing
[02/10 09:32:00     26s]          - DRV fixing with sizing
[02/10 09:32:00     26s]          - Move to fanout
[02/10 09:32:00     26s]          - Cloning
[02/10 09:32:00     26s]         
[02/10 09:32:00     26s]         Currently running CTS, using active skew data
[02/10 09:32:00     26s]         Reset bufferability constraints...
[02/10 09:32:00     26s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/10 09:32:00     26s]         Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/10 09:32:00     26s] End AAE Lib Interpolated Model. (MEM=2001 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:00     26s]         Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]         Clock DAG stats eGRPC initial state:
[02/10 09:32:00     26s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:00     26s]           sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:00     26s]           misc counts      : r=1, pp=0
[02/10 09:32:00     26s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:00     26s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:00     26s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:00     26s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:00     26s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:00     26s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:00     26s]         Clock DAG net violations eGRPC initial state: none
[02/10 09:32:00     26s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/10 09:32:00     26s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:00     26s]         Clock DAG hash eGRPC initial state: 12775136591995727028 15775256805576158439
[02/10 09:32:00     26s]         CTS services accumulated run-time stats eGRPC initial state:
[02/10 09:32:00     26s]           delay calculator: calls=4895, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:00     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:00     26s]           steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:00     26s]         Primary reporting skew groups eGRPC initial state:
[02/10 09:32:00     26s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:00     26s]               min path sink: result_reg[31]/CK
[02/10 09:32:00     26s]               max path sink: result_reg[31]/CK
[02/10 09:32:00     26s]         Skew group summary eGRPC initial state:
[02/10 09:32:00     26s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:00     26s]         eGRPC Moving buffers...
[02/10 09:32:00     26s]           Clock DAG hash before 'eGRPC Moving buffers': 12775136591995727028 15775256805576158439
[02/10 09:32:00     26s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[02/10 09:32:00     26s]             delay calculator: calls=4895, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:00     26s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:00     26s]             steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:00     26s]           Violation analysis...
[02/10 09:32:00     26s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:00     26s] UM:*                                                                   Violation analysis
[02/10 09:32:00     26s]           Clock DAG stats after 'eGRPC Moving buffers':
[02/10 09:32:00     26s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:00     26s]             sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:00     26s]             misc counts      : r=1, pp=0
[02/10 09:32:00     26s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:00     26s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:00     26s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:00     26s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:00     26s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:00     26s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:00     26s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[02/10 09:32:00     26s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[02/10 09:32:00     26s]             Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:00     26s]           Clock DAG hash after 'eGRPC Moving buffers': 12775136591995727028 15775256805576158439
[02/10 09:32:00     26s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[02/10 09:32:00     26s]             delay calculator: calls=4895, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:00     26s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:00     26s]             steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:00     26s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[02/10 09:32:00     26s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:32:00     26s]                 min path sink: result_reg[31]/CK
[02/10 09:32:00     26s]                 max path sink: result_reg[31]/CK
[02/10 09:32:00     26s]           Skew group summary after 'eGRPC Moving buffers':
[02/10 09:32:00     26s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:32:00     26s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:32:00     26s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:00     26s] UM:*                                                                   eGRPC Moving buffers
[02/10 09:32:00     26s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[02/10 09:32:00     26s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 12775136591995727028 15775256805576158439
[02/10 09:32:00     26s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/10 09:32:00     26s]             delay calculator: calls=4895, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:00     26s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:00     26s]             steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:00     26s]           Artificially removing long paths...
[02/10 09:32:00     26s]             Clock DAG hash before 'Artificially removing long paths': 12775136591995727028 15775256805576158439
[02/10 09:32:00     26s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[02/10 09:32:00     26s]               delay calculator: calls=4895, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:00     26s]               legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:00     26s]               steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:00     26s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:32:00     26s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]           Modifying slew-target multiplier from 1 to 0.9
[02/10 09:32:00     26s]           Downsizing prefiltering...
[02/10 09:32:00     26s]           Downsizing prefiltering done.
[02/10 09:32:00     26s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[02/10 09:32:00     26s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[02/10 09:32:00     26s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[02/10 09:32:00     26s]           Reverting slew-target multiplier from 0.9 to 1
[02/10 09:32:00     26s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/10 09:32:00     26s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:00     26s]             sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:00     26s]             misc counts      : r=1, pp=0
[02/10 09:32:00     26s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:00     26s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:00     26s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:00     26s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:00     26s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:00     26s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:00     26s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[02/10 09:32:00     26s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/10 09:32:00     26s]             Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:00     26s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 12775136591995727028 15775256805576158439
[02/10 09:32:00     26s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/10 09:32:00     26s]             delay calculator: calls=4895, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:00     26s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:00     26s]             steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:00     26s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/10 09:32:00     26s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:32:00     26s]                 min path sink: result_reg[31]/CK
[02/10 09:32:00     26s]                 max path sink: result_reg[31]/CK
[02/10 09:32:00     26s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/10 09:32:00     26s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:32:00     26s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:32:00     26s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:00     26s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[02/10 09:32:00     26s]         eGRPC Fixing DRVs...
[02/10 09:32:00     26s]           Clock DAG hash before 'eGRPC Fixing DRVs': 12775136591995727028 15775256805576158439
[02/10 09:32:00     26s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[02/10 09:32:00     26s]             delay calculator: calls=4895, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:00     26s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:00     26s]             steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:00     26s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/10 09:32:00     26s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/10 09:32:00     26s]           
[02/10 09:32:00     26s]           Statistics: Fix DRVs (cell sizing):
[02/10 09:32:00     26s]           ===================================
[02/10 09:32:00     26s]           
[02/10 09:32:00     26s]           Cell changes by Net Type:
[02/10 09:32:00     26s]           
[02/10 09:32:00     26s]           -------------------------------------------------------------------------------------------------
[02/10 09:32:00     26s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/10 09:32:00     26s]           -------------------------------------------------------------------------------------------------
[02/10 09:32:00     26s]           top                0            0           0            0                    0                0
[02/10 09:32:00     26s]           trunk              0            0           0            0                    0                0
[02/10 09:32:00     26s]           leaf               0            0           0            0                    0                0
[02/10 09:32:00     26s]           -------------------------------------------------------------------------------------------------
[02/10 09:32:00     26s]           Total              0            0           0            0                    0                0
[02/10 09:32:00     26s]           -------------------------------------------------------------------------------------------------
[02/10 09:32:00     26s]           
[02/10 09:32:00     26s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/10 09:32:00     26s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/10 09:32:00     26s]           
[02/10 09:32:00     26s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[02/10 09:32:00     26s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:00     26s]             sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:00     26s]             misc counts      : r=1, pp=0
[02/10 09:32:00     26s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:00     26s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:00     26s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:00     26s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:00     26s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:00     26s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:00     26s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[02/10 09:32:00     26s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[02/10 09:32:00     26s]             Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:00     26s]           Clock DAG hash after 'eGRPC Fixing DRVs': 12775136591995727028 15775256805576158439
[02/10 09:32:00     26s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[02/10 09:32:00     26s]             delay calculator: calls=4895, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:00     26s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:00     26s]             steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:00     26s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[02/10 09:32:00     26s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:32:00     26s]                 min path sink: result_reg[31]/CK
[02/10 09:32:00     26s]                 max path sink: result_reg[31]/CK
[02/10 09:32:00     26s]           Skew group summary after 'eGRPC Fixing DRVs':
[02/10 09:32:00     26s]             skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:32:00     26s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:32:00     26s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:00     26s] UM:*                                                                   eGRPC Fixing DRVs
[02/10 09:32:00     26s]         
[02/10 09:32:00     26s]         Slew Diagnostics: After DRV fixing
[02/10 09:32:00     26s]         ==================================
[02/10 09:32:00     26s]         
[02/10 09:32:00     26s]         Global Causes:
[02/10 09:32:00     26s]         
[02/10 09:32:00     26s]         -------------------------------------
[02/10 09:32:00     26s]         Cause
[02/10 09:32:00     26s]         -------------------------------------
[02/10 09:32:00     26s]         DRV fixing with buffering is disabled
[02/10 09:32:00     26s]         -------------------------------------
[02/10 09:32:00     26s]         
[02/10 09:32:00     26s]         Top 5 overslews:
[02/10 09:32:00     26s]         
[02/10 09:32:00     26s]         ---------------------------------
[02/10 09:32:00     26s]         Overslew    Causes    Driving Pin
[02/10 09:32:00     26s]         ---------------------------------
[02/10 09:32:00     26s]           (empty table)
[02/10 09:32:00     26s]         ---------------------------------
[02/10 09:32:00     26s]         
[02/10 09:32:00     26s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/10 09:32:00     26s]         
[02/10 09:32:00     26s]         -------------------
[02/10 09:32:00     26s]         Cause    Occurences
[02/10 09:32:00     26s]         -------------------
[02/10 09:32:00     26s]           (empty table)
[02/10 09:32:00     26s]         -------------------
[02/10 09:32:00     26s]         
[02/10 09:32:00     26s]         Violation diagnostics counts from the 0 nodes that have violations:
[02/10 09:32:00     26s]         
[02/10 09:32:00     26s]         -------------------
[02/10 09:32:00     26s]         Cause    Occurences
[02/10 09:32:00     26s]         -------------------
[02/10 09:32:00     26s]           (empty table)
[02/10 09:32:00     26s]         -------------------
[02/10 09:32:00     26s]         
[02/10 09:32:00     26s]         Reconnecting optimized routes...
[02/10 09:32:00     26s]         Reset timing graph...
[02/10 09:32:00     26s] Ignoring AAE DB Resetting ...
[02/10 09:32:00     26s]         Reset timing graph done.
[02/10 09:32:00     26s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]         Violation analysis...
[02/10 09:32:00     26s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:00     26s] UM:*                                                                   Violation analysis
[02/10 09:32:00     26s]         Clock instances to consider for cloning: 0
[02/10 09:32:00     26s]         Reset timing graph...
[02/10 09:32:00     26s] Ignoring AAE DB Resetting ...
[02/10 09:32:00     26s]         Reset timing graph done.
[02/10 09:32:00     26s]         Set dirty flag on 0 instances, 0 nets
[02/10 09:32:00     26s]         Clock DAG stats before routing clock trees:
[02/10 09:32:00     26s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:00     26s]           sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:00     26s]           misc counts      : r=1, pp=0
[02/10 09:32:00     26s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:00     26s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:00     26s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:00     26s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:00     26s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:00     26s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:00     26s]         Clock DAG net violations before routing clock trees: none
[02/10 09:32:00     26s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/10 09:32:00     26s]           Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:00     26s]         Clock DAG hash before routing clock trees: 12775136591995727028 15775256805576158439
[02/10 09:32:00     26s]         CTS services accumulated run-time stats before routing clock trees:
[02/10 09:32:00     26s]           delay calculator: calls=4895, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:00     26s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:00     26s]           steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:00     26s]         Primary reporting skew groups before routing clock trees:
[02/10 09:32:00     26s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:00     26s]               min path sink: result_reg[31]/CK
[02/10 09:32:00     26s]               max path sink: result_reg[31]/CK
[02/10 09:32:00     26s]         Skew group summary before routing clock trees:
[02/10 09:32:00     26s]           skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:00     26s]       eGRPC done.
[02/10 09:32:00     26s]     Calling post conditioning for eGRPC done.
[02/10 09:32:00     26s]   eGR Post Conditioning loop iteration 0 done.
[02/10 09:32:00     26s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/10 09:32:00     26s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/10 09:32:00     26s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2039.2M, EPOCH TIME: 1739190720.163057
[02/10 09:32:00     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:00     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:00     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:00     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:00     26s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2001.2M, EPOCH TIME: 1739190720.165726
[02/10 09:32:00     26s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]   Leaving CCOpt scope - ClockRefiner...
[02/10 09:32:00     26s]   Assigned high priority to 0 instances.
[02/10 09:32:00     26s]   Soft fixed 0 clock instances.
[02/10 09:32:00     26s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/10 09:32:00     26s]   Performing Single Pass Refine Place.
[02/10 09:32:00     26s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2001.2M, EPOCH TIME: 1739190720.167330
[02/10 09:32:00     26s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2001.2M, EPOCH TIME: 1739190720.167371
[02/10 09:32:00     26s] Processing tracks to init pin-track alignment.
[02/10 09:32:00     26s] z: 2, totalTracks: 1
[02/10 09:32:00     26s] z: 4, totalTracks: 1
[02/10 09:32:00     26s] z: 6, totalTracks: 1
[02/10 09:32:00     26s] z: 8, totalTracks: 1
[02/10 09:32:00     26s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:00     26s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2001.2M, EPOCH TIME: 1739190720.169070
[02/10 09:32:00     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:00     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:00     26s] OPERPROF:       Starting CMU at level 4, MEM:2001.2M, EPOCH TIME: 1739190720.182320
[02/10 09:32:00     26s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2001.2M, EPOCH TIME: 1739190720.182648
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:32:00     26s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:2001.2M, EPOCH TIME: 1739190720.182759
[02/10 09:32:00     26s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2001.2M, EPOCH TIME: 1739190720.182774
[02/10 09:32:00     26s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2001.2M, EPOCH TIME: 1739190720.182790
[02/10 09:32:00     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2001.2MB).
[02/10 09:32:00     26s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.016, MEM:2001.2M, EPOCH TIME: 1739190720.182885
[02/10 09:32:00     26s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.016, REAL:0.016, MEM:2001.2M, EPOCH TIME: 1739190720.182897
[02/10 09:32:00     26s] TDRefine: refinePlace mode is spiral
[02/10 09:32:00     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22964.4
[02/10 09:32:00     26s] OPERPROF: Starting RefinePlace at level 1, MEM:2001.2M, EPOCH TIME: 1739190720.182919
[02/10 09:32:00     26s] *** Starting place_detail (0:00:26.2 mem=2001.2M) ***
[02/10 09:32:00     26s] Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:00     26s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:32:00     26s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:00     26s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:00     26s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2001.2M, EPOCH TIME: 1739190720.184735
[02/10 09:32:00     26s] Starting refinePlace ...
[02/10 09:32:00     26s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:00     26s] One DDP V2 for no tweak run.
[02/10 09:32:00     26s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:00     26s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2001.2M, EPOCH TIME: 1739190720.186865
[02/10 09:32:00     26s] DDP initSite1 nrRow 41 nrJob 41
[02/10 09:32:00     26s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2001.2M, EPOCH TIME: 1739190720.186896
[02/10 09:32:00     26s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2001.2M, EPOCH TIME: 1739190720.186916
[02/10 09:32:00     26s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2001.2M, EPOCH TIME: 1739190720.186928
[02/10 09:32:00     26s] DDP markSite nrRow 41 nrJob 41
[02/10 09:32:00     26s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2001.2M, EPOCH TIME: 1739190720.186956
[02/10 09:32:00     26s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2001.2M, EPOCH TIME: 1739190720.186967
[02/10 09:32:00     26s]   Spread Effort: high, standalone mode, useDDP on.
[02/10 09:32:00     26s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2001.2MB) @(0:00:26.2 - 0:00:26.2).
[02/10 09:32:00     26s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:32:00     26s] wireLenOptFixPriorityInst 32 inst fixed
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/10 09:32:00     26s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/10 09:32:00     26s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:32:00     26s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:32:00     26s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2001.2MB) @(0:00:26.2 - 0:00:26.2).
[02/10 09:32:00     26s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:32:00     26s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2001.2MB
[02/10 09:32:00     26s] Statistics of distance of Instance movement in refine placement:
[02/10 09:32:00     26s]   maximum (X+Y) =         0.00 um
[02/10 09:32:00     26s]   mean    (X+Y) =         0.00 um
[02/10 09:32:00     26s] Total instances moved : 0
[02/10 09:32:00     26s] Summary Report:
[02/10 09:32:00     26s] Instances move: 0 (out of 1319 movable)
[02/10 09:32:00     26s] Instances flipped: 0
[02/10 09:32:00     26s] Mean displacement: 0.00 um
[02/10 09:32:00     26s] Max displacement: 0.00 um 
[02/10 09:32:00     26s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.016, REAL:0.016, MEM:2001.2M, EPOCH TIME: 1739190720.201178
[02/10 09:32:00     26s] Total net bbox length = 1.490e+04 (7.310e+03 7.592e+03) (ext = 6.404e+02)
[02/10 09:32:00     26s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2001.2MB
[02/10 09:32:00     26s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2001.2MB) @(0:00:26.2 - 0:00:26.2).
[02/10 09:32:00     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22964.4
[02/10 09:32:00     26s] *** Finished place_detail (0:00:26.2 mem=2001.2M) ***
[02/10 09:32:00     26s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.019, MEM:2001.2M, EPOCH TIME: 1739190720.201485
[02/10 09:32:00     26s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2001.2M, EPOCH TIME: 1739190720.201500
[02/10 09:32:00     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1319).
[02/10 09:32:00     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:00     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:00     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:00     26s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2001.2M, EPOCH TIME: 1739190720.203906
[02/10 09:32:00     26s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[02/10 09:32:00     26s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 32).
[02/10 09:32:00     26s]   Revert refine place priority changes on 0 instances.
[02/10 09:32:00     26s]   ClockRefiner summary
[02/10 09:32:00     26s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 32).
[02/10 09:32:00     26s]   Restoring place_status_cts on 0 clock instances.
[02/10 09:32:00     26s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:00     26s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/10 09:32:00     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:00     26s] UM:*                                                                   CCOpt::Phase::eGRPC
[02/10 09:32:00     26s]   CCOpt::Phase::Routing...
[02/10 09:32:00     26s]   Clock implementation routing...
[02/10 09:32:00     26s]     Leaving CCOpt scope - Routing Tools...
[02/10 09:32:00     26s] Net route status summary:
[02/10 09:32:00     26s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:32:00     26s]   Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:32:00     26s]     Routing using eGR in eGR->NR Step...
[02/10 09:32:00     26s]       Early Global Route - eGR->Nr High Frequency step...
[02/10 09:32:00     26s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[02/10 09:32:00     26s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[02/10 09:32:00     26s] (ccopt eGR): Start to route 1 all nets
[02/10 09:32:00     26s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2001.15 MB )
[02/10 09:32:00     26s] (I)      ==================== Layers =====================
[02/10 09:32:00     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:00     26s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/10 09:32:00     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:00     26s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/10 09:32:00     26s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/10 09:32:00     26s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/10 09:32:00     26s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/10 09:32:00     26s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/10 09:32:00     26s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/10 09:32:00     26s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/10 09:32:00     26s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/10 09:32:00     26s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/10 09:32:00     26s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/10 09:32:00     26s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/10 09:32:00     26s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/10 09:32:00     26s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/10 09:32:00     26s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/10 09:32:00     26s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/10 09:32:00     26s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/10 09:32:00     26s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/10 09:32:00     26s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/10 09:32:00     26s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/10 09:32:00     26s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/10 09:32:00     26s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/10 09:32:00     26s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/10 09:32:00     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:00     26s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/10 09:32:00     26s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/10 09:32:00     26s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/10 09:32:00     26s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/10 09:32:00     26s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/10 09:32:00     26s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/10 09:32:00     26s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/10 09:32:00     26s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/10 09:32:00     26s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/10 09:32:00     26s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/10 09:32:00     26s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/10 09:32:00     26s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/10 09:32:00     26s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/10 09:32:00     26s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/10 09:32:00     26s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:00     26s] (I)      Started Import and model ( Curr Mem: 2001.15 MB )
[02/10 09:32:00     26s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:00     26s] (I)      == Non-default Options ==
[02/10 09:32:00     26s] (I)      Clean congestion better                            : true
[02/10 09:32:00     26s] (I)      Estimate vias on DPT layer                         : true
[02/10 09:32:00     26s] (I)      Clean congestion layer assignment rounds           : 3
[02/10 09:32:00     26s] (I)      Layer constraints as soft constraints              : true
[02/10 09:32:00     26s] (I)      Soft top layer                                     : true
[02/10 09:32:00     26s] (I)      Skip prospective layer relax nets                  : true
[02/10 09:32:00     26s] (I)      Better NDR handling                                : true
[02/10 09:32:00     26s] (I)      Improved NDR modeling in LA                        : true
[02/10 09:32:00     26s] (I)      Routing cost fix for NDR handling                  : true
[02/10 09:32:00     26s] (I)      Block tracks for preroutes                         : true
[02/10 09:32:00     26s] (I)      Assign IRoute by net group key                     : true
[02/10 09:32:00     26s] (I)      Block unroutable channels                          : true
[02/10 09:32:00     26s] (I)      Block unroutable channels 3D                       : true
[02/10 09:32:00     26s] (I)      Bound layer relaxed segment wl                     : true
[02/10 09:32:00     26s] (I)      Blocked pin reach length threshold                 : 2
[02/10 09:32:00     26s] (I)      Check blockage within NDR space in TA              : true
[02/10 09:32:00     26s] (I)      Skip must join for term with via pillar            : true
[02/10 09:32:00     26s] (I)      Model find APA for IO pin                          : true
[02/10 09:32:00     26s] (I)      On pin location for off pin term                   : true
[02/10 09:32:00     26s] (I)      Handle EOL spacing                                 : true
[02/10 09:32:00     26s] (I)      Merge PG vias by gap                               : true
[02/10 09:32:00     26s] (I)      Maximum routing layer                              : 11
[02/10 09:32:00     26s] (I)      Route selected nets only                           : true
[02/10 09:32:00     26s] (I)      Refine MST                                         : true
[02/10 09:32:00     26s] (I)      Honor PRL                                          : true
[02/10 09:32:00     26s] (I)      Strong congestion aware                            : true
[02/10 09:32:00     26s] (I)      Improved initial location for IRoutes              : true
[02/10 09:32:00     26s] (I)      Multi panel TA                                     : true
[02/10 09:32:00     26s] (I)      Penalize wire overlap                              : true
[02/10 09:32:00     26s] (I)      Expand small instance blockage                     : true
[02/10 09:32:00     26s] (I)      Reduce via in TA                                   : true
[02/10 09:32:00     26s] (I)      SS-aware routing                                   : true
[02/10 09:32:00     26s] (I)      Improve tree edge sharing                          : true
[02/10 09:32:00     26s] (I)      Improve 2D via estimation                          : true
[02/10 09:32:00     26s] (I)      Refine Steiner tree                                : true
[02/10 09:32:00     26s] (I)      Build spine tree                                   : true
[02/10 09:32:00     26s] (I)      Model pass through capacity                        : true
[02/10 09:32:00     26s] (I)      Extend blockages by a half GCell                   : true
[02/10 09:32:00     26s] (I)      Consider pin shapes                                : true
[02/10 09:32:00     26s] (I)      Consider pin shapes for all nodes                  : true
[02/10 09:32:00     26s] (I)      Consider NR APA                                    : true
[02/10 09:32:00     26s] (I)      Consider IO pin shape                              : true
[02/10 09:32:00     26s] (I)      Fix pin connection bug                             : true
[02/10 09:32:00     26s] (I)      Consider layer RC for local wires                  : true
[02/10 09:32:00     26s] (I)      Route to clock mesh pin                            : true
[02/10 09:32:00     26s] (I)      LA-aware pin escape length                         : 2
[02/10 09:32:00     26s] (I)      Connect multiple ports                             : true
[02/10 09:32:00     26s] (I)      Split for must join                                : true
[02/10 09:32:00     26s] (I)      Number of threads                                  : 1
[02/10 09:32:00     26s] (I)      Routing effort level                               : 10000
[02/10 09:32:00     26s] (I)      Prefer layer length threshold                      : 8
[02/10 09:32:00     26s] (I)      Overflow penalty cost                              : 10
[02/10 09:32:00     26s] (I)      A-star cost                                        : 0.300000
[02/10 09:32:00     26s] (I)      Misalignment cost                                  : 10.000000
[02/10 09:32:00     26s] (I)      Threshold for short IRoute                         : 6
[02/10 09:32:00     26s] (I)      Via cost during post routing                       : 1.000000
[02/10 09:32:00     26s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/10 09:32:00     26s] (I)      Source-to-sink ratio                               : 0.300000
[02/10 09:32:00     26s] (I)      Scenic ratio bound                                 : 3.000000
[02/10 09:32:00     26s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/10 09:32:00     26s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/10 09:32:00     26s] (I)      PG-aware similar topology routing                  : true
[02/10 09:32:00     26s] (I)      Maze routing via cost fix                          : true
[02/10 09:32:00     26s] (I)      Apply PRL on PG terms                              : true
[02/10 09:32:00     26s] (I)      Apply PRL on obs objects                           : true
[02/10 09:32:00     26s] (I)      Handle range-type spacing rules                    : true
[02/10 09:32:00     26s] (I)      PG gap threshold multiplier                        : 10.000000
[02/10 09:32:00     26s] (I)      Parallel spacing query fix                         : true
[02/10 09:32:00     26s] (I)      Force source to root IR                            : true
[02/10 09:32:00     26s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/10 09:32:00     26s] (I)      Do not relax to DPT layer                          : true
[02/10 09:32:00     26s] (I)      No DPT in post routing                             : true
[02/10 09:32:00     26s] (I)      Modeling PG via merging fix                        : true
[02/10 09:32:00     26s] (I)      Shield aware TA                                    : true
[02/10 09:32:00     26s] (I)      Strong shield aware TA                             : true
[02/10 09:32:00     26s] (I)      Overflow calculation fix in LA                     : true
[02/10 09:32:00     26s] (I)      Post routing fix                                   : true
[02/10 09:32:00     26s] (I)      Strong post routing                                : true
[02/10 09:32:00     26s] (I)      Access via pillar from top                         : true
[02/10 09:32:00     26s] (I)      NDR via pillar fix                                 : true
[02/10 09:32:00     26s] (I)      Violation on path threshold                        : 1
[02/10 09:32:00     26s] (I)      Pass through capacity modeling                     : true
[02/10 09:32:00     26s] (I)      Select the non-relaxed segments in post routing stage : true
[02/10 09:32:00     26s] (I)      Select term pin box for io pin                     : true
[02/10 09:32:00     26s] (I)      Penalize NDR sharing                               : true
[02/10 09:32:00     26s] (I)      Enable special modeling                            : false
[02/10 09:32:00     26s] (I)      Keep fixed segments                                : true
[02/10 09:32:00     26s] (I)      Reorder net groups by key                          : true
[02/10 09:32:00     26s] (I)      Increase net scenic ratio                          : true
[02/10 09:32:00     26s] (I)      Method to set GCell size                           : row
[02/10 09:32:00     26s] (I)      Connect multiple ports and must join fix           : true
[02/10 09:32:00     26s] (I)      Avoid high resistance layers                       : true
[02/10 09:32:00     26s] (I)      Model find APA for IO pin fix                      : true
[02/10 09:32:00     26s] (I)      Avoid connecting non-metal layers                  : true
[02/10 09:32:00     26s] (I)      Use track pitch for NDR                            : true
[02/10 09:32:00     26s] (I)      Enable layer relax to lower layer                  : true
[02/10 09:32:00     26s] (I)      Enable layer relax to upper layer                  : true
[02/10 09:32:00     26s] (I)      Top layer relaxation fix                           : true
[02/10 09:32:00     26s] (I)      Handle non-default track width                     : false
[02/10 09:32:00     26s] (I)      Counted 964 PG shapes. We will not process PG shapes layer by layer.
[02/10 09:32:00     26s] (I)      Use row-based GCell size
[02/10 09:32:00     26s] (I)      Use row-based GCell align
[02/10 09:32:00     26s] (I)      layer 0 area = 80000
[02/10 09:32:00     26s] (I)      layer 1 area = 80000
[02/10 09:32:00     26s] (I)      layer 2 area = 80000
[02/10 09:32:00     26s] (I)      layer 3 area = 80000
[02/10 09:32:00     26s] (I)      layer 4 area = 80000
[02/10 09:32:00     26s] (I)      layer 5 area = 80000
[02/10 09:32:00     26s] (I)      layer 6 area = 80000
[02/10 09:32:00     26s] (I)      layer 7 area = 80000
[02/10 09:32:00     26s] (I)      layer 8 area = 80000
[02/10 09:32:00     26s] (I)      layer 9 area = 400000
[02/10 09:32:00     26s] (I)      layer 10 area = 400000
[02/10 09:32:00     26s] (I)      GCell unit size   : 3420
[02/10 09:32:00     26s] (I)      GCell multiplier  : 1
[02/10 09:32:00     26s] (I)      GCell row height  : 3420
[02/10 09:32:00     26s] (I)      Actual row height : 3420
[02/10 09:32:00     26s] (I)      GCell align ref   : 5200 5320
[02/10 09:32:00     26s] [NR-eGR] Track table information for default rule: 
[02/10 09:32:00     26s] [NR-eGR] Metal1 has single uniform track structure
[02/10 09:32:00     26s] [NR-eGR] Metal2 has single uniform track structure
[02/10 09:32:00     26s] [NR-eGR] Metal3 has single uniform track structure
[02/10 09:32:00     26s] [NR-eGR] Metal4 has single uniform track structure
[02/10 09:32:00     26s] [NR-eGR] Metal5 has single uniform track structure
[02/10 09:32:00     26s] [NR-eGR] Metal6 has single uniform track structure
[02/10 09:32:00     26s] [NR-eGR] Metal7 has single uniform track structure
[02/10 09:32:00     26s] [NR-eGR] Metal8 has single uniform track structure
[02/10 09:32:00     26s] [NR-eGR] Metal9 has single uniform track structure
[02/10 09:32:00     26s] [NR-eGR] Metal10 has single uniform track structure
[02/10 09:32:00     26s] [NR-eGR] Metal11 has single uniform track structure
[02/10 09:32:00     26s] (I)      ==================== Default via =====================
[02/10 09:32:00     26s] (I)      +----+------------------+----------------------------+
[02/10 09:32:00     26s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/10 09:32:00     26s] (I)      +----+------------------+----------------------------+
[02/10 09:32:00     26s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/10 09:32:00     26s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/10 09:32:00     26s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/10 09:32:00     26s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/10 09:32:00     26s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/10 09:32:00     26s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/10 09:32:00     26s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/10 09:32:00     26s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/10 09:32:00     26s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/10 09:32:00     26s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/10 09:32:00     26s] (I)      +----+------------------+----------------------------+
[02/10 09:32:00     26s] [NR-eGR] Read 1434 PG shapes
[02/10 09:32:00     26s] [NR-eGR] Read 0 clock shapes
[02/10 09:32:00     26s] [NR-eGR] Read 0 other shapes
[02/10 09:32:00     26s] [NR-eGR] #Routing Blockages  : 0
[02/10 09:32:00     26s] [NR-eGR] #Instance Blockages : 0
[02/10 09:32:00     26s] [NR-eGR] #PG Blockages       : 1434
[02/10 09:32:00     26s] [NR-eGR] #Halo Blockages     : 0
[02/10 09:32:00     26s] [NR-eGR] #Boundary Blockages : 0
[02/10 09:32:00     26s] [NR-eGR] #Clock Blockages    : 0
[02/10 09:32:00     26s] [NR-eGR] #Other Blockages    : 0
[02/10 09:32:00     26s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/10 09:32:00     26s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/10 09:32:00     26s] [NR-eGR] Read 1632 nets ( ignored 1631 )
[02/10 09:32:00     26s] [NR-eGR] Connected 0 must-join pins/ports
[02/10 09:32:00     26s] (I)      early_global_route_priority property id does not exist.
[02/10 09:32:00     26s] (I)      Read Num Blocks=2282  Num Prerouted Wires=0  Num CS=0
[02/10 09:32:00     26s] (I)      Layer 1 (V) : #blockages 84 : #preroutes 0
[02/10 09:32:00     26s] (I)      Layer 2 (H) : #blockages 420 : #preroutes 0
[02/10 09:32:00     26s] (I)      Layer 3 (V) : #blockages 84 : #preroutes 0
[02/10 09:32:00     26s] (I)      Layer 4 (H) : #blockages 420 : #preroutes 0
[02/10 09:32:00     26s] (I)      Layer 5 (V) : #blockages 84 : #preroutes 0
[02/10 09:32:00     26s] (I)      Layer 6 (H) : #blockages 420 : #preroutes 0
[02/10 09:32:00     26s] (I)      Layer 7 (V) : #blockages 84 : #preroutes 0
[02/10 09:32:00     26s] (I)      Layer 8 (H) : #blockages 504 : #preroutes 0
[02/10 09:32:00     26s] (I)      Layer 9 (V) : #blockages 126 : #preroutes 0
[02/10 09:32:00     26s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/10 09:32:00     26s] (I)      Moved 1 terms for better access 
[02/10 09:32:00     26s] (I)      Number of ignored nets                =      0
[02/10 09:32:00     26s] (I)      Number of connected nets              =      0
[02/10 09:32:00     26s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/10 09:32:00     26s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/10 09:32:00     26s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/10 09:32:00     26s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/10 09:32:00     26s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/10 09:32:00     26s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/10 09:32:00     26s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/10 09:32:00     26s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/10 09:32:00     26s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/10 09:32:00     26s] (I)      Ndr track 0 does not exist
[02/10 09:32:00     26s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/10 09:32:00     26s] (I)      ---------------------Grid Graph Info--------------------
[02/10 09:32:00     26s] (I)      Routing area        : (0, 0) - (157200, 150860)
[02/10 09:32:00     26s] (I)      Core area           : (5200, 5320) - (152000, 145540)
[02/10 09:32:00     26s] (I)      Site width          :   400  (dbu)
[02/10 09:32:00     26s] (I)      Row height          :  3420  (dbu)
[02/10 09:32:00     26s] (I)      GCell row height    :  3420  (dbu)
[02/10 09:32:00     26s] (I)      GCell width         :  3420  (dbu)
[02/10 09:32:00     26s] (I)      GCell height        :  3420  (dbu)
[02/10 09:32:00     26s] (I)      Grid                :    46    44    11
[02/10 09:32:00     26s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/10 09:32:00     26s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/10 09:32:00     26s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/10 09:32:00     26s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/10 09:32:00     26s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/10 09:32:00     26s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/10 09:32:00     26s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/10 09:32:00     26s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/10 09:32:00     26s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/10 09:32:00     26s] (I)      Total num of tracks :   397   393   397   393   397   393   397   393   397   156   158
[02/10 09:32:00     26s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/10 09:32:00     26s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/10 09:32:00     26s] (I)      --------------------------------------------------------
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s] [NR-eGR] ============ Routing rule table ============
[02/10 09:32:00     26s] [NR-eGR] Rule id: 0  Nets: 1
[02/10 09:32:00     26s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/10 09:32:00     26s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/10 09:32:00     26s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/10 09:32:00     26s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:32:00     26s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:32:00     26s] [NR-eGR] ========================================
[02/10 09:32:00     26s] [NR-eGR] 
[02/10 09:32:00     26s] (I)      =============== Blocked Tracks ===============
[02/10 09:32:00     26s] (I)      +-------+---------+----------+---------------+
[02/10 09:32:00     26s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/10 09:32:00     26s] (I)      +-------+---------+----------+---------------+
[02/10 09:32:00     26s] (I)      |     1 |       0 |        0 |         0.00% |
[02/10 09:32:00     26s] (I)      |     2 |   17292 |      840 |         4.86% |
[02/10 09:32:00     26s] (I)      |     3 |   18262 |      210 |         1.15% |
[02/10 09:32:00     26s] (I)      |     4 |   17292 |      840 |         4.86% |
[02/10 09:32:00     26s] (I)      |     5 |   18262 |      210 |         1.15% |
[02/10 09:32:00     26s] (I)      |     6 |   17292 |      840 |         4.86% |
[02/10 09:32:00     26s] (I)      |     7 |   18262 |      210 |         1.15% |
[02/10 09:32:00     26s] (I)      |     8 |   17292 |      840 |         4.86% |
[02/10 09:32:00     26s] (I)      |     9 |   18262 |      420 |         2.30% |
[02/10 09:32:00     26s] (I)      |    10 |    6864 |     1789 |        26.06% |
[02/10 09:32:00     26s] (I)      |    11 |    7268 |      409 |         5.63% |
[02/10 09:32:00     26s] (I)      +-------+---------+----------+---------------+
[02/10 09:32:00     26s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2001.15 MB )
[02/10 09:32:00     26s] (I)      Reset routing kernel
[02/10 09:32:00     26s] (I)      Started Global Routing ( Curr Mem: 2001.15 MB )
[02/10 09:32:00     26s] (I)      totalPins=33  totalGlobalPin=33 (100.00%)
[02/10 09:32:00     26s] (I)      total 2D Cap : 152109 = (79065 H, 73044 V)
[02/10 09:32:00     26s] (I)      
[02/10 09:32:00     26s] (I)      ============  Phase 1a Route ============
[02/10 09:32:00     26s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[02/10 09:32:00     26s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:32:00     26s] (I)      
[02/10 09:32:00     26s] (I)      ============  Phase 1b Route ============
[02/10 09:32:00     26s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:32:00     26s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.892000e+01um
[02/10 09:32:00     26s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/10 09:32:00     26s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/10 09:32:00     26s] (I)      
[02/10 09:32:00     26s] (I)      ============  Phase 1c Route ============
[02/10 09:32:00     26s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:32:00     26s] (I)      
[02/10 09:32:00     26s] (I)      ============  Phase 1d Route ============
[02/10 09:32:00     26s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:32:00     26s] (I)      
[02/10 09:32:00     26s] (I)      ============  Phase 1e Route ============
[02/10 09:32:00     26s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:32:00     26s] (I)      
[02/10 09:32:00     26s] (I)      ============  Phase 1f Route ============
[02/10 09:32:00     26s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:32:00     26s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.892000e+01um
[02/10 09:32:00     26s] (I)      
[02/10 09:32:00     26s] (I)      ============  Phase 1g Route ============
[02/10 09:32:00     26s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:32:00     26s] (I)      
[02/10 09:32:00     26s] (I)      ============  Phase 1h Route ============
[02/10 09:32:00     26s] (I)      Usage: 52 = (16 H, 36 V) = (0.02% H, 0.05% V) = (2.736e+01um H, 6.156e+01um V)
[02/10 09:32:00     26s] (I)      
[02/10 09:32:00     26s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/10 09:32:00     26s] [NR-eGR]                        OverCon            
[02/10 09:32:00     26s] [NR-eGR]                         #Gcell     %Gcell
[02/10 09:32:00     26s] [NR-eGR]        Layer             (1-0)    OverCon
[02/10 09:32:00     26s] [NR-eGR] ----------------------------------------------
[02/10 09:32:00     26s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR] ----------------------------------------------
[02/10 09:32:00     26s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/10 09:32:00     26s] [NR-eGR] 
[02/10 09:32:00     26s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 2001.15 MB )
[02/10 09:32:00     26s] (I)      total 2D Cap : 152473 = (79111 H, 73362 V)
[02/10 09:32:00     26s] (I)      ============= Track Assignment ============
[02/10 09:32:00     26s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/10 09:32:00     26s] (I)      Started Track Assignment (1T) ( Curr Mem: 2001.15 MB )
[02/10 09:32:00     26s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/10 09:32:00     26s] (I)      Run Multi-thread track assignment
[02/10 09:32:00     26s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2001.15 MB )
[02/10 09:32:00     26s] (I)      Started Export ( Curr Mem: 2001.15 MB )
[02/10 09:32:00     26s] [NR-eGR]                  Length (um)   Vias 
[02/10 09:32:00     26s] [NR-eGR] ------------------------------------
[02/10 09:32:00     26s] [NR-eGR]  Metal1   (1H)             0   5287 
[02/10 09:32:00     26s] [NR-eGR]  Metal2   (2V)          7716   7587 
[02/10 09:32:00     26s] [NR-eGR]  Metal3   (3H)          8334    608 
[02/10 09:32:00     26s] [NR-eGR]  Metal4   (4V)          2114    155 
[02/10 09:32:00     26s] [NR-eGR]  Metal5   (5H)           556     13 
[02/10 09:32:00     26s] [NR-eGR]  Metal6   (6V)             0     11 
[02/10 09:32:00     26s] [NR-eGR]  Metal7   (7H)            58      7 
[02/10 09:32:00     26s] [NR-eGR]  Metal8   (8V)            14      5 
[02/10 09:32:00     26s] [NR-eGR]  Metal9   (9H)             4      2 
[02/10 09:32:00     26s] [NR-eGR]  Metal10  (10V)            3      2 
[02/10 09:32:00     26s] [NR-eGR]  Metal11  (11H)           20      0 
[02/10 09:32:00     26s] [NR-eGR] ------------------------------------
[02/10 09:32:00     26s] [NR-eGR]           Total        18820  13677 
[02/10 09:32:00     26s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:00     26s] [NR-eGR] Total half perimeter of net bounding box: 14902um
[02/10 09:32:00     26s] [NR-eGR] Total length: 18820um, number of vias: 13677
[02/10 09:32:00     26s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:00     26s] [NR-eGR] Total eGR-routed clock nets wire length: 95um, number of vias: 58
[02/10 09:32:00     26s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:00     26s] [NR-eGR] Report for selected net(s) only.
[02/10 09:32:00     26s] [NR-eGR]                  Length (um)  Vias 
[02/10 09:32:00     26s] [NR-eGR] -----------------------------------
[02/10 09:32:00     26s] [NR-eGR]  Metal1   (1H)             0    32 
[02/10 09:32:00     26s] [NR-eGR]  Metal2   (2V)            63    24 
[02/10 09:32:00     26s] [NR-eGR]  Metal3   (3H)            31     2 
[02/10 09:32:00     26s] [NR-eGR]  Metal4   (4V)             1     0 
[02/10 09:32:00     26s] [NR-eGR]  Metal5   (5H)             0     0 
[02/10 09:32:00     26s] [NR-eGR]  Metal6   (6V)             0     0 
[02/10 09:32:00     26s] [NR-eGR]  Metal7   (7H)             0     0 
[02/10 09:32:00     26s] [NR-eGR]  Metal8   (8V)             0     0 
[02/10 09:32:00     26s] [NR-eGR]  Metal9   (9H)             0     0 
[02/10 09:32:00     26s] [NR-eGR]  Metal10  (10V)            0     0 
[02/10 09:32:00     26s] [NR-eGR]  Metal11  (11H)            0     0 
[02/10 09:32:00     26s] [NR-eGR] -----------------------------------
[02/10 09:32:00     26s] [NR-eGR]           Total           95    58 
[02/10 09:32:00     26s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:00     26s] [NR-eGR] Total half perimeter of net bounding box: 72um
[02/10 09:32:00     26s] [NR-eGR] Total length: 95um, number of vias: 58
[02/10 09:32:00     26s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:00     26s] [NR-eGR] Total routed clock nets wire length: 95um, number of vias: 58
[02/10 09:32:00     26s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:00     26s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2001.15 MB )
[02/10 09:32:00     26s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2001.15 MB )
[02/10 09:32:00     26s] (I)      ===================================== Runtime Summary =====================================
[02/10 09:32:00     26s] (I)       Step                                          %      Start     Finish      Real       CPU 
[02/10 09:32:00     26s] (I)      -------------------------------------------------------------------------------------------
[02/10 09:32:00     26s] (I)       Early Global Route kernel               100.00%  10.99 sec  11.07 sec  0.08 sec  0.02 sec 
[02/10 09:32:00     26s] (I)       +-Import and model                       43.15%  10.99 sec  11.03 sec  0.04 sec  0.01 sec 
[02/10 09:32:00     26s] (I)       | +-Create place DB                       2.09%  10.99 sec  10.99 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Import place data                   2.05%  10.99 sec  10.99 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Read instances and placement      0.69%  10.99 sec  10.99 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Read nets                         1.29%  10.99 sec  10.99 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Create route DB                      34.37%  10.99 sec  11.02 sec  0.03 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Import route data (1T)             33.78%  11.00 sec  11.02 sec  0.03 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Read blockages ( Layer 2-11 )    14.46%  11.01 sec  11.02 sec  0.01 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | | +-Read routing blockages          0.00%  11.01 sec  11.01 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | | +-Read instance blockages         0.17%  11.01 sec  11.01 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | | +-Read PG blockages               1.57%  11.01 sec  11.01 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | | +-Read clock blockages            1.33%  11.01 sec  11.01 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | | +-Read other blockages            1.35%  11.01 sec  11.01 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | | +-Read halo blockages             0.01%  11.01 sec  11.01 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | | +-Read boundary cut boxes         0.00%  11.01 sec  11.01 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Read blackboxes                   0.01%  11.02 sec  11.02 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Read prerouted                    0.34%  11.02 sec  11.02 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Read unlegalized nets             0.09%  11.02 sec  11.02 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Read nets                         0.01%  11.02 sec  11.02 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Set up via pillars                0.00%  11.02 sec  11.02 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Initialize 3D grid graph          0.07%  11.02 sec  11.02 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Model blockage capacity           0.97%  11.02 sec  11.02 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | | +-Initialize 3D capacity          0.87%  11.02 sec  11.02 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Move terms for access (1T)        0.02%  11.02 sec  11.02 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Read aux data                         0.00%  11.02 sec  11.02 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Others data preparation               0.01%  11.02 sec  11.02 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Create route kernel                   6.42%  11.02 sec  11.03 sec  0.01 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       +-Global Routing                         49.56%  11.03 sec  11.07 sec  0.04 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Initialization                        0.02%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Net group 1                           1.85%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Generate topology                   0.14%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Phase 1a                            0.51%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Pattern routing (1T)              0.40%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Add via demand to 2D              0.02%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Phase 1b                            0.04%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Phase 1c                            0.01%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Phase 1d                            0.01%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Phase 1e                            0.08%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Route legalization                0.03%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | | +-Legalize Blockage Violations    0.00%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Phase 1f                            0.01%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Phase 1g                            0.09%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Post Routing                      0.05%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Phase 1h                            0.06%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | | +-Post Routing                      0.03%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Layer assignment (1T)               0.28%  11.03 sec  11.03 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       +-Export 3D cong map                      0.31%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Export 2D cong map                    0.04%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       +-Extract Global 3D Wires                 0.00%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       +-Track Assignment (1T)                   0.76%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Initialization                        0.01%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Track Assignment Kernel               0.61%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Free Memory                           0.00%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       +-Export                                  3.35%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Export DB wires                       0.09%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Export all nets                     0.03%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | | +-Set wire vias                       0.01%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Report wirelength                     1.57%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Update net boxes                      1.54%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       | +-Update timing                         0.00%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)       +-Postprocess design                      0.06%  11.07 sec  11.07 sec  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)      ===================== Summary by functions =====================
[02/10 09:32:00     26s] (I)       Lv  Step                                 %      Real       CPU 
[02/10 09:32:00     26s] (I)      ----------------------------------------------------------------
[02/10 09:32:00     26s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.02 sec 
[02/10 09:32:00     26s] (I)        1  Global Routing                  49.56%  0.04 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        1  Import and model                43.15%  0.04 sec  0.01 sec 
[02/10 09:32:00     26s] (I)        1  Export                           3.35%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        1  Track Assignment (1T)            0.76%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        1  Export 3D cong map               0.31%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        1  Postprocess design               0.06%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Create route DB                 34.37%  0.03 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Create route kernel              6.42%  0.01 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Create place DB                  2.09%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Net group 1                      1.85%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Report wirelength                1.57%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Update net boxes                 1.54%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Track Assignment Kernel          0.61%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Export DB wires                  0.09%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Export 2D cong map               0.04%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Initialization                   0.04%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Import route data (1T)          33.78%  0.03 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Import place data                2.05%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Phase 1a                         0.51%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Layer assignment (1T)            0.28%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Generate topology                0.14%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Phase 1g                         0.09%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Phase 1e                         0.08%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Phase 1h                         0.06%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Export all nets                  0.03%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Read blockages ( Layer 2-11 )   14.46%  0.01 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Read nets                        1.30%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Model blockage capacity          0.97%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Read instances and placement     0.69%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Pattern routing (1T)             0.40%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Read prerouted                   0.34%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Read unlegalized nets            0.09%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Post Routing                     0.08%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Initialize 3D grid graph         0.07%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Add via demand to 2D             0.02%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        5  Read PG blockages                1.57%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        5  Read other blockages             1.35%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        5  Read clock blockages             1.33%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        5  Initialize 3D capacity           0.87%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        5  Read instance blockages          0.17%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/10 09:32:00     26s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/10 09:32:00     26s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:00     26s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[02/10 09:32:00     26s]     Routing using eGR in eGR->NR Step done.
[02/10 09:32:00     26s]     Routing using NR in eGR->NR Step...
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[02/10 09:32:00     26s]   All net are default rule.
[02/10 09:32:00     26s]   Preferred NanoRoute mode settings: Current
[02/10 09:32:00     26s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/10 09:32:00     26s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/10 09:32:00     26s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/10 09:32:00     26s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/10 09:32:00     26s]       Clock detailed routing...
[02/10 09:32:00     26s]         NanoRoute...
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s] route_global_detail
[02/10 09:32:00     26s] 
[02/10 09:32:00     26s] #Start route_global_detail on Mon Feb 10 09:32:00 2025
[02/10 09:32:00     26s] #
[02/10 09:32:00     26s] ### Time Record (route_global_detail) is installed.
[02/10 09:32:00     26s] ### Time Record (Pre Callback) is installed.
[02/10 09:32:00     26s] ### Time Record (Pre Callback) is uninstalled.
[02/10 09:32:00     26s] ### Time Record (DB Import) is installed.
[02/10 09:32:00     26s] ### Time Record (Timing Data Generation) is installed.
[02/10 09:32:00     26s] ### Time Record (Timing Data Generation) is uninstalled.
[02/10 09:32:00     26s] ### Net info: total nets: 1634
[02/10 09:32:00     26s] ### Net info: dirty nets: 0
[02/10 09:32:00     26s] ### Net info: marked as disconnected nets: 0
[02/10 09:32:00     26s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=1)
[02/10 09:32:00     26s] #num needed restored net=0
[02/10 09:32:00     26s] #need_extraction net=0 (total=1634)
[02/10 09:32:00     26s] ### Net info: fully routed nets: 1
[02/10 09:32:00     26s] ### Net info: trivial (< 2 pins) nets: 2
[02/10 09:32:00     26s] ### Net info: unrouted nets: 1631
[02/10 09:32:00     26s] ### Net info: re-extraction nets: 0
[02/10 09:32:00     26s] ### Net info: selected nets: 1
[02/10 09:32:00     26s] ### Net info: ignored nets: 0
[02/10 09:32:00     26s] ### Net info: skip routing nets: 0
[02/10 09:32:00     26s] ### import design signature (4): route=1959033982 fixed_route=1254084340 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1347351981 dirty_area=0 del_dirty_area=0 cell=663894177 placement=1249216743 pin_access=1 inst_pattern=1
[02/10 09:32:00     26s] ### Time Record (DB Import) is uninstalled.
[02/10 09:32:00     26s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/10 09:32:00     26s] #
[02/10 09:32:00     26s] #Wire/Via statistics before line assignment ...
[02/10 09:32:00     26s] #Total wire length = 95 um.
[02/10 09:32:00     26s] #Total half perimeter of net bounding box = 72 um.
[02/10 09:32:00     26s] #Total wire length on LAYER Metal1 = 0 um.
[02/10 09:32:00     26s] #Total wire length on LAYER Metal2 = 63 um.
[02/10 09:32:00     26s] #Total wire length on LAYER Metal3 = 31 um.
[02/10 09:32:00     26s] #Total wire length on LAYER Metal4 = 1 um.
[02/10 09:32:00     26s] #Total wire length on LAYER Metal5 = 0 um.
[02/10 09:32:00     26s] #Total wire length on LAYER Metal6 = 0 um.
[02/10 09:32:00     26s] #Total wire length on LAYER Metal7 = 0 um.
[02/10 09:32:00     26s] #Total wire length on LAYER Metal8 = 0 um.
[02/10 09:32:00     26s] #Total wire length on LAYER Metal9 = 0 um.
[02/10 09:32:00     26s] #Total wire length on LAYER Metal10 = 0 um.
[02/10 09:32:00     26s] #Total wire length on LAYER Metal11 = 0 um.
[02/10 09:32:00     26s] #Total number of vias = 58
[02/10 09:32:00     26s] #Up-Via Summary (total 58):
[02/10 09:32:00     26s] #           
[02/10 09:32:00     26s] #-----------------------
[02/10 09:32:00     26s] # Metal1             32
[02/10 09:32:00     26s] # Metal2             24
[02/10 09:32:00     26s] # Metal3              2
[02/10 09:32:00     26s] #-----------------------
[02/10 09:32:00     26s] #                    58 
[02/10 09:32:00     26s] #
[02/10 09:32:00     26s] ### Time Record (Data Preparation) is installed.
[02/10 09:32:00     26s] #Start routing data preparation on Mon Feb 10 09:32:00 2025
[02/10 09:32:00     26s] #
[02/10 09:32:00     26s] #Minimum voltage of a net in the design = 0.000.
[02/10 09:32:00     26s] #Maximum voltage of a net in the design = 1.320.
[02/10 09:32:00     26s] #Voltage range [0.000 - 1.320] has 1632 nets.
[02/10 09:32:00     26s] #Voltage range [0.900 - 1.320] has 1 net.
[02/10 09:32:00     26s] #Voltage range [0.000 - 0.000] has 1 net.
[02/10 09:32:00     26s] #Build and mark too close pins for the same net.
[02/10 09:32:00     26s] ### Time Record (Cell Pin Access) is installed.
[02/10 09:32:00     26s] #Initial pin access analysis.
[02/10 09:32:01     27s] #Detail pin access analysis.
[02/10 09:32:01     27s] ### Time Record (Cell Pin Access) is uninstalled.
[02/10 09:32:01     27s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/10 09:32:01     27s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/10 09:32:01     27s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/10 09:32:01     27s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/10 09:32:01     27s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/10 09:32:01     27s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/10 09:32:01     27s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/10 09:32:01     27s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/10 09:32:01     27s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/10 09:32:01     27s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/10 09:32:01     27s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/10 09:32:01     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.86 (MB), peak = 1700.32 (MB)
[02/10 09:32:01     27s] #Regenerating Ggrids automatically.
[02/10 09:32:01     27s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/10 09:32:01     27s] #Using automatically generated G-grids.
[02/10 09:32:01     27s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/10 09:32:01     27s] #Done routing data preparation.
[02/10 09:32:01     27s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1669.59 (MB)[02/10 09:32:01     27s] ### Time Record (Data Preparation) is uninstalled.
, peak = 1700.32 (MB)
[02/10 09:32:01     27s] #Data initialization: cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.7 GB
[02/10 09:32:01     27s] 
[02/10 09:32:01     27s] Trim Metal Layers:
[02/10 09:32:01     27s] LayerId::1 widthSet size::4
[02/10 09:32:01     27s] LayerId::2 widthSet size::4
[02/10 09:32:01     27s] LayerId::3 widthSet size::4
[02/10 09:32:01     27s] LayerId::4 widthSet size::4
[02/10 09:32:01     27s] LayerId::5 widthSet size::4
[02/10 09:32:01     27s] LayerId::6 widthSet size::4
[02/10 09:32:01     27s] LayerId::7 widthSet size::4
[02/10 09:32:01     27s] LayerId::8 widthSet size::4
[02/10 09:32:01     27s] LayerId::9 widthSet size::4
[02/10 09:32:01     27s] LayerId::10 widthSet size::4
[02/10 09:32:01     27s] LayerId::11 widthSet size::3
[02/10 09:32:01     27s] eee: pegSigSF::1.070000
[02/10 09:32:01     27s] Updating RC grid for preRoute extraction ...
[02/10 09:32:01     27s] Initializing multi-corner resistance tables ...
[02/10 09:32:01     27s] eee: l::1 avDens::0.094878 usedTrk::213.475525 availTrk::2250.000000 sigTrk::213.475525
[02/10 09:32:01     27s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:32:01     27s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:32:01     27s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:32:01     27s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:32:01     27s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:32:01     27s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:32:01     27s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:32:01     27s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 09:32:01     27s] eee: l::10 avDens::0.150503 usedTrk::128.679971 availTrk::855.000000 sigTrk::128.679971
[02/10 09:32:01     27s] eee: l::11 avDens::0.073971 usedTrk::26.629649 availTrk::360.000000 sigTrk::26.629649
[02/10 09:32:01     27s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:32:01     27s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/10 09:32:01     27s] ### Time Record (Line Assignment) is installed.
[02/10 09:32:01     27s] #Successfully loaded pre-route RC model
[02/10 09:32:01     27s] #Enabled timing driven Line Assignment.
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #Begin Line Assignment ...
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #Begin build data ...
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #Distribution of nets:
[02/10 09:32:01     27s] #     1375 ( 2         pin),    112 ( 3         pin),     25 ( 4         pin),
[02/10 09:32:01     27s] #        4 ( 5         pin),      2 ( 6         pin),     14 ( 7         pin),
[02/10 09:32:01     27s] #        1 ( 8         pin),     24 ( 9         pin),      9 (10-19      pin),
[02/10 09:32:01     27s] #       54 (20-29      pin),     12 (30-39      pin),      0 (>=2000     pin).
[02/10 09:32:01     27s] #Total: 1634 nets, 1632 non-trivial nets, 1 fully global routed, 1 clock,
[02/10 09:32:01     27s] #       1 net (1 automatically) has layer range, 1 net has priority.
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #Nets in 1 layer range:
[02/10 09:32:01     27s] #  *(Metal3, -------) :        1 ( 0.1%)
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #1 net selected.
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] ### 
[02/10 09:32:01     27s] ### Net length summary before Line Assignment:
[02/10 09:32:01     27s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.6 GB[02/10 09:32:01     27s] ### Layer     H-Len   V-Len         Total       #Up-Via
[02/10 09:32:01     27s] ### ---------------------------------------------------
, peak:1.7 GB
[02/10 09:32:01     27s] ### Metal1        0       0       0(  0%)      32( 55%)
[02/10 09:32:01     27s] ### Metal2        0      63      63( 67%)      24( 41%)
[02/10 09:32:01     27s] ### Metal3       30       0      30( 32%)       2(  3%)
[02/10 09:32:01     27s] ### Metal4        0       0       0(  1%)       0(  0%)
[02/10 09:32:01     27s] ### Metal5        0       0       0(  0%)       0(  0%)
[02/10 09:32:01     27s] ### Metal6        0       0       0(  0%)       0(  0%)
[02/10 09:32:01     27s] ### Metal7        0       0       0(  0%)       0(  0%)
[02/10 09:32:01     27s] ### Metal8        0       0       0(  0%)       0(  0%)
[02/10 09:32:01     27s] ### Metal9        0       0       0(  0%)       0(  0%)
[02/10 09:32:01     27s] ### Metal10       0       0       0(  0%)       0(  0%)
[02/10 09:32:01     27s] ### Metal11       0       0       0(  0%)       0(  0%)
[02/10 09:32:01     27s] ### ---------------------------------------------------
[02/10 09:32:01     27s] ###              30      63      94            58      
[02/10 09:32:01     27s] ### 
[02/10 09:32:01     27s] ### Net length and overlap summary after Line Assignment:
[02/10 09:32:01     27s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[02/10 09:32:01     27s] ### ----------------------------------------------------------------------------
[02/10 09:32:01     27s] ### Metal1        0       0       0(  0%)      32( 60%)    0(  0%)     0(  0.0%)
[02/10 09:32:01     27s] ### Metal2        0      63      63( 68%)      21( 40%)    0(  0%)     0(  0.0%)
[02/10 09:32:01     27s] ### Metal3       30       0      30( 32%)       0(  0%)    0(  0%)     0(  0.0%)
[02/10 09:32:01     27s] ### Metal4        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/10 09:32:01     27s] ### Metal5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/10 09:32:01     27s] ### Metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/10 09:32:01     27s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/10 09:32:01     27s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/10 09:32:01     27s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/10 09:32:01     27s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/10 09:32:01     27s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/10 09:32:01     27s] ### ----------------------------------------------------------------------------
[02/10 09:32:01     27s] ###              30      63      94            53          0           0        
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #Line Assignment statistics:
[02/10 09:32:01     27s] #Cpu time = 00:00:00
[02/10 09:32:01     27s] #Elapsed time = 00:00:00
[02/10 09:32:01     27s] #Increased memory = 1.46 (MB)
[02/10 09:32:01     27s] #Total memory = 1673.79 (MB)
[02/10 09:32:01     27s] #Peak memory = 1700.32 (MB)
[02/10 09:32:01     27s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #Begin assignment summary ...
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #  Total number of segments             = 22
[02/10 09:32:01     27s] #  Total number of overlap segments     =  0 (  0.0%)
[02/10 09:32:01     27s] #  Total number of assigned segments    =  8 ( 36.4%)
[02/10 09:32:01     27s] #  Total number of shifted segments     =  0 (  0.0%)
[02/10 09:32:01     27s] #  Average movement of shifted segments =  0.00 tracks
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #  Total number of overlaps             =  0
[02/10 09:32:01     27s] #  Total length of overlaps             =  0 um
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #End assignment summary.
[02/10 09:32:01     27s] ### Time Record (Line Assignment) is uninstalled.
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #Wire/Via statistics after line assignment ...
[02/10 09:32:01     27s] #Total wire length = 95 um.
[02/10 09:32:01     27s] #Total half perimeter of net bounding box = 72 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal1 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal2 = 64 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal3 = 31 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal4 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal5 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal6 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal7 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal8 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal9 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal10 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal11 = 0 um.
[02/10 09:32:01     27s] #Total number of vias = 53
[02/10 09:32:01     27s] #Up-Via Summary (total 53):
[02/10 09:32:01     27s] #           
[02/10 09:32:01     27s] #-----------------------
[02/10 09:32:01     27s] # Metal1             32
[02/10 09:32:01     27s] # Metal2             21
[02/10 09:32:01     27s] #-----------------------
[02/10 09:32:01     27s] #                    53 
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #Routing data preparation, pin analysis, line assignment statistics:
[02/10 09:32:01     27s] #Cpu time = 00:00:01
[02/10 09:32:01     27s] #Elapsed time = 00:00:01
[02/10 09:32:01     27s] #Increased memory = 13.59 (MB)
[02/10 09:32:01     27s] #Total memory = 1672.25 (MB)
[02/10 09:32:01     27s] #Peak memory = 1700.32 (MB)
[02/10 09:32:01     27s] #RTESIG:78da9592314fc330108599f915a7b4439128f8ce49e30c2c48ac802ae81a85c48d2c1c1b
[02/10 09:32:01     27s] #       c50ea8ff1e07588a22a71d6d7f7af7de3d2f96bb872d24843798ad1d222b111eb744ac40
[02/10 09:32:01     27s] #       5a1363e92d61199e5eef93cbc5f2e9f9852081ca39d59ab2b38dbcabb5addfc1ab4e99f6
[02/10 09:32:01     27s] #       f706135839df87f3350c4ef6e0a4f7e174f5279083ef0709ab376bf5248129877da55d8c
[02/10 09:32:01     27s] #       212e8018ac94f1b295fd345388639de660aa4ed5d0c87d3568ff0fe77c33e72c1321beb7
[02/10 09:32:01     27s] #       1f56dbf600da86c85faa97f1c0c818cde6412471343dee15c71d9d8367ec2c5c60c819f8
[02/10 09:32:01     27s] #       904c9aa19bb63c763057659e73487ec247a5f23010b3789d28b2a0f5c967b62dc68e9caf
[02/10 09:32:01     27s] #       4c53f54d74a81041cf5813b546887c2e25619eceffd8b08b1320b139052a62d0c5376869
[02/10 09:32:01     27s] #       3165
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #Skip comparing routing design signature in db-snapshot flow
[02/10 09:32:01     27s] ### Time Record (Detail Routing) is installed.
[02/10 09:32:01     27s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #Start Detail Routing..
[02/10 09:32:01     27s] #start initial detail routing ...
[02/10 09:32:01     27s] ### Design has 1 dirty net
[02/10 09:32:01     27s] ### Routing stats: routing = 25.00%
[02/10 09:32:01     27s] #   number of violations = 0
[02/10 09:32:01     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1676.32 (MB), peak = 1704.55 (MB)
[02/10 09:32:01     27s] #Complete Detail Routing.
[02/10 09:32:01     27s] #Total wire length = 93 um.
[02/10 09:32:01     27s] #Total half perimeter of net bounding box = 72 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal1 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal2 = 64 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal3 = 30 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal4 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal5 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal6 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal7 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal8 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal9 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal10 = 0 um.
[02/10 09:32:01     27s] #Total wire length on LAYER Metal11 = 0 um.
[02/10 09:32:01     27s] #Total number of vias = 47
[02/10 09:32:01     27s] #Up-Via Summary (total 47):
[02/10 09:32:01     27s] #           
[02/10 09:32:01     27s] #-----------------------
[02/10 09:32:01     27s] # Metal1             32
[02/10 09:32:01     27s] # Metal2             15
[02/10 09:32:01     27s] #-----------------------
[02/10 09:32:01     27s] #                    47 
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #Total number of DRC violations = 0
[02/10 09:32:01     27s] ### Time Record (Detail Routing) is uninstalled.
[02/10 09:32:01     27s] #Cpu time = 00:00:00
[02/10 09:32:01     27s] #Elapsed time = 00:00:00
[02/10 09:32:01     27s] #Increased memory = 4.07 (MB)
[02/10 09:32:01     27s] #Total memory = 1676.32 (MB)
[02/10 09:32:01     27s] #Peak memory = 1704.55 (MB)
[02/10 09:32:01     27s] #Skip updating routing design signature in db-snapshot flow
[02/10 09:32:01     27s] #route_detail Statistics:
[02/10 09:32:01     27s] #Cpu time = 00:00:00
[02/10 09:32:01     27s] #Elapsed time = 00:00:00
[02/10 09:32:01     27s] #Increased memory = 4.07 (MB)
[02/10 09:32:01     27s] #Total memory = 1676.32 (MB)
[02/10 09:32:01     27s] #Peak memory = 1704.55 (MB)
[02/10 09:32:01     27s] ### Time Record (DB Export) is installed.
[02/10 09:32:01     27s] ### export design design signature (9): route=68048094 fixed_route=1254084340 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2137504972 dirty_area=0 del_dirty_area=0 cell=663894177 placement=1249216743 pin_access=1105718481 inst_pattern=1
[02/10 09:32:01     27s] #	no debugging net set
[02/10 09:32:01     27s] ### Time Record (DB Export) is uninstalled.
[02/10 09:32:01     27s] ### Time Record (Post Callback) is installed.
[02/10 09:32:01     27s] ### Time Record (Post Callback) is uninstalled.
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] #route_global_detail statistics:
[02/10 09:32:01     27s] #Cpu time = 00:00:01
[02/10 09:32:01     27s] #Elapsed time = 00:00:01
[02/10 09:32:01     27s] #Increased memory = 23.91 (MB)
[02/10 09:32:01     27s] #Total memory = 1681.86 (MB)
[02/10 09:32:01     27s] #Peak memory = 1704.55 (MB)
[02/10 09:32:01     27s] #Number of warnings = 0
[02/10 09:32:01     27s] #Total number of warnings = 0
[02/10 09:32:01     27s] #Number of fails = 0
[02/10 09:32:01     27s] #Total number of fails = 0
[02/10 09:32:01     27s] #Complete route_global_detail on Mon Feb 10 09:32:01 2025
[02/10 09:32:01     27s] #
[02/10 09:32:01     27s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1105718481 inst_pattern=1
[02/10 09:32:01     27s] ### Time Record (route_global_detail) is uninstalled.
[02/10 09:32:01     27s] ### 
[02/10 09:32:01     27s] ###   Scalability Statistics
[02/10 09:32:01     27s] ### 
[02/10 09:32:01     27s] ### --------------------------------+----------------+----------------+----------------+
[02/10 09:32:01     27s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[02/10 09:32:01     27s] ### --------------------------------+----------------+----------------+----------------+
[02/10 09:32:01     27s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/10 09:32:01     27s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/10 09:32:01     27s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/10 09:32:01     27s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/10 09:32:01     27s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/10 09:32:01     27s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[02/10 09:32:01     27s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/10 09:32:01     27s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/10 09:32:01     27s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[02/10 09:32:01     27s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[02/10 09:32:01     27s] ### --------------------------------+----------------+----------------+----------------+
[02/10 09:32:01     27s] ### 
[02/10 09:32:01     27s]         NanoRoute done. (took cpu=0:00:01.4 real=0:00:01.4)
[02/10 09:32:01     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:01     27s] UM:*                                                                   NanoRoute
[02/10 09:32:01     27s]       Clock detailed routing done.
[02/10 09:32:01     27s] Skipping check of guided vs. routed net lengths.
[02/10 09:32:01     27s] Set FIXED routing status on 1 net(s)
[02/10 09:32:01     27s]       Route Remaining Unrouted Nets...
[02/10 09:32:01     27s] Running route_early_global to complete any remaining unrouted nets.
[02/10 09:32:01     27s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2018.0M, EPOCH TIME: 1739190721.828489
[02/10 09:32:01     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:01     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:01     27s] All LLGs are deleted
[02/10 09:32:01     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:01     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:01     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2018.0M, EPOCH TIME: 1739190721.828555
[02/10 09:32:01     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2018.0M, EPOCH TIME: 1739190721.828577
[02/10 09:32:01     27s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2018.0M, EPOCH TIME: 1739190721.828641
[02/10 09:32:01     27s] ### Creating LA Mngr. totSessionCpu=0:00:27.8 mem=2018.0M
[02/10 09:32:01     27s] ### Creating LA Mngr, finished. totSessionCpu=0:00:27.8 mem=2018.0M
[02/10 09:32:01     27s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2017.98 MB )
[02/10 09:32:01     27s] (I)      ==================== Layers =====================
[02/10 09:32:01     27s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:01     27s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/10 09:32:01     27s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:01     27s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/10 09:32:01     27s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/10 09:32:01     27s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/10 09:32:01     27s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/10 09:32:01     27s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/10 09:32:01     27s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/10 09:32:01     27s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/10 09:32:01     27s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/10 09:32:01     27s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/10 09:32:01     27s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/10 09:32:01     27s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/10 09:32:01     27s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/10 09:32:01     27s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/10 09:32:01     27s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/10 09:32:01     27s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/10 09:32:01     27s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/10 09:32:01     27s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/10 09:32:01     27s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/10 09:32:01     27s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/10 09:32:01     27s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/10 09:32:01     27s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/10 09:32:01     27s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/10 09:32:01     27s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:01     27s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/10 09:32:01     27s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/10 09:32:01     27s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/10 09:32:01     27s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/10 09:32:01     27s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/10 09:32:01     27s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/10 09:32:01     27s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/10 09:32:01     27s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/10 09:32:01     27s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/10 09:32:01     27s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/10 09:32:01     27s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/10 09:32:01     27s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/10 09:32:01     27s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/10 09:32:01     27s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/10 09:32:01     27s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:01     27s] (I)      Started Import and model ( Curr Mem: 2017.98 MB )
[02/10 09:32:01     27s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:01     27s] (I)      == Non-default Options ==
[02/10 09:32:01     27s] (I)      Maximum routing layer                              : 11
[02/10 09:32:01     27s] (I)      Number of threads                                  : 1
[02/10 09:32:01     27s] (I)      Method to set GCell size                           : row
[02/10 09:32:01     27s] (I)      Counted 964 PG shapes. We will not process PG shapes layer by layer.
[02/10 09:32:01     27s] (I)      Use row-based GCell size
[02/10 09:32:01     27s] (I)      Use row-based GCell align
[02/10 09:32:01     27s] (I)      layer 0 area = 80000
[02/10 09:32:01     27s] (I)      layer 1 area = 80000
[02/10 09:32:01     27s] (I)      layer 2 area = 80000
[02/10 09:32:01     27s] (I)      layer 3 area = 80000
[02/10 09:32:01     27s] (I)      layer 4 area = 80000
[02/10 09:32:01     27s] (I)      layer 5 area = 80000
[02/10 09:32:01     27s] (I)      layer 6 area = 80000
[02/10 09:32:01     27s] (I)      layer 7 area = 80000
[02/10 09:32:01     27s] (I)      layer 8 area = 80000
[02/10 09:32:01     27s] (I)      layer 9 area = 400000
[02/10 09:32:01     27s] (I)      layer 10 area = 400000
[02/10 09:32:01     27s] (I)      GCell unit size   : 3420
[02/10 09:32:01     27s] (I)      GCell multiplier  : 1
[02/10 09:32:01     27s] (I)      GCell row height  : 3420
[02/10 09:32:01     27s] (I)      Actual row height : 3420
[02/10 09:32:01     27s] (I)      GCell align ref   : 5200 5320
[02/10 09:32:01     27s] [NR-eGR] Track table information for default rule: 
[02/10 09:32:01     27s] [NR-eGR] Metal1 has single uniform track structure
[02/10 09:32:01     27s] [NR-eGR] Metal2 has single uniform track structure
[02/10 09:32:01     27s] [NR-eGR] Metal3 has single uniform track structure
[02/10 09:32:01     27s] [NR-eGR] Metal4 has single uniform track structure
[02/10 09:32:01     27s] [NR-eGR] Metal5 has single uniform track structure
[02/10 09:32:01     27s] [NR-eGR] Metal6 has single uniform track structure
[02/10 09:32:01     27s] [NR-eGR] Metal7 has single uniform track structure
[02/10 09:32:01     27s] [NR-eGR] Metal8 has single uniform track structure
[02/10 09:32:01     27s] [NR-eGR] Metal9 has single uniform track structure
[02/10 09:32:01     27s] [NR-eGR] Metal10 has single uniform track structure
[02/10 09:32:01     27s] [NR-eGR] Metal11 has single uniform track structure
[02/10 09:32:01     27s] (I)      ================== Default via ===================
[02/10 09:32:01     27s] (I)      +----+------------------+------------------------+
[02/10 09:32:01     27s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/10 09:32:01     27s] (I)      +----+------------------+------------------------+
[02/10 09:32:01     27s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[02/10 09:32:01     27s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/10 09:32:01     27s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/10 09:32:01     27s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/10 09:32:01     27s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[02/10 09:32:01     27s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/10 09:32:01     27s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[02/10 09:32:01     27s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/10 09:32:01     27s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/10 09:32:01     27s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/10 09:32:01     27s] (I)      +----+------------------+------------------------+
[02/10 09:32:01     27s] [NR-eGR] Read 1562 PG shapes
[02/10 09:32:01     27s] [NR-eGR] Read 0 clock shapes
[02/10 09:32:01     27s] [NR-eGR] Read 0 other shapes
[02/10 09:32:01     27s] [NR-eGR] #Routing Blockages  : 0
[02/10 09:32:01     27s] [NR-eGR] #Instance Blockages : 0
[02/10 09:32:01     27s] [NR-eGR] #PG Blockages       : 1562
[02/10 09:32:01     27s] [NR-eGR] #Halo Blockages     : 0
[02/10 09:32:01     27s] [NR-eGR] #Boundary Blockages : 0
[02/10 09:32:01     27s] [NR-eGR] #Clock Blockages    : 0
[02/10 09:32:01     27s] [NR-eGR] #Other Blockages    : 0
[02/10 09:32:01     27s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/10 09:32:01     27s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 26
[02/10 09:32:01     27s] [NR-eGR] Read 1632 nets ( ignored 1 )
[02/10 09:32:01     27s] (I)      early_global_route_priority property id does not exist.
[02/10 09:32:01     27s] (I)      Read Num Blocks=1562  Num Prerouted Wires=26  Num CS=0
[02/10 09:32:01     27s] (I)      Layer 1 (V) : #blockages 168 : #preroutes 21
[02/10 09:32:01     27s] (I)      Layer 2 (H) : #blockages 168 : #preroutes 5
[02/10 09:32:01     27s] (I)      Layer 3 (V) : #blockages 168 : #preroutes 0
[02/10 09:32:01     27s] (I)      Layer 4 (H) : #blockages 168 : #preroutes 0
[02/10 09:32:01     27s] (I)      Layer 5 (V) : #blockages 168 : #preroutes 0
[02/10 09:32:01     27s] (I)      Layer 6 (H) : #blockages 168 : #preroutes 0
[02/10 09:32:01     27s] (I)      Layer 7 (V) : #blockages 168 : #preroutes 0
[02/10 09:32:01     27s] (I)      Layer 8 (H) : #blockages 168 : #preroutes 0
[02/10 09:32:01     27s] (I)      Layer 9 (V) : #blockages 162 : #preroutes 0
[02/10 09:32:01     27s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/10 09:32:01     27s] (I)      Number of ignored nets                =      1
[02/10 09:32:01     27s] (I)      Number of connected nets              =      0
[02/10 09:32:01     27s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/10 09:32:01     27s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/10 09:32:01     27s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/10 09:32:01     27s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/10 09:32:01     27s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/10 09:32:01     27s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/10 09:32:01     27s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/10 09:32:01     27s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/10 09:32:01     27s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/10 09:32:01     27s] (I)      Ndr track 0 does not exist
[02/10 09:32:01     27s] (I)      ---------------------Grid Graph Info--------------------
[02/10 09:32:01     27s] (I)      Routing area        : (0, 0) - (157200, 150860)
[02/10 09:32:01     27s] (I)      Core area           : (5200, 5320) - (152000, 145540)
[02/10 09:32:01     27s] (I)      Site width          :   400  (dbu)
[02/10 09:32:01     27s] (I)      Row height          :  3420  (dbu)
[02/10 09:32:01     27s] (I)      GCell row height    :  3420  (dbu)
[02/10 09:32:01     27s] (I)      GCell width         :  3420  (dbu)
[02/10 09:32:01     27s] (I)      GCell height        :  3420  (dbu)
[02/10 09:32:01     27s] (I)      Grid                :    46    44    11
[02/10 09:32:01     27s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/10 09:32:01     27s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/10 09:32:01     27s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/10 09:32:01     27s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/10 09:32:01     27s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/10 09:32:01     27s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/10 09:32:01     27s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/10 09:32:01     27s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/10 09:32:01     27s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/10 09:32:01     27s] (I)      Total num of tracks :   397   393   397   393   397   393   397   393   397   156   158
[02/10 09:32:01     27s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/10 09:32:01     27s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/10 09:32:01     27s] (I)      --------------------------------------------------------
[02/10 09:32:01     27s] 
[02/10 09:32:01     27s] [NR-eGR] ============ Routing rule table ============
[02/10 09:32:01     27s] [NR-eGR] Rule id: 0  Nets: 1631
[02/10 09:32:01     27s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/10 09:32:01     27s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/10 09:32:01     27s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/10 09:32:01     27s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:32:01     27s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:32:01     27s] [NR-eGR] ========================================
[02/10 09:32:01     27s] [NR-eGR] 
[02/10 09:32:01     27s] (I)      =============== Blocked Tracks ===============
[02/10 09:32:01     27s] (I)      +-------+---------+----------+---------------+
[02/10 09:32:01     27s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/10 09:32:01     27s] (I)      +-------+---------+----------+---------------+
[02/10 09:32:01     27s] (I)      |     1 |       0 |        0 |         0.00% |
[02/10 09:32:01     27s] (I)      |     2 |   17292 |      840 |         4.86% |
[02/10 09:32:01     27s] (I)      |     3 |   18262 |      210 |         1.15% |
[02/10 09:32:01     27s] (I)      |     4 |   17292 |      840 |         4.86% |
[02/10 09:32:01     27s] (I)      |     5 |   18262 |      210 |         1.15% |
[02/10 09:32:01     27s] (I)      |     6 |   17292 |      840 |         4.86% |
[02/10 09:32:01     27s] (I)      |     7 |   18262 |      210 |         1.15% |
[02/10 09:32:01     27s] (I)      |     8 |   17292 |      840 |         4.86% |
[02/10 09:32:01     27s] (I)      |     9 |   18262 |      420 |         2.30% |
[02/10 09:32:01     27s] (I)      |    10 |    6864 |     1789 |        26.06% |
[02/10 09:32:01     27s] (I)      |    11 |    7268 |      409 |         5.63% |
[02/10 09:32:01     27s] (I)      +-------+---------+----------+---------------+
[02/10 09:32:01     27s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2017.98 MB )
[02/10 09:32:01     27s] (I)      Reset routing kernel
[02/10 09:32:01     27s] (I)      Started Global Routing ( Curr Mem: 2017.98 MB )
[02/10 09:32:01     27s] (I)      totalPins=5352  totalGlobalPin=5133 (95.91%)
[02/10 09:32:01     27s] (I)      total 2D Cap : 152382 = (79107 H, 73275 V)
[02/10 09:32:01     27s] (I)      
[02/10 09:32:01     27s] (I)      ============  Phase 1a Route ============
[02/10 09:32:01     27s] [NR-eGR] Layer group 1: route 1631 net(s) in layer range [2, 11]
[02/10 09:32:01     27s] (I)      Usage: 10204 = (5054 H, 5150 V) = (6.39% H, 7.03% V) = (8.642e+03um H, 8.806e+03um V)
[02/10 09:32:01     27s] (I)      
[02/10 09:32:01     27s] (I)      ============  Phase 1b Route ============
[02/10 09:32:01     27s] (I)      Usage: 10204 = (5054 H, 5150 V) = (6.39% H, 7.03% V) = (8.642e+03um H, 8.806e+03um V)
[02/10 09:32:01     27s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.744884e+04um
[02/10 09:32:01     27s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/10 09:32:01     27s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/10 09:32:01     27s] (I)      
[02/10 09:32:01     27s] (I)      ============  Phase 1c Route ============
[02/10 09:32:01     27s] (I)      Usage: 10204 = (5054 H, 5150 V) = (6.39% H, 7.03% V) = (8.642e+03um H, 8.806e+03um V)
[02/10 09:32:01     27s] (I)      
[02/10 09:32:01     27s] (I)      ============  Phase 1d Route ============
[02/10 09:32:01     27s] (I)      Usage: 10204 = (5054 H, 5150 V) = (6.39% H, 7.03% V) = (8.642e+03um H, 8.806e+03um V)
[02/10 09:32:01     27s] (I)      
[02/10 09:32:01     27s] (I)      ============  Phase 1e Route ============
[02/10 09:32:01     27s] (I)      Usage: 10204 = (5054 H, 5150 V) = (6.39% H, 7.03% V) = (8.642e+03um H, 8.806e+03um V)
[02/10 09:32:01     27s] (I)      
[02/10 09:32:01     27s] (I)      ============  Phase 1l Route ============
[02/10 09:32:01     27s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.744884e+04um
[02/10 09:32:01     27s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/10 09:32:01     27s] (I)      Layer  2:      16672      5852         0           0       16912    ( 0.00%) 
[02/10 09:32:01     27s] (I)      Layer  3:      17729      4865         0           0       17820    ( 0.00%) 
[02/10 09:32:01     27s] (I)      Layer  4:      16672      1272         0           0       16912    ( 0.00%) 
[02/10 09:32:01     27s] (I)      Layer  5:      17729       322         0           0       17820    ( 0.00%) 
[02/10 09:32:01     27s] (I)      Layer  6:      16672         8         0           0       16912    ( 0.00%) 
[02/10 09:32:01     27s] (I)      Layer  7:      17729        33         0           0       17820    ( 0.00%) 
[02/10 09:32:01     27s] (I)      Layer  8:      16672        11         0           0       16912    ( 0.00%) 
[02/10 09:32:01     27s] (I)      Layer  9:      17655         6         0           0       17820    ( 0.00%) 
[02/10 09:32:01     27s] (I)      Layer 10:       4945         2         0         441        6324    ( 6.52%) 
[02/10 09:32:01     27s] (I)      Layer 11:       6705         9         0         324        6804    ( 4.55%) 
[02/10 09:32:01     27s] (I)      Total:        149180     12380         0         765      152051    ( 0.50%) 
[02/10 09:32:01     27s] (I)      
[02/10 09:32:01     27s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/10 09:32:01     27s] [NR-eGR]                        OverCon            
[02/10 09:32:01     27s] [NR-eGR]                         #Gcell     %Gcell
[02/10 09:32:01     27s] [NR-eGR]        Layer             (1-0)    OverCon
[02/10 09:32:01     27s] [NR-eGR] ----------------------------------------------
[02/10 09:32:01     27s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR] ----------------------------------------------
[02/10 09:32:01     27s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/10 09:32:01     27s] [NR-eGR] 
[02/10 09:32:01     27s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 2017.98 MB )
[02/10 09:32:01     27s] (I)      total 2D Cap : 152515 = (79153 H, 73362 V)
[02/10 09:32:01     27s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/10 09:32:01     27s] (I)      ============= Track Assignment ============
[02/10 09:32:01     27s] (I)      Started Track Assignment (1T) ( Curr Mem: 2017.98 MB )
[02/10 09:32:01     27s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/10 09:32:01     27s] (I)      Run Multi-thread track assignment
[02/10 09:32:01     27s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2017.98 MB )
[02/10 09:32:01     27s] (I)      Started Export ( Curr Mem: 2017.98 MB )
[02/10 09:32:01     27s] [NR-eGR]                  Length (um)   Vias 
[02/10 09:32:01     27s] [NR-eGR] ------------------------------------
[02/10 09:32:01     27s] [NR-eGR]  Metal1   (1H)             0   5287 
[02/10 09:32:01     27s] [NR-eGR]  Metal2   (2V)          7716   7578 
[02/10 09:32:01     27s] [NR-eGR]  Metal3   (3H)          8333    606 
[02/10 09:32:01     27s] [NR-eGR]  Metal4   (4V)          2114    155 
[02/10 09:32:01     27s] [NR-eGR]  Metal5   (5H)           556     13 
[02/10 09:32:01     27s] [NR-eGR]  Metal6   (6V)             0     11 
[02/10 09:32:01     27s] [NR-eGR]  Metal7   (7H)            58      7 
[02/10 09:32:01     27s] [NR-eGR]  Metal8   (8V)            14      5 
[02/10 09:32:01     27s] [NR-eGR]  Metal9   (9H)             4      2 
[02/10 09:32:01     27s] [NR-eGR]  Metal10  (10V)            3      2 
[02/10 09:32:01     27s] [NR-eGR]  Metal11  (11H)           20      0 
[02/10 09:32:01     27s] [NR-eGR] ------------------------------------
[02/10 09:32:01     27s] [NR-eGR]           Total        18819  13666 
[02/10 09:32:01     27s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:01     27s] [NR-eGR] Total half perimeter of net bounding box: 14902um
[02/10 09:32:01     27s] [NR-eGR] Total length: 18819um, number of vias: 13666
[02/10 09:32:01     27s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:01     27s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/10 09:32:01     27s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:01     27s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2017.98 MB )
[02/10 09:32:01     27s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.11 sec, Curr Mem: 2017.98 MB )
[02/10 09:32:01     27s] (I)      ==================================== Runtime Summary =====================================
[02/10 09:32:01     27s] (I)       Step                                         %      Start     Finish      Real       CPU 
[02/10 09:32:01     27s] (I)      ------------------------------------------------------------------------------------------
[02/10 09:32:01     27s] (I)       Early Global Route kernel              100.00%  12.59 sec  12.69 sec  0.11 sec  0.04 sec 
[02/10 09:32:01     27s] (I)       +-Import and model                      34.55%  12.59 sec  12.63 sec  0.04 sec  0.01 sec 
[02/10 09:32:01     27s] (I)       | +-Create place DB                      1.69%  12.59 sec  12.59 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | +-Import place data                  1.67%  12.59 sec  12.59 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Read instances and placement     0.53%  12.59 sec  12.59 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Read nets                        1.09%  12.59 sec  12.59 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | +-Create route DB                     27.53%  12.59 sec  12.62 sec  0.03 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | +-Import route data (1T)            27.41%  12.59 sec  12.62 sec  0.03 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Read blockages ( Layer 2-11 )   10.94%  12.61 sec  12.62 sec  0.01 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | | +-Read routing blockages         0.00%  12.61 sec  12.61 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | | +-Read instance blockages        0.12%  12.61 sec  12.61 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | | +-Read PG blockages              1.09%  12.61 sec  12.61 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | | +-Read clock blockages           0.93%  12.61 sec  12.61 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | | +-Read other blockages           0.99%  12.61 sec  12.61 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | | +-Read halo blockages            0.01%  12.61 sec  12.61 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | | +-Read boundary cut boxes        0.00%  12.61 sec  12.61 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Read blackboxes                  0.01%  12.62 sec  12.62 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Read prerouted                   0.07%  12.62 sec  12.62 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Read unlegalized nets            0.15%  12.62 sec  12.62 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Read nets                        0.33%  12.62 sec  12.62 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Set up via pillars               0.01%  12.62 sec  12.62 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Initialize 3D grid graph         0.04%  12.62 sec  12.62 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Model blockage capacity          0.68%  12.62 sec  12.62 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | | +-Initialize 3D capacity         0.61%  12.62 sec  12.62 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | +-Read aux data                        0.00%  12.62 sec  12.62 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | +-Others data preparation              0.04%  12.62 sec  12.62 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | +-Create route kernel                  5.09%  12.62 sec  12.63 sec  0.01 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       +-Global Routing                        48.02%  12.63 sec  12.68 sec  0.05 sec  0.01 sec 
[02/10 09:32:01     27s] (I)       | +-Initialization                       0.15%  12.63 sec  12.63 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | +-Net group 1                         10.59%  12.63 sec  12.64 sec  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)       | | +-Generate topology                  0.75%  12.63 sec  12.63 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | +-Phase 1a                           1.57%  12.63 sec  12.63 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Pattern routing (1T)             1.32%  12.63 sec  12.63 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Add via demand to 2D             0.16%  12.63 sec  12.63 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | +-Phase 1b                           0.03%  12.63 sec  12.63 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | +-Phase 1c                           0.01%  12.63 sec  12.63 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | +-Phase 1d                           0.01%  12.63 sec  12.63 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | +-Phase 1e                           0.04%  12.63 sec  12.63 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | | +-Route legalization               0.00%  12.63 sec  12.63 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | +-Phase 1l                           7.83%  12.63 sec  12.64 sec  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)       | | | +-Layer assignment (1T)            7.72%  12.63 sec  12.64 sec  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)       | +-Clean cong LA                        0.00%  12.64 sec  12.64 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       +-Export 3D cong map                     0.44%  12.68 sec  12.68 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | +-Export 2D cong map                   0.05%  12.68 sec  12.68 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       +-Extract Global 3D Wires                0.21%  12.68 sec  12.68 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       +-Track Assignment (1T)                  9.00%  12.68 sec  12.69 sec  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)       | +-Initialization                       0.06%  12.68 sec  12.68 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | +-Track Assignment Kernel              8.60%  12.68 sec  12.69 sec  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)       | +-Free Memory                          0.00%  12.69 sec  12.69 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       +-Export                                 5.40%  12.69 sec  12.69 sec  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)       | +-Export DB wires                      3.24%  12.69 sec  12.69 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | +-Export all nets                    2.48%  12.69 sec  12.69 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | | +-Set wire vias                      0.53%  12.69 sec  12.69 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | +-Report wirelength                    0.97%  12.69 sec  12.69 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | +-Update net boxes                     1.09%  12.69 sec  12.69 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       | +-Update timing                        0.00%  12.69 sec  12.69 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)       +-Postprocess design                     0.06%  12.69 sec  12.69 sec  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)      ===================== Summary by functions =====================
[02/10 09:32:01     27s] (I)       Lv  Step                                 %      Real       CPU 
[02/10 09:32:01     27s] (I)      ----------------------------------------------------------------
[02/10 09:32:01     27s] (I)        0  Early Global Route kernel      100.00%  0.11 sec  0.04 sec 
[02/10 09:32:01     27s] (I)        1  Global Routing                  48.02%  0.05 sec  0.01 sec 
[02/10 09:32:01     27s] (I)        1  Import and model                34.55%  0.04 sec  0.01 sec 
[02/10 09:32:01     27s] (I)        1  Track Assignment (1T)            9.00%  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)        1  Export                           5.40%  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)        1  Export 3D cong map               0.44%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        1  Extract Global 3D Wires          0.21%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        1  Postprocess design               0.06%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Create route DB                 27.53%  0.03 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Net group 1                     10.59%  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)        2  Track Assignment Kernel          8.60%  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)        2  Create route kernel              5.09%  0.01 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Export DB wires                  3.24%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Create place DB                  1.69%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Update net boxes                 1.09%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Report wirelength                0.97%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Initialization                   0.21%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Export 2D cong map               0.05%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Others data preparation          0.04%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        3  Import route data (1T)          27.41%  0.03 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        3  Phase 1l                         7.83%  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)        3  Export all nets                  2.48%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        3  Import place data                1.67%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        3  Phase 1a                         1.57%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        3  Generate topology                0.75%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        3  Set wire vias                    0.53%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Read blockages ( Layer 2-11 )   10.94%  0.01 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Layer assignment (1T)            7.72%  0.01 sec  0.01 sec 
[02/10 09:32:01     27s] (I)        4  Read nets                        1.42%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Pattern routing (1T)             1.32%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Model blockage capacity          0.68%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Read instances and placement     0.53%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Add via demand to 2D             0.16%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Read unlegalized nets            0.15%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Read prerouted                   0.07%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        5  Read PG blockages                1.09%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        5  Read other blockages             0.99%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        5  Read clock blockages             0.93%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        5  Initialize 3D capacity           0.61%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        5  Read instance blockages          0.12%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/10 09:32:01     27s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/10 09:32:01     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:01     27s] UM:*                                                                   Route Remaining Unrouted Nets
[02/10 09:32:01     27s]     Routing using NR in eGR->NR Step done.
[02/10 09:32:01     27s] Net route status summary:
[02/10 09:32:01     27s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:32:01     27s]   Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:32:01     27s] 
[02/10 09:32:01     27s] CCOPT: Done with clock implementation routing.
[02/10 09:32:01     27s] 
[02/10 09:32:01     27s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.6 real=0:00:01.7)
[02/10 09:32:01     27s]   Clock implementation routing done.
[02/10 09:32:01     27s]   Leaving CCOpt scope - extractRC...
[02/10 09:32:01     27s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/10 09:32:01     27s] Extraction called for design 'ieee754multiplier' of instances=1319 and nets=1634 using extraction engine 'pre_route' .
[02/10 09:32:01     27s] pre_route RC Extraction called for design ieee754multiplier.
[02/10 09:32:01     27s] RC Extraction called in multi-corner(2) mode.
[02/10 09:32:01     27s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/10 09:32:01     27s] Type 'man IMPEXT-6166' for more detail.
[02/10 09:32:01     27s] RCMode: PreRoute
[02/10 09:32:01     27s]       RC Corner Indexes            0       1   
[02/10 09:32:01     27s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/10 09:32:01     27s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:01     27s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:01     27s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:01     27s] Shrink Factor                : 1.00000
[02/10 09:32:01     27s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/10 09:32:01     27s] Using capacitance table file ...
[02/10 09:32:01     27s] 
[02/10 09:32:01     27s] Trim Metal Layers:
[02/10 09:32:01     27s] LayerId::1 widthSet size::4
[02/10 09:32:01     27s] LayerId::2 widthSet size::4
[02/10 09:32:01     27s] LayerId::3 widthSet size::4
[02/10 09:32:01     27s] LayerId::4 widthSet size::4
[02/10 09:32:01     27s] LayerId::5 widthSet size::4
[02/10 09:32:01     27s] LayerId::6 widthSet size::4
[02/10 09:32:01     27s] LayerId::7 widthSet size::4
[02/10 09:32:01     27s] LayerId::8 widthSet size::4
[02/10 09:32:01     27s] LayerId::9 widthSet size::4
[02/10 09:32:01     27s] LayerId::10 widthSet size::4
[02/10 09:32:01     27s] LayerId::11 widthSet size::3
[02/10 09:32:01     27s] eee: pegSigSF::1.070000
[02/10 09:32:01     27s] Updating RC grid for preRoute extraction ...
[02/10 09:32:01     27s] Initializing multi-corner resistance tables ...
[02/10 09:32:01     27s] eee: l::1 avDens::0.094878 usedTrk::213.475525 availTrk::2250.000000 sigTrk::213.475525
[02/10 09:32:01     27s] eee: l::2 avDens::0.232209 usedTrk::496.347337 availTrk::2137.500000 sigTrk::496.347337
[02/10 09:32:01     27s] eee: l::3 avDens::0.236549 usedTrk::532.235232 availTrk::2250.000000 sigTrk::532.235232
[02/10 09:32:01     27s] eee: l::4 avDens::0.070270 usedTrk::132.177717 availTrk::1881.000000 sigTrk::132.177717
[02/10 09:32:01     27s] eee: l::5 avDens::0.018839 usedTrk::33.911053 availTrk::1800.000000 sigTrk::33.911053
[02/10 09:32:01     27s] eee: l::6 avDens::0.000116 usedTrk::0.029737 availTrk::256.500000 sigTrk::0.029737
[02/10 09:32:01     27s] eee: l::7 avDens::0.007047 usedTrk::3.805117 availTrk::540.000000 sigTrk::3.805117
[02/10 09:32:01     27s] eee: l::8 avDens::0.002923 usedTrk::0.999503 availTrk::342.000000 sigTrk::0.999503
[02/10 09:32:01     27s] eee: l::9 avDens::0.000693 usedTrk::0.249561 availTrk::360.000000 sigTrk::0.249561
[02/10 09:32:01     27s] eee: l::10 avDens::0.150730 usedTrk::128.874416 availTrk::855.000000 sigTrk::128.874416
[02/10 09:32:01     27s] eee: l::11 avDens::0.060275 usedTrk::28.208597 availTrk::468.000000 sigTrk::28.208597
[02/10 09:32:01     27s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:32:01     27s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.147919 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/10 09:32:01     27s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2017.980M)
[02/10 09:32:01     27s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/10 09:32:01     27s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:01     27s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/10 09:32:01     27s] End AAE Lib Interpolated Model. (MEM=2017.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:01     27s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:01     27s]   Clock DAG stats after routing clock trees:
[02/10 09:32:01     27s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:01     27s]     sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:01     27s]     misc counts      : r=1, pp=0
[02/10 09:32:01     27s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:01     27s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:01     27s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:01     27s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:01     27s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:01     27s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:01     27s]   Clock DAG net violations after routing clock trees: none
[02/10 09:32:01     27s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/10 09:32:01     27s]     Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:01     27s]   Clock DAG hash after routing clock trees: 12775136591995727028 15775256805576158439
[02/10 09:32:01     27s]   CTS services accumulated run-time stats after routing clock trees:
[02/10 09:32:01     27s]     delay calculator: calls=4896, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:01     27s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:01     27s]     steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:01     27s]   Primary reporting skew groups after routing clock trees:
[02/10 09:32:01     27s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:01     27s]         min path sink: result_reg[31]/CK
[02/10 09:32:01     27s]         max path sink: result_reg[31]/CK
[02/10 09:32:01     27s]   Skew group summary after routing clock trees:
[02/10 09:32:01     27s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:01     27s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.6 real=0:00:01.8)
[02/10 09:32:02     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:02     27s] UM:*                                                                   CCOpt::Phase::Routing
[02/10 09:32:02     27s]   CCOpt::Phase::PostConditioning...
[02/10 09:32:02     27s]   Leaving CCOpt scope - Initializing placement interface...
[02/10 09:32:02     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:2065.7M, EPOCH TIME: 1739190722.010613
[02/10 09:32:02     27s] Processing tracks to init pin-track alignment.
[02/10 09:32:02     27s] z: 2, totalTracks: 1
[02/10 09:32:02     27s] z: 4, totalTracks: 1
[02/10 09:32:02     27s] z: 6, totalTracks: 1
[02/10 09:32:02     27s] z: 8, totalTracks: 1
[02/10 09:32:02     27s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:02     27s] All LLGs are deleted
[02/10 09:32:02     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2065.7M, EPOCH TIME: 1739190722.012574
[02/10 09:32:02     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2065.7M, EPOCH TIME: 1739190722.012743
[02/10 09:32:02     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2065.7M, EPOCH TIME: 1739190722.012900
[02/10 09:32:02     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     27s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2065.7M, EPOCH TIME: 1739190722.013630
[02/10 09:32:02     27s] Max number of tech site patterns supported in site array is 256.
[02/10 09:32:02     27s] Core basic site is CoreSite
[02/10 09:32:02     27s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2065.7M, EPOCH TIME: 1739190722.026039
[02/10 09:32:02     27s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:32:02     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:32:02     27s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2065.7M, EPOCH TIME: 1739190722.026224
[02/10 09:32:02     27s] Fast DP-INIT is on for default
[02/10 09:32:02     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/10 09:32:02     27s] Atter site array init, number of instance map data is 0.
[02/10 09:32:02     27s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2065.7M, EPOCH TIME: 1739190722.026957
[02/10 09:32:02     27s] 
[02/10 09:32:02     27s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:02     27s] OPERPROF:     Starting CMU at level 3, MEM:2065.7M, EPOCH TIME: 1739190722.027201
[02/10 09:32:02     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2065.7M, EPOCH TIME: 1739190722.027448
[02/10 09:32:02     27s] 
[02/10 09:32:02     27s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:32:02     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.015, MEM:2065.7M, EPOCH TIME: 1739190722.027541
[02/10 09:32:02     27s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2065.7M, EPOCH TIME: 1739190722.027554
[02/10 09:32:02     27s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2065.7M, EPOCH TIME: 1739190722.027569
[02/10 09:32:02     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2065.7MB).
[02/10 09:32:02     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:2065.7M, EPOCH TIME: 1739190722.027657
[02/10 09:32:02     27s]   Removing CTS place status from clock tree and sinks.
[02/10 09:32:02     27s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[02/10 09:32:02     27s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     27s]   Legalizer reserving space for clock trees
[02/10 09:32:02     27s]   PostConditioning...
[02/10 09:32:02     27s]     PostConditioning active optimizations:
[02/10 09:32:02     27s]      - DRV fixing with initial upsizing, sizing and buffering
[02/10 09:32:02     27s]      - Skew fixing with sizing
[02/10 09:32:02     27s]     
[02/10 09:32:02     27s]     Currently running CTS, using active skew data
[02/10 09:32:02     27s]     Reset bufferability constraints...
[02/10 09:32:02     27s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/10 09:32:02     27s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     27s]     PostConditioning Upsizing To Fix DRVs...
[02/10 09:32:02     27s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 12775136591995727028 15775256805576158439
[02/10 09:32:02     27s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[02/10 09:32:02     27s]         delay calculator: calls=4896, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:02     27s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:02     27s]         steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:02     27s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[02/10 09:32:02     27s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Statistics: Fix DRVs (initial upsizing):
[02/10 09:32:02     27s]       ========================================
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Cell changes by Net Type:
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       top                0            0           0            0                    0                0
[02/10 09:32:02     27s]       trunk              0            0           0            0                    0                0
[02/10 09:32:02     27s]       leaf               0            0           0            0                    0                0
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       Total              0            0           0            0                    0                0
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/10 09:32:02     27s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[02/10 09:32:02     27s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:02     27s]         sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:02     27s]         misc counts      : r=1, pp=0
[02/10 09:32:02     27s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:02     27s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:02     27s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:02     27s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:02     27s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     27s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     27s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[02/10 09:32:02     27s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[02/10 09:32:02     27s]         Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:02     27s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 12775136591995727028 15775256805576158439
[02/10 09:32:02     27s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[02/10 09:32:02     27s]         delay calculator: calls=4896, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:02     27s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:02     27s]         steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:02     27s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[02/10 09:32:02     27s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:32:02     27s]             min path sink: result_reg[31]/CK
[02/10 09:32:02     27s]             max path sink: result_reg[31]/CK
[02/10 09:32:02     27s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[02/10 09:32:02     27s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:32:02     27s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:32:02     27s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:02     27s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[02/10 09:32:02     27s]     Recomputing CTS skew targets...
[02/10 09:32:02     27s]     Resolving skew group constraints...
[02/10 09:32:02     27s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
[02/10 09:32:02     27s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/normal_genus_slow_max from 0.052ns to 0.000ns.
[02/10 09:32:02     27s] Type 'man IMPCCOPT-1059' for more detail.
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Slackened skew group targets:
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       -------------------------------------------------------------------------
[02/10 09:32:02     27s]       Skew group                   Desired    Slackened    Desired    Slackened
[02/10 09:32:02     27s]                                    Target     Target       Target     Target
[02/10 09:32:02     27s]                                    Max ID     Max ID       Skew       Skew
[02/10 09:32:02     27s]       -------------------------------------------------------------------------
[02/10 09:32:02     27s]       clk/normal_genus_slow_max       -           -         0.052       0.000
[02/10 09:32:02     27s]       -------------------------------------------------------------------------
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]     Resolving skew group constraints done.
[02/10 09:32:02     27s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     27s]     PostConditioning Fixing DRVs...
[02/10 09:32:02     27s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 12775136591995727028 15775256805576158439
[02/10 09:32:02     27s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[02/10 09:32:02     27s]         delay calculator: calls=4896, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:02     27s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:02     27s]         steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:02     27s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/10 09:32:02     27s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Statistics: Fix DRVs (cell sizing):
[02/10 09:32:02     27s]       ===================================
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Cell changes by Net Type:
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       top                0            0           0            0                    0                0
[02/10 09:32:02     27s]       trunk              0            0           0            0                    0                0
[02/10 09:32:02     27s]       leaf               0            0           0            0                    0                0
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       Total              0            0           0            0                    0                0
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/10 09:32:02     27s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[02/10 09:32:02     27s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:02     27s]         sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:02     27s]         misc counts      : r=1, pp=0
[02/10 09:32:02     27s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:02     27s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:02     27s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:02     27s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:02     27s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     27s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     27s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[02/10 09:32:02     27s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[02/10 09:32:02     27s]         Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:02     27s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 12775136591995727028 15775256805576158439
[02/10 09:32:02     27s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[02/10 09:32:02     27s]         delay calculator: calls=4896, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:02     27s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:02     27s]         steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:02     27s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[02/10 09:32:02     27s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:32:02     27s]             min path sink: result_reg[31]/CK
[02/10 09:32:02     27s]             max path sink: result_reg[31]/CK
[02/10 09:32:02     27s]       Skew group summary after 'PostConditioning Fixing DRVs':
[02/10 09:32:02     27s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.094]
[02/10 09:32:02     27s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:32:02     27s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:02     27s] UM:*                                                                   PostConditioning Fixing DRVs
[02/10 09:32:02     27s]     Buffering to fix DRVs...
[02/10 09:32:02     27s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/10 09:32:02     27s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/10 09:32:02     27s]     Inserted 0 buffers and inverters.
[02/10 09:32:02     27s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/10 09:32:02     27s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[02/10 09:32:02     27s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/10 09:32:02     27s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:02     27s]       sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:02     27s]       misc counts      : r=1, pp=0
[02/10 09:32:02     27s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:02     27s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:02     27s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:02     27s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:02     27s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     27s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     27s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[02/10 09:32:02     27s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/10 09:32:02     27s]       Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:02     27s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 12775136591995727028 15775256805576158439
[02/10 09:32:02     27s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[02/10 09:32:02     27s]       delay calculator: calls=4896, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:02     27s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:02     27s]       steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:02     27s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/10 09:32:02     27s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:02     27s]           min path sink: result_reg[31]/CK
[02/10 09:32:02     27s]           max path sink: result_reg[31]/CK
[02/10 09:32:02     27s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/10 09:32:02     27s]       skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:02     27s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     27s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:02     27s] UM:*                                                                   Buffering to fix DRVs
[02/10 09:32:02     27s]     
[02/10 09:32:02     27s]     Slew Diagnostics: After DRV fixing
[02/10 09:32:02     27s]     ==================================
[02/10 09:32:02     27s]     
[02/10 09:32:02     27s]     Global Causes:
[02/10 09:32:02     27s]     
[02/10 09:32:02     27s]     -----
[02/10 09:32:02     27s]     Cause
[02/10 09:32:02     27s]     -----
[02/10 09:32:02     27s]       (empty table)
[02/10 09:32:02     27s]     -----
[02/10 09:32:02     27s]     
[02/10 09:32:02     27s]     Top 5 overslews:
[02/10 09:32:02     27s]     
[02/10 09:32:02     27s]     ---------------------------------
[02/10 09:32:02     27s]     Overslew    Causes    Driving Pin
[02/10 09:32:02     27s]     ---------------------------------
[02/10 09:32:02     27s]       (empty table)
[02/10 09:32:02     27s]     ---------------------------------
[02/10 09:32:02     27s]     
[02/10 09:32:02     27s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/10 09:32:02     27s]     
[02/10 09:32:02     27s]     -------------------
[02/10 09:32:02     27s]     Cause    Occurences
[02/10 09:32:02     27s]     -------------------
[02/10 09:32:02     27s]       (empty table)
[02/10 09:32:02     27s]     -------------------
[02/10 09:32:02     27s]     
[02/10 09:32:02     27s]     Violation diagnostics counts from the 0 nodes that have violations:
[02/10 09:32:02     27s]     
[02/10 09:32:02     27s]     -------------------
[02/10 09:32:02     27s]     Cause    Occurences
[02/10 09:32:02     27s]     -------------------
[02/10 09:32:02     27s]       (empty table)
[02/10 09:32:02     27s]     -------------------
[02/10 09:32:02     27s]     
[02/10 09:32:02     27s]     PostConditioning Fixing Skew by cell sizing...
[02/10 09:32:02     27s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 12775136591995727028 15775256805576158439
[02/10 09:32:02     27s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[02/10 09:32:02     27s]         delay calculator: calls=4896, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:02     27s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:02     27s]         steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:02     27s]       Path optimization required 0 stage delay updates 
[02/10 09:32:02     27s]       Fixing short paths with downsize only
[02/10 09:32:02     27s]       Path optimization required 0 stage delay updates 
[02/10 09:32:02     27s]       Resized 0 clock insts to decrease delay.
[02/10 09:32:02     27s]       Resized 0 clock insts to increase delay.
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Statistics: Fix Skew (cell sizing):
[02/10 09:32:02     27s]       ===================================
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Cell changes by Net Type:
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       top                0            0           0            0                    0                0
[02/10 09:32:02     27s]       trunk              0            0           0            0                    0                0
[02/10 09:32:02     27s]       leaf               0            0           0            0                    0                0
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       Total              0            0           0            0                    0                0
[02/10 09:32:02     27s]       -------------------------------------------------------------------------------------------------
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[02/10 09:32:02     27s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/10 09:32:02     27s]       
[02/10 09:32:02     27s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[02/10 09:32:02     27s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:02     27s]         sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:02     27s]         misc counts      : r=1, pp=0
[02/10 09:32:02     27s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:02     27s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:02     27s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:02     27s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:02     27s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     27s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     27s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[02/10 09:32:02     27s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[02/10 09:32:02     27s]         Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:02     27s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 12775136591995727028 15775256805576158439
[02/10 09:32:02     27s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[02/10 09:32:02     27s]         delay calculator: calls=4896, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:02     27s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:02     27s]         steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:02     27s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[02/10 09:32:02     27s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:02     27s]             min path sink: result_reg[31]/CK
[02/10 09:32:02     27s]             max path sink: result_reg[31]/CK
[02/10 09:32:02     27s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[02/10 09:32:02     27s]         skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:02     27s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/10 09:32:02     27s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:02     28s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[02/10 09:32:02     28s]     Reconnecting optimized routes...
[02/10 09:32:02     28s]     Reset timing graph...
[02/10 09:32:02     28s] Ignoring AAE DB Resetting ...
[02/10 09:32:02     28s]     Reset timing graph done.
[02/10 09:32:02     28s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     28s]     Set dirty flag on 0 instances, 0 nets
[02/10 09:32:02     28s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[02/10 09:32:02     28s]   PostConditioning done.
[02/10 09:32:02     28s] Net route status summary:
[02/10 09:32:02     28s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:32:02     28s]   Non-clock:  1633 (unrouted=2, trialRouted=1631, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[02/10 09:32:02     28s]   Update timing and DAG stats after post-conditioning...
[02/10 09:32:02     28s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     28s]   Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/10 09:32:02     28s] End AAE Lib Interpolated Model. (MEM=2056.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:02     28s]   Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     28s]   Clock DAG stats after post-conditioning:
[02/10 09:32:02     28s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:02     28s]     sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:02     28s]     misc counts      : r=1, pp=0
[02/10 09:32:02     28s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:02     28s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:02     28s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:02     28s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:02     28s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     28s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     28s]   Clock DAG net violations after post-conditioning: none
[02/10 09:32:02     28s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/10 09:32:02     28s]     Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:02     28s]   Clock DAG hash after post-conditioning: 12775136591995727028 15775256805576158439
[02/10 09:32:02     28s]   CTS services accumulated run-time stats after post-conditioning:
[02/10 09:32:02     28s]     delay calculator: calls=4897, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:02     28s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:02     28s]     steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:02     28s]   Primary reporting skew groups after post-conditioning:
[02/10 09:32:02     28s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:02     28s]         min path sink: result_reg[31]/CK
[02/10 09:32:02     28s]         max path sink: result_reg[31]/CK
[02/10 09:32:02     28s]   Skew group summary after post-conditioning:
[02/10 09:32:02     28s]     skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:02     28s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/10 09:32:02     28s]   Setting CTS place status to fixed for clock tree and sinks.
[02/10 09:32:02     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:02     28s] UM:*                                                                   CCOpt::Phase::PostConditioning
[02/10 09:32:02     28s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/10 09:32:02     28s]   Post-balance tidy up or trial balance steps...
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Clock DAG stats at end of CTS:
[02/10 09:32:02     28s]   ==============================
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   -------------------------------------------------------
[02/10 09:32:02     28s]   Cell type                 Count    Area     Capacitance
[02/10 09:32:02     28s]   -------------------------------------------------------
[02/10 09:32:02     28s]   Buffers                     0      0.000       0.000
[02/10 09:32:02     28s]   Inverters                   0      0.000       0.000
[02/10 09:32:02     28s]   Integrated Clock Gates      0      0.000       0.000
[02/10 09:32:02     28s]   Discrete Clock Gates        0      0.000       0.000
[02/10 09:32:02     28s]   Clock Logic                 0      0.000       0.000
[02/10 09:32:02     28s]   All                         0      0.000       0.000
[02/10 09:32:02     28s]   -------------------------------------------------------
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Clock DAG sink counts at end of CTS:
[02/10 09:32:02     28s]   ====================================
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   -------------------------
[02/10 09:32:02     28s]   Sink type           Count
[02/10 09:32:02     28s]   -------------------------
[02/10 09:32:02     28s]   Regular              32
[02/10 09:32:02     28s]   Enable Latch          0
[02/10 09:32:02     28s]   Load Capacitance      0
[02/10 09:32:02     28s]   Antenna Diode         0
[02/10 09:32:02     28s]   Node Sink             0
[02/10 09:32:02     28s]   Total                32
[02/10 09:32:02     28s]   -------------------------
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Clock DAG wire lengths at end of CTS:
[02/10 09:32:02     28s]   =====================================
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   --------------------
[02/10 09:32:02     28s]   Type     Wire Length
[02/10 09:32:02     28s]   --------------------
[02/10 09:32:02     28s]   Top         0.000
[02/10 09:32:02     28s]   Trunk       0.000
[02/10 09:32:02     28s]   Leaf        0.000
[02/10 09:32:02     28s]   Total       0.000
[02/10 09:32:02     28s]   --------------------
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Clock DAG hp wire lengths at end of CTS:
[02/10 09:32:02     28s]   ========================================
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   -----------------------
[02/10 09:32:02     28s]   Type     hp Wire Length
[02/10 09:32:02     28s]   -----------------------
[02/10 09:32:02     28s]   Top          0.000
[02/10 09:32:02     28s]   Trunk        0.000
[02/10 09:32:02     28s]   Leaf         0.000
[02/10 09:32:02     28s]   Total        0.000
[02/10 09:32:02     28s]   -----------------------
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Clock DAG capacitances at end of CTS:
[02/10 09:32:02     28s]   =====================================
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   --------------------------------
[02/10 09:32:02     28s]   Type     Gate     Wire     Total
[02/10 09:32:02     28s]   --------------------------------
[02/10 09:32:02     28s]   Top      0.000    0.000    0.000
[02/10 09:32:02     28s]   Trunk    0.000    0.000    0.000
[02/10 09:32:02     28s]   Leaf     0.000    0.000    0.000
[02/10 09:32:02     28s]   Total    0.000    0.000    0.000
[02/10 09:32:02     28s]   --------------------------------
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Clock DAG sink capacitances at end of CTS:
[02/10 09:32:02     28s]   ==========================================
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   -----------------------------------------------
[02/10 09:32:02     28s]   Total    Average    Std. Dev.    Min      Max
[02/10 09:32:02     28s]   -----------------------------------------------
[02/10 09:32:02     28s]   0.000     0.000       0.000      0.000    0.000
[02/10 09:32:02     28s]   -----------------------------------------------
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Clock DAG net violations at end of CTS:
[02/10 09:32:02     28s]   =======================================
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   None
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/10 09:32:02     28s]   ====================================================================
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[02/10 09:32:02     28s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s]   Leaf        0.084       1       0.000       0.000      0.000    0.000    {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}         -
[02/10 09:32:02     28s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Clock DAG hash at end of CTS: 12775136591995727028 15775256805576158439
[02/10 09:32:02     28s]   CTS services accumulated run-time stats at end of CTS:
[02/10 09:32:02     28s]     delay calculator: calls=4897, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:02     28s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:02     28s]     steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Primary reporting skew groups summary at end of CTS:
[02/10 09:32:02     28s]   ====================================================
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s]   Half-corner            Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/10 09:32:02     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s]   slow_max:setup.late    clk/normal_genus_slow_max    0.000     0.000     0.000       0.094         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[02/10 09:32:02     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Skew group summary at end of CTS:
[02/10 09:32:02     28s]   =================================
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s]   Half-corner            Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/10 09:32:02     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s]   slow_max:setup.late    clk/normal_genus_slow_max    0.000     0.000     0.000       0.094         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[02/10 09:32:02     28s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Found a total of 0 clock tree pins with a slew violation.
[02/10 09:32:02     28s]   
[02/10 09:32:02     28s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:02     28s] UM:*                                                                   Post-balance tidy up or trial balance steps
[02/10 09:32:02     28s] Synthesizing clock trees done.
[02/10 09:32:02     28s] Tidy Up And Update Timing...
[02/10 09:32:02     28s] External - Set all clocks to propagated mode...
[02/10 09:32:02     28s] Innovus updating I/O latencies
[02/10 09:32:02     28s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/10 09:32:02     28s] #################################################################################
[02/10 09:32:02     28s] # Design Stage: PreRoute
[02/10 09:32:02     28s] # Design Name: ieee754multiplier
[02/10 09:32:02     28s] # Design Mode: 45nm
[02/10 09:32:02     28s] # Analysis Mode: MMMC Non-OCV 
[02/10 09:32:02     28s] # Parasitics Mode: No SPEF/RCDB 
[02/10 09:32:02     28s] # Signoff Settings: SI Off 
[02/10 09:32:02     28s] #################################################################################
[02/10 09:32:02     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 2085.3M, InitMEM = 2085.3M)
[02/10 09:32:02     28s] Start delay calculation (fullDC) (1 T). (MEM=2085.33)
[02/10 09:32:02     28s] End AAE Lib Interpolated Model. (MEM=2085.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:02     28s] Total number of fetched objects 1632
[02/10 09:32:02     28s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/10 09:32:02     28s] Total number of fetched objects 1632
[02/10 09:32:02     28s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/10 09:32:02     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:02     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:02     28s] End delay calculation. (MEM=2098.29 CPU=0:00:00.0 REAL=0:00:00.0)
[02/10 09:32:02     28s] End delay calculation (fullDC). (MEM=2098.29 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:32:02     28s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2098.3M) ***
[02/10 09:32:02     28s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
[02/10 09:32:02     28s] 	 Executing: set_clock_latency -source -early -min -rise 0.1 [get_pins clk]
[02/10 09:32:02     28s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
[02/10 09:32:02     28s] 	 Executing: set_clock_latency -source -late -min -rise 0.1 [get_pins clk]
[02/10 09:32:02     28s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
[02/10 09:32:02     28s] 	 Executing: set_clock_latency -source -early -min -fall 0.1 [get_pins clk]
[02/10 09:32:02     28s] 	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.1, Propagated Latency: 0
[02/10 09:32:02     28s] 	 Executing: set_clock_latency -source -late -min -fall 0.1 [get_pins clk]
[02/10 09:32:02     28s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
[02/10 09:32:02     28s] 	 Executing: set_clock_latency -source -early -max -rise 0.1 [get_pins clk]
[02/10 09:32:02     28s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
[02/10 09:32:02     28s] 	 Executing: set_clock_latency -source -late -max -rise 0.1 [get_pins clk]
[02/10 09:32:02     28s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
[02/10 09:32:02     28s] 	 Executing: set_clock_latency -source -early -max -fall 0.1 [get_pins clk]
[02/10 09:32:02     28s] 	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.1, Propagated Latency: 0
[02/10 09:32:02     28s] 	 Executing: set_clock_latency -source -late -max -fall 0.1 [get_pins clk]
[02/10 09:32:02     28s] Setting all clocks to propagated mode.
[02/10 09:32:02     28s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/10 09:32:02     28s] Clock DAG stats after update timingGraph:
[02/10 09:32:02     28s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/10 09:32:02     28s]   sink counts      : regular=32, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=32
[02/10 09:32:02     28s]   misc counts      : r=1, pp=0
[02/10 09:32:02     28s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/10 09:32:02     28s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[02/10 09:32:02     28s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/10 09:32:02     28s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[02/10 09:32:02     28s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     28s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/10 09:32:02     28s] Clock DAG net violations after update timingGraph: none
[02/10 09:32:02     28s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/10 09:32:02     28s]   Leaf : target=0.084ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.050ns, 0 <= 0.067ns, 0 <= 0.075ns, 0 <= 0.080ns, 0 <= 0.084ns}
[02/10 09:32:02     28s] Clock DAG hash after update timingGraph: 12775136591995727028 15775256805576158439
[02/10 09:32:02     28s] CTS services accumulated run-time stats after update timingGraph:
[02/10 09:32:02     28s]   delay calculator: calls=4897, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:02     28s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:02     28s]   steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:02     28s] Primary reporting skew groups after update timingGraph:
[02/10 09:32:02     28s]   skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:02     28s]       min path sink: result_reg[31]/CK
[02/10 09:32:02     28s]       max path sink: result_reg[31]/CK
[02/10 09:32:02     28s] Skew group summary after update timingGraph:
[02/10 09:32:02     28s]   skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.094], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[02/10 09:32:02     28s] Logging CTS constraint violations...
[02/10 09:32:02     28s]   No violations found.
[02/10 09:32:02     28s] Logging CTS constraint violations done.
[02/10 09:32:02     28s] Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/10 09:32:02     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:02     28s] UM:*                                                                   Tidy Up And Update Timing
[02/10 09:32:02     28s] Runtime done. (took cpu=0:00:09.0 real=0:00:09.4)
[02/10 09:32:02     28s] Runtime Report Coverage % = 48.7
[02/10 09:32:02     28s] Runtime Summary
[02/10 09:32:02     28s] ===============
[02/10 09:32:02     28s] Clock Runtime:  (44%) Core CTS           2.01 (Init 0.42, Construction 0.42, Implementation 0.69, eGRPC 0.17, PostConditioning 0.13, Other 0.20)
[02/10 09:32:02     28s] Clock Runtime:  (41%) CTS services       1.88 (RefinePlace 0.13, EarlyGlobalClock 0.27, NanoRoute 1.44, ExtractRC 0.04, TimingAnalysis 0.00)
[02/10 09:32:02     28s] Clock Runtime:  (14%) Other CTS          0.68 (Init 0.12, CongRepair/EGR-DP 0.23, TimingUpdate 0.32, Other 0.00)
[02/10 09:32:02     28s] Clock Runtime: (100%) Total              4.57
[02/10 09:32:02     28s] 
[02/10 09:32:02     28s] 
[02/10 09:32:02     28s] Runtime Summary:
[02/10 09:32:02     28s] ================
[02/10 09:32:02     28s] 
[02/10 09:32:02     28s] ------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s] wall  % time  children  called  name
[02/10 09:32:02     28s] ------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s] 9.39  100.00    9.39      0       
[02/10 09:32:02     28s] 9.39  100.00    4.57      1     Runtime
[02/10 09:32:02     28s] 0.03    0.34    0.01      1     CCOpt::Phase::Initialization
[02/10 09:32:02     28s] 0.01    0.14    0.01      1       Check Prerequisites
[02/10 09:32:02     28s] 0.01    0.13    0.00      1         Leaving CCOpt scope - CheckPlace
[02/10 09:32:02     28s] 0.46    4.90    0.42      1     CCOpt::Phase::PreparingToBalance
[02/10 09:32:02     28s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[02/10 09:32:02     28s] 0.11    1.20    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/10 09:32:02     28s] 0.04    0.42    0.04      1       Legalization setup
[02/10 09:32:02     28s] 0.03    0.35    0.00      2         Leaving CCOpt scope - Initializing placement interface
[02/10 09:32:02     28s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/10 09:32:02     28s] 0.27    2.85    0.00      1       Validating CTS configuration
[02/10 09:32:02     28s] 0.00    0.00    0.00      1         Checking module port directions
[02/10 09:32:02     28s] 0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for slow_max:setup.late
[02/10 09:32:02     28s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[02/10 09:32:02     28s] 0.05    0.56    0.02      1     Preparing To Balance
[02/10 09:32:02     28s] 0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/10 09:32:02     28s] 0.02    0.17    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/10 09:32:02     28s] 0.77    8.23    0.71      1     CCOpt::Phase::Construction
[02/10 09:32:02     28s] 0.56    6.00    0.52      1       Stage::Clustering
[02/10 09:32:02     28s] 0.21    2.20    0.14      1         Clustering
[02/10 09:32:02     28s] 0.02    0.24    0.00      1           Initialize for clustering
[02/10 09:32:02     28s] 0.00    0.00    0.00      1             Computing optimal clock node locations
[02/10 09:32:02     28s] 0.02    0.26    0.00      1           Bottom-up phase
[02/10 09:32:02     28s] 0.09    0.99    0.08      1           Legalizing clock trees
[02/10 09:32:02     28s] 0.06    0.60    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/10 09:32:02     28s] 0.00    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[02/10 09:32:02     28s] 0.02    0.17    0.00      1             Leaving CCOpt scope - Initializing placement interface
[02/10 09:32:02     28s] 0.00    0.02    0.00      1             Clock tree timing engine global stage delay update for slow_max:setup.late
[02/10 09:32:02     28s] 0.32    3.37    0.30      1         CongRepair After Initial Clustering
[02/10 09:32:02     28s] 0.28    3.03    0.22      1           Leaving CCOpt scope - Early Global Route
[02/10 09:32:02     28s] 0.10    1.11    0.00      1             Early Global Route - eGR only step
[02/10 09:32:02     28s] 0.12    1.26    0.00      1             Congestion Repair
[02/10 09:32:02     28s] 0.01    0.14    0.00      1           Leaving CCOpt scope - extractRC
[02/10 09:32:02     28s] 0.00    0.02    0.00      1           Clock tree timing engine global stage delay update for slow_max:setup.late
[02/10 09:32:02     28s] 0.04    0.47    0.00      1       Stage::DRV Fixing
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Fixing clock tree slew time and max cap violations
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/10 09:32:02     28s] 0.10    1.12    0.01      1       Stage::Insertion Delay Reduction
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Removing unnecessary root buffering
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Removing unconstrained drivers
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Reducing insertion delay 1
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Removing longest path buffering
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Reducing insertion delay 2
[02/10 09:32:02     28s] 0.72    7.67    0.64      1     CCOpt::Phase::Implementation
[02/10 09:32:02     28s] 0.08    0.89    0.02      1       Stage::Reducing Power
[02/10 09:32:02     28s] 0.00    0.02    0.00      1         Improving clock tree routing
[02/10 09:32:02     28s] 0.02    0.22    0.00      1         Reducing clock tree power 1
[02/10 09:32:02     28s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Reducing clock tree power 2
[02/10 09:32:02     28s] 0.25    2.72    0.15      1       Stage::Balancing
[02/10 09:32:02     28s] 0.11    1.13    0.01      1         Approximately balancing fragments step
[02/10 09:32:02     28s] 0.00    0.04    0.00      1           Resolve constraints - Approximately balancing fragments
[02/10 09:32:02     28s] 0.00    0.01    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[02/10 09:32:02     28s] 0.00    0.01    0.00      1           Moving gates to improve sub-tree skew
[02/10 09:32:02     28s] 0.00    0.01    0.00      1           Approximately balancing fragments bottom up
[02/10 09:32:02     28s] 0.00    0.01    0.00      1           Approximately balancing fragments, wire and cell delays
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Improving fragments clock skew
[02/10 09:32:02     28s] 0.04    0.45    0.00      1         Approximately balancing step
[02/10 09:32:02     28s] 0.00    0.02    0.00      1           Resolve constraints - Approximately balancing
[02/10 09:32:02     28s] 0.00    0.01    0.00      1           Approximately balancing, wire and cell delays
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Fixing clock tree overload
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Approximately balancing paths
[02/10 09:32:02     28s] 0.26    2.79    0.14      1       Stage::Polishing
[02/10 09:32:02     28s] 0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for slow_max:setup.late
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Merging balancing drivers for power
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Improving clock skew
[02/10 09:32:02     28s] 0.04    0.44    0.04      1         Moving gates to reduce wire capacitance
[02/10 09:32:02     28s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[02/10 09:32:02     28s] 0.02    0.20    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[02/10 09:32:02     28s] 0.00    0.00    0.00      1             Legalizing clock trees
[02/10 09:32:02     28s] 0.02    0.22    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[02/10 09:32:02     28s] 0.00    0.00    0.00      1             Legalizing clock trees
[02/10 09:32:02     28s] 0.02    0.22    0.00      1         Reducing clock tree power 3
[02/10 09:32:02     28s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[02/10 09:32:02     28s] 0.00    0.00    0.00      1           Legalizing clock trees
[02/10 09:32:02     28s] 0.00    0.01    0.00      1         Improving insertion delay
[02/10 09:32:02     28s] 0.08    0.82    0.04      1         Wire Opt OverFix
[02/10 09:32:02     28s] 0.00    0.03    0.00      1           Wire Reduction extra effort
[02/10 09:32:02     28s] 0.00    0.00    0.00      1             Artificially removing short and long paths
[02/10 09:32:02     28s] 0.00    0.00    0.00      1             Global shorten wires A0
[02/10 09:32:02     28s] 0.00    0.00    0.00      2             Move For Wirelength - core
[02/10 09:32:02     28s] 0.00    0.00    0.00      1             Global shorten wires A1
[02/10 09:32:02     28s] 0.00    0.00    0.00      1             Global shorten wires B
[02/10 09:32:02     28s] 0.00    0.00    0.00      1             Move For Wirelength - branch
[02/10 09:32:02     28s] 0.03    0.36    0.01      1           Optimizing orientation
[02/10 09:32:02     28s] 0.01    0.14    0.00      1             FlipOpt
[02/10 09:32:02     28s] 0.04    0.42    0.04      1       Stage::Updating netlist
[02/10 09:32:02     28s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/10 09:32:02     28s] 0.03    0.37    0.00      1         Leaving CCOpt scope - ClockRefiner
[02/10 09:32:02     28s] 0.32    3.38    0.23      1     CCOpt::Phase::eGRPC
[02/10 09:32:02     28s] 0.12    1.31    0.10      1       Leaving CCOpt scope - Routing Tools
[02/10 09:32:02     28s] 0.10    1.08    0.00      1         Early Global Route - eGR only step
[02/10 09:32:02     28s] 0.01    0.15    0.00      1       Leaving CCOpt scope - extractRC
[02/10 09:32:02     28s] 0.02    0.17    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/10 09:32:02     28s] 0.00    0.03    0.00      1       Reset bufferability constraints
[02/10 09:32:02     28s] 0.00    0.02    0.00      1         Clock tree timing engine global stage delay update for slow_max:setup.late
[02/10 09:32:02     28s] 0.02    0.22    0.00      1       eGRPC Moving buffers
[02/10 09:32:02     28s] 0.00    0.00    0.00      1         Violation analysis
[02/10 09:32:02     28s] 0.00    0.01    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[02/10 09:32:02     28s] 0.00    0.00    0.00      1         Artificially removing long paths
[02/10 09:32:02     28s] 0.00    0.01    0.00      1       eGRPC Fixing DRVs
[02/10 09:32:02     28s] 0.01    0.12    0.00      1       Reconnecting optimized routes
[02/10 09:32:02     28s] 0.00    0.00    0.00      1       Violation analysis
[02/10 09:32:02     28s] 0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/10 09:32:02     28s] 0.04    0.39    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/10 09:32:02     28s] 1.76   18.79    1.76      1     CCOpt::Phase::Routing
[02/10 09:32:02     28s] 1.74   18.57    1.65      1       Leaving CCOpt scope - Routing Tools
[02/10 09:32:02     28s] 0.10    1.05    0.00      1         Early Global Route - eGR->Nr High Frequency step
[02/10 09:32:02     28s] 1.44   15.36    0.00      1         NanoRoute
[02/10 09:32:02     28s] 0.11    1.17    0.00      1         Route Remaining Unrouted Nets
[02/10 09:32:02     28s] 0.02    0.16    0.00      1       Leaving CCOpt scope - extractRC
[02/10 09:32:02     28s] 0.00    0.03    0.00      1       Clock tree timing engine global stage delay update for slow_max:setup.late
[02/10 09:32:02     28s] 0.13    1.34    0.04      1     CCOpt::Phase::PostConditioning
[02/10 09:32:02     28s] 0.02    0.18    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/10 09:32:02     28s] 0.00    0.00    0.00      1       Reset bufferability constraints
[02/10 09:32:02     28s] 0.00    0.03    0.00      1       PostConditioning Upsizing To Fix DRVs
[02/10 09:32:02     28s] 0.00    0.02    0.00      1       Recomputing CTS skew targets
[02/10 09:32:02     28s] 0.00    0.01    0.00      1       PostConditioning Fixing DRVs
[02/10 09:32:02     28s] 0.00    0.02    0.00      1       Buffering to fix DRVs
[02/10 09:32:02     28s] 0.00    0.01    0.00      1       PostConditioning Fixing Skew by cell sizing
[02/10 09:32:02     28s] 0.01    0.15    0.00      1       Reconnecting optimized routes
[02/10 09:32:02     28s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/10 09:32:02     28s] 0.00    0.02    0.00      1       Clock tree timing engine global stage delay update for slow_max:setup.late
[02/10 09:32:02     28s] 0.00    0.01    0.00      1     Post-balance tidy up or trial balance steps
[02/10 09:32:02     28s] 0.32    3.46    0.32      1     Tidy Up And Update Timing
[02/10 09:32:02     28s] 0.32    3.45    0.00      1       External - Set all clocks to propagated mode
[02/10 09:32:02     28s] ------------------------------------------------------------------------------------------------------------------
[02/10 09:32:02     28s] 
[02/10 09:32:02     28s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/10 09:32:02     28s] Leaving CCOpt scope - Cleaning up placement interface...
[02/10 09:32:02     28s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2079.1M, EPOCH TIME: 1739190722.527367
[02/10 09:32:02     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[02/10 09:32:02     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     28s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:1985.1M, EPOCH TIME: 1739190722.532622
[02/10 09:32:02     28s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:02     28s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.4/0:00:04.7 (0.9), totSession cpu/real = 0:00:28.4/0:00:31.9 (0.9), mem = 1985.1M
[02/10 09:32:02     28s] 
[02/10 09:32:02     28s] =============================================================================================
[02/10 09:32:02     28s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.15-s110_1
[02/10 09:32:02     28s] =============================================================================================
[02/10 09:32:02     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:02     28s] ---------------------------------------------------------------------------------------------
[02/10 09:32:02     28s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:02     28s] [ IncrReplace            ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    0.4
[02/10 09:32:02     28s] [ EarlyGlobalRoute       ]      5   0:00:00.5  (  10.2 % )     0:00:00.5 /  0:00:00.1    0.3
[02/10 09:32:02     28s] [ DetailRoute            ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[02/10 09:32:02     28s] [ ExtractRC              ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[02/10 09:32:02     28s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/10 09:32:02     28s] [ MISC                   ]          0:00:04.0  (  83.5 % )     0:00:04.0 /  0:00:04.0    1.0
[02/10 09:32:02     28s] ---------------------------------------------------------------------------------------------
[02/10 09:32:02     28s]  CTS #1 TOTAL                       0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.4    0.9
[02/10 09:32:02     28s] ---------------------------------------------------------------------------------------------
[02/10 09:32:02     28s] 
[02/10 09:32:02     28s] Synthesizing clock trees with CCOpt done.
[02/10 09:32:02     28s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:02     28s] UM:*                                                                   cts
[02/10 09:32:02     28s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1691.9M, totSessionCpu=0:00:28 **
[02/10 09:32:02     28s] GigaOpt running with 1 threads.
[02/10 09:32:02     28s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:28.4/0:00:32.0 (0.9), mem = 1985.1M
[02/10 09:32:02     28s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[02/10 09:32:02     28s] Need call spDPlaceInit before registerPrioInstLoc.
[02/10 09:32:02     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1991.2M, EPOCH TIME: 1739190722.598455
[02/10 09:32:02     28s] Processing tracks to init pin-track alignment.
[02/10 09:32:02     28s] z: 2, totalTracks: 1
[02/10 09:32:02     28s] z: 4, totalTracks: 1
[02/10 09:32:02     28s] z: 6, totalTracks: 1
[02/10 09:32:02     28s] z: 8, totalTracks: 1
[02/10 09:32:02     28s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:02     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1991.2M, EPOCH TIME: 1739190722.600580
[02/10 09:32:02     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     28s] 
[02/10 09:32:02     28s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:02     28s] OPERPROF:     Starting CMU at level 3, MEM:1991.2M, EPOCH TIME: 1739190722.613779
[02/10 09:32:02     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1991.2M, EPOCH TIME: 1739190722.614085
[02/10 09:32:02     28s] 
[02/10 09:32:02     28s] Bad Lib Cell Checking (CMU) is done! (0)
[02/10 09:32:02     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:1991.2M, EPOCH TIME: 1739190722.614191
[02/10 09:32:02     28s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1991.2M, EPOCH TIME: 1739190722.614207
[02/10 09:32:02     28s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1991.2M, EPOCH TIME: 1739190722.614222
[02/10 09:32:02     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1991.2MB).
[02/10 09:32:02     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:1991.2M, EPOCH TIME: 1739190722.614319
[02/10 09:32:02     28s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1991.2M, EPOCH TIME: 1739190722.614370
[02/10 09:32:02     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:02     28s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1991.2M, EPOCH TIME: 1739190722.616640
[02/10 09:32:02     28s] 
[02/10 09:32:02     28s] Creating Lib Analyzer ...
[02/10 09:32:02     28s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/10 09:32:02     28s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[02/10 09:32:02     28s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/10 09:32:02     28s] 
[02/10 09:32:02     28s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:32:02     28s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:28.9 mem=2015.2M
[02/10 09:32:02     28s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:28.9 mem=2015.2M
[02/10 09:32:02     28s] Creating Lib Analyzer, finished. 
[02/10 09:32:02     28s] Effort level <high> specified for reg2reg path_group
[02/10 09:32:03     28s] **opt_design ... cpu = 0:00:00, real = 0:00:01, mem = 1719.4M, totSessionCpu=0:00:29 **
[02/10 09:32:03     28s] *** opt_design -post_cts ***
[02/10 09:32:03     28s] DRC Margin: user margin 0.0; extra margin 0.2
[02/10 09:32:03     28s] Hold Target Slack: user slack 0
[02/10 09:32:03     28s] Setup Target Slack: user slack 0; extra slack 0.0
[02/10 09:32:03     28s] set_db opt_useful_skew_eco_route false
[02/10 09:32:03     28s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/10 09:32:03     28s] 'set_default_switching_activity' finished successfully.
[02/10 09:32:03     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2017.2M, EPOCH TIME: 1739190723.031650
[02/10 09:32:03     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     28s] 
[02/10 09:32:03     28s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:03     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.014, MEM:2017.2M, EPOCH TIME: 1739190723.045162
[02/10 09:32:03     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     28s] Multi-VT timing optimization disabled based on library information.
[02/10 09:32:03     28s] 
[02/10 09:32:03     28s] TimeStamp Deleting Cell Server Begin ...
[02/10 09:32:03     28s] Deleting Lib Analyzer.
[02/10 09:32:03     28s] 
[02/10 09:32:03     28s] TimeStamp Deleting Cell Server End ...
[02/10 09:32:03     28s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/10 09:32:03     28s] 
[02/10 09:32:03     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/10 09:32:03     28s] Summary for sequential cells identification: 
[02/10 09:32:03     28s]   Identified SBFF number: 104
[02/10 09:32:03     28s]   Identified MBFF number: 0
[02/10 09:32:03     28s]   Identified SB Latch number: 0
[02/10 09:32:03     28s]   Identified MB Latch number: 0
[02/10 09:32:03     28s]   Not identified SBFF number: 16
[02/10 09:32:03     28s]   Not identified MBFF number: 0
[02/10 09:32:03     28s]   Not identified SB Latch number: 0
[02/10 09:32:03     28s]   Not identified MB Latch number: 0
[02/10 09:32:03     28s]   Number of sequential cells which are not FFs: 32
[02/10 09:32:03     28s]  Visiting view : analysis_normal_slow_max
[02/10 09:32:03     28s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/10 09:32:03     28s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/10 09:32:03     28s]  Visiting view : analysis_normal_fast_min
[02/10 09:32:03     28s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/10 09:32:03     28s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/10 09:32:03     28s] TLC MultiMap info (StdDelay):
[02/10 09:32:03     28s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/10 09:32:03     28s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/10 09:32:03     28s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/10 09:32:03     28s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/10 09:32:03     28s]  Setting StdDelay to: 37.8ps
[02/10 09:32:03     28s] 
[02/10 09:32:03     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/10 09:32:03     28s] 
[02/10 09:32:03     28s] TimeStamp Deleting Cell Server Begin ...
[02/10 09:32:03     28s] 
[02/10 09:32:03     28s] TimeStamp Deleting Cell Server End ...
[02/10 09:32:03     28s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2017.2M, EPOCH TIME: 1739190723.075397
[02/10 09:32:03     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     28s] All LLGs are deleted
[02/10 09:32:03     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2017.2M, EPOCH TIME: 1739190723.075483
[02/10 09:32:03     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2017.2M, EPOCH TIME: 1739190723.075506
[02/10 09:32:03     28s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2009.2M, EPOCH TIME: 1739190723.075771
[02/10 09:32:03     28s] Start to check current routing status for nets...
[02/10 09:32:03     28s] All nets are already routed correctly.
[02/10 09:32:03     28s] End to check current routing status for nets (mem=2009.2M)
[02/10 09:32:03     28s] 
[02/10 09:32:03     28s] Creating Lib Analyzer ...
[02/10 09:32:03     28s] 
[02/10 09:32:03     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/10 09:32:03     28s] Summary for sequential cells identification: 
[02/10 09:32:03     28s]   Identified SBFF number: 104
[02/10 09:32:03     28s]   Identified MBFF number: 0
[02/10 09:32:03     28s]   Identified SB Latch number: 0
[02/10 09:32:03     28s]   Identified MB Latch number: 0
[02/10 09:32:03     28s]   Not identified SBFF number: 16
[02/10 09:32:03     28s]   Not identified MBFF number: 0
[02/10 09:32:03     28s]   Not identified SB Latch number: 0
[02/10 09:32:03     28s]   Not identified MB Latch number: 0
[02/10 09:32:03     28s]   Number of sequential cells which are not FFs: 32
[02/10 09:32:03     28s]  Visiting view : analysis_normal_slow_max
[02/10 09:32:03     28s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = 0
[02/10 09:32:03     28s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/10 09:32:03     28s]  Visiting view : analysis_normal_fast_min
[02/10 09:32:03     28s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[02/10 09:32:03     28s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/10 09:32:03     28s] TLC MultiMap info (StdDelay):
[02/10 09:32:03     28s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/10 09:32:03     28s]   : fast_min + fast + 1 + rc_best := 10ps
[02/10 09:32:03     28s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/10 09:32:03     28s]   : slow_max + slow + 1 + rc_worst := 41.6ps
[02/10 09:32:03     28s]  Setting StdDelay to: 41.6ps
[02/10 09:32:03     28s] 
[02/10 09:32:03     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/10 09:32:03     28s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/10 09:32:03     28s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/10 09:32:03     28s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/10 09:32:03     28s] 
[02/10 09:32:03     28s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:32:03     29s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:29.3 mem=2019.2M
[02/10 09:32:03     29s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:29.3 mem=2019.2M
[02/10 09:32:03     29s] Creating Lib Analyzer, finished. 
[02/10 09:32:03     29s] ### Creating TopoMgr, started
[02/10 09:32:03     29s] ### Creating TopoMgr, finished
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] Footprint cell information for calculating maxBufDist
[02/10 09:32:03     29s] *info: There are 10 candidate Buffer cells
[02/10 09:32:03     29s] *info: There are 12 candidate Inverter cells
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] #optDebug: Start CG creation (mem=2047.8M)
[02/10 09:32:03     29s]  ...initializing CG  maxDriveDist 763.877500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 76.387500 
[02/10 09:32:03     29s] (cpu=0:00:00.1, mem=2168.1M)
[02/10 09:32:03     29s]  ...processing cgPrt (cpu=0:00:00.1, mem=2168.1M)
[02/10 09:32:03     29s]  ...processing cgEgp (cpu=0:00:00.1, mem=2168.1M)
[02/10 09:32:03     29s]  ...processing cgPbk (cpu=0:00:00.1, mem=2168.1M)
[02/10 09:32:03     29s]  ...processing cgNrb(cpu=0:00:00.1, mem=2168.1M)
[02/10 09:32:03     29s]  ...processing cgObs (cpu=0:00:00.1, mem=2168.1M)
[02/10 09:32:03     29s]  ...processing cgCon (cpu=0:00:00.1, mem=2168.1M)
[02/10 09:32:03     29s]  ...processing cgPdm (cpu=0:00:00.1, mem=2168.1M)
[02/10 09:32:03     29s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2168.1M)
[02/10 09:32:03     29s] Compute RC Scale Done ...
[02/10 09:32:03     29s] All LLGs are deleted
[02/10 09:32:03     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2158.6M, EPOCH TIME: 1739190723.601555
[02/10 09:32:03     29s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2158.6M, EPOCH TIME: 1739190723.601710
[02/10 09:32:03     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2158.6M, EPOCH TIME: 1739190723.601865
[02/10 09:32:03     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2158.6M, EPOCH TIME: 1739190723.602587
[02/10 09:32:03     29s] Max number of tech site patterns supported in site array is 256.
[02/10 09:32:03     29s] Core basic site is CoreSite
[02/10 09:32:03     29s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2158.6M, EPOCH TIME: 1739190723.614522
[02/10 09:32:03     29s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:32:03     29s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:32:03     29s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2158.6M, EPOCH TIME: 1739190723.614691
[02/10 09:32:03     29s] Fast DP-INIT is on for default
[02/10 09:32:03     29s] Atter site array init, number of instance map data is 0.
[02/10 09:32:03     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2158.6M, EPOCH TIME: 1739190723.615389
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:03     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2158.6M, EPOCH TIME: 1739190723.615568
[02/10 09:32:03     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] Starting delay calculation for Setup views
[02/10 09:32:03     29s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/10 09:32:03     29s] #################################################################################
[02/10 09:32:03     29s] # Design Stage: PreRoute
[02/10 09:32:03     29s] # Design Name: ieee754multiplier
[02/10 09:32:03     29s] # Design Mode: 45nm
[02/10 09:32:03     29s] # Analysis Mode: MMMC Non-OCV 
[02/10 09:32:03     29s] # Parasitics Mode: No SPEF/RCDB 
[02/10 09:32:03     29s] # Signoff Settings: SI Off 
[02/10 09:32:03     29s] #################################################################################
[02/10 09:32:03     29s] Calculate delays in BcWc mode...
[02/10 09:32:03     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 2168.1M, InitMEM = 2168.1M)
[02/10 09:32:03     29s] Start delay calculation (fullDC) (1 T). (MEM=2168.12)
[02/10 09:32:03     29s] End AAE Lib Interpolated Model. (MEM=2168.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:03     29s] Total number of fetched objects 1632
[02/10 09:32:03     29s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/10 09:32:03     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:03     29s] End delay calculation. (MEM=2171.2 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:32:03     29s] End delay calculation (fullDC). (MEM=2171.2 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:32:03     29s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2171.2M) ***
[02/10 09:32:03     29s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:29.8 mem=2171.2M)
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] ------------------------------------------------------------------
[02/10 09:32:03     29s]              Initial Summary
[02/10 09:32:03     29s] ------------------------------------------------------------------
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] Setup views included:
[02/10 09:32:03     29s]  analysis_normal_slow_max 
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] +--------------------+---------+---------+---------+
[02/10 09:32:03     29s] |     Setup mode     |   all   | reg2reg | default |
[02/10 09:32:03     29s] +--------------------+---------+---------+---------+
[02/10 09:32:03     29s] |           WNS (ns):| 87.997  |   N/A   | 87.997  |
[02/10 09:32:03     29s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[02/10 09:32:03     29s] |    Violating Paths:|    0    |   N/A   |    0    |
[02/10 09:32:03     29s] |          All Paths:|   96    |   N/A   |   96    |
[02/10 09:32:03     29s] +--------------------+---------+---------+---------+
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] +----------------+-------------------------------+------------------+
[02/10 09:32:03     29s] |                |              Real             |       Total      |
[02/10 09:32:03     29s] |    DRVs        +------------------+------------+------------------|
[02/10 09:32:03     29s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/10 09:32:03     29s] +----------------+------------------+------------+------------------+
[02/10 09:32:03     29s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/10 09:32:03     29s] |   max_tran     |     33 (65)      |   -0.919   |     33 (65)      |
[02/10 09:32:03     29s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/10 09:32:03     29s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/10 09:32:03     29s] +----------------+------------------+------------+------------------+
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2186.5M, EPOCH TIME: 1739190723.878323
[02/10 09:32:03     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:03     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2186.5M, EPOCH TIME: 1739190723.891903
[02/10 09:32:03     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] Density: 67.382%
[02/10 09:32:03     29s] ------------------------------------------------------------------
[02/10 09:32:03     29s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1843.0M, totSessionCpu=0:00:30 **
[02/10 09:32:03     29s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:29.8/0:00:33.3 (0.9), [02/10 09:32:03     29s] 
mem = 2134.5M
[02/10 09:32:03     29s] =============================================================================================
[02/10 09:32:03     29s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.15-s110_1
[02/10 09:32:03     29s] =============================================================================================
[02/10 09:32:03     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:03     29s] ---------------------------------------------------------------------------------------------
[02/10 09:32:03     29s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:03     29s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/10 09:32:03     29s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:03     29s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:03     29s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  49.5 % )     0:00:00.7 /  0:00:00.7    1.0
[02/10 09:32:03     29s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:03     29s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  14.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/10 09:32:03     29s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:03     29s] [ TimingUpdate           ]      1   0:00:00.1  (   9.6 % )     0:00:00.2 /  0:00:00.3    1.0
[02/10 09:32:03     29s] [ FullDelayCalc          ]      1   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/10 09:32:03     29s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:03     29s] [ MISC                   ]          0:00:00.2  (  13.1 % )     0:00:00.2 /  0:00:00.2    1.1
[02/10 09:32:03     29s] ---------------------------------------------------------------------------------------------
[02/10 09:32:03     29s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/10 09:32:03     29s] ---------------------------------------------------------------------------------------------
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] ** INFO : this run is activating low effort ccoptDesign flow
[02/10 09:32:03     29s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/10 09:32:03     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.8 mem=2134.5M
[02/10 09:32:03     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:2134.5M, EPOCH TIME: 1739190723.895671
[02/10 09:32:03     29s] Processing tracks to init pin-track alignment.
[02/10 09:32:03     29s] z: 2, totalTracks: 1
[02/10 09:32:03     29s] z: 4, totalTracks: 1
[02/10 09:32:03     29s] z: 6, totalTracks: 1
[02/10 09:32:03     29s] z: 8, totalTracks: 1
[02/10 09:32:03     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:03     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2134.5M, EPOCH TIME: 1739190723.897468
[02/10 09:32:03     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s]  Skipping Bad Lib Cell Checking (CMU) !
[02/10 09:32:03     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2134.5M, EPOCH TIME: 1739190723.910650
[02/10 09:32:03     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2134.5M, EPOCH TIME: 1739190723.910696
[02/10 09:32:03     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2134.5M, EPOCH TIME: 1739190723.910711
[02/10 09:32:03     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2134.5MB).
[02/10 09:32:03     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2134.5M, EPOCH TIME: 1739190723.910802
[02/10 09:32:03     29s] TotalInstCnt at PhyDesignMc Initialization: 1319
[02/10 09:32:03     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.8 mem=2134.5M
[02/10 09:32:03     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2134.5M, EPOCH TIME: 1739190723.911684
[02/10 09:32:03     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2134.5M, EPOCH TIME: 1739190723.913946
[02/10 09:32:03     29s] TotalInstCnt at PhyDesignMc Destruction: 1319
[02/10 09:32:03     29s] OPTC: m1 20.0 20.0
[02/10 09:32:03     29s] #optDebug: fT-E <X 2 0 0 1>
[02/10 09:32:03     29s] #optDebug: fT-E <X 2 0 0 1>
[02/10 09:32:03     29s] -congRepairInPostCTS false                 # bool, default=false, private
[02/10 09:32:03     29s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.2
[02/10 09:32:03     29s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.2
[02/10 09:32:03     29s] Begin: GigaOpt Route Type Constraints Refinement
[02/10 09:32:03     29s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:29.8/0:00:33.3 (0.9), [02/10 09:32:03     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22964.1
[02/10 09:32:03     29s] ### Creating RouteCongInterface, started
mem = 2134.5M
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] #optDebug: {0, 1.000}
[02/10 09:32:03     29s] ### Creating RouteCongInterface, finished
[02/10 09:32:03     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22964.1
[02/10 09:32:03     29s] Updated routing constraints on 0 nets.
[02/10 09:32:03     29s] Bottom Preferred Layer:
[02/10 09:32:03     29s]     None
[02/10 09:32:03     29s] Via Pillar Rule:
[02/10 09:32:03     29s]     None
[02/10 09:32:03     29s] Finished writing unified metrics of routing constraints.
[02/10 09:32:03     29s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.7), totSession cpu/real = 0:00:29.8/0:00:33.3 (0.9), mem = 2134.5M
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] =============================================================================================
[02/10 09:32:03     29s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.15-s110_1
[02/10 09:32:03     29s] =============================================================================================
[02/10 09:32:03     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:03     29s] ---------------------------------------------------------------------------------------------
[02/10 09:32:03     29s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  74.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:03     29s] [ MISC                   ]          0:00:00.0  (  26.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:03     29s] ---------------------------------------------------------------------------------------------
[02/10 09:32:03     29s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:03     29s] ---------------------------------------------------------------------------------------------
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] End: GigaOpt Route Type Constraints Refinement
[02/10 09:32:03     29s] *** Starting optimizing excluded clock nets MEM= 2134.5M) ***
[02/10 09:32:03     29s] *info: No excluded clock nets to be optimized.
[02/10 09:32:03     29s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2134.5M) ***
[02/10 09:32:03     29s] *** Starting optimizing excluded clock nets MEM= 2134.5M) ***
[02/10 09:32:03     29s] *info: No excluded clock nets to be optimized.
[02/10 09:32:03     29s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2134.5M) ***
[02/10 09:32:03     29s] Info: Done creating the CCOpt slew target map.
[02/10 09:32:03     29s] Begin: GigaOpt high fanout net optimization
[02/10 09:32:03     29s] GigaOpt HFN: use maxLocalDensity 1.2
[02/10 09:32:03     29s] GigaOpt HFN: use maxLocalDensity 1.2
[02/10 09:32:03     29s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/10 09:32:03     29s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/10 09:32:03     29s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:29.9/0:00:33.4 (0.9), mem = 2134.5M
[02/10 09:32:03     29s] Info: 1 net with fixed/cover wires excluded.
[02/10 09:32:03     29s] Info: 1 ideal net excluded from IPO operation.
[02/10 09:32:03     29s] Info: 1 clock net  excluded from IPO operation.
[02/10 09:32:03     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22964.2
[02/10 09:32:03     29s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/10 09:32:03     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:29.9 mem=2134.5M
[02/10 09:32:03     29s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/10 09:32:03     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:2134.5M, EPOCH TIME: 1739190723.959016
[02/10 09:32:03     29s] Processing tracks to init pin-track alignment.
[02/10 09:32:03     29s] z: 2, totalTracks: 1
[02/10 09:32:03     29s] z: 4, totalTracks: 1
[02/10 09:32:03     29s] z: 6, totalTracks: 1
[02/10 09:32:03     29s] z: 8, totalTracks: 1
[02/10 09:32:03     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:03     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2134.5M, EPOCH TIME: 1739190723.961149
[02/10 09:32:03     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s]  Skipping Bad Lib Cell Checking (CMU) !
[02/10 09:32:03     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2134.5M, EPOCH TIME: 1739190723.974265
[02/10 09:32:03     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2134.5M, EPOCH TIME: 1739190723.974314
[02/10 09:32:03     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2134.5M, EPOCH TIME: 1739190723.974332
[02/10 09:32:03     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2134.5MB).
[02/10 09:32:03     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2134.5M, EPOCH TIME: 1739190723.974437
[02/10 09:32:03     29s] TotalInstCnt at PhyDesignMc Initialization: 1319
[02/10 09:32:03     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:29.9 mem=2134.5M
[02/10 09:32:03     29s] ### Creating RouteCongInterface, started
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/10 09:32:03     29s] 
[02/10 09:32:03     29s] #optDebug: {0, 1.000}
[02/10 09:32:03     29s] ### Creating RouteCongInterface, finished
[02/10 09:32:03     29s] {MG  {8 0 4.9 0.12015}  {10 0 16.7 0.402042} }
[02/10 09:32:03     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.9 mem=2134.5M
[02/10 09:32:03     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.9 mem=2134.5M
[02/10 09:32:04     29s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/10 09:32:04     29s] Total-nets :: 1632, Stn-nets :: 0, ratio :: 0 %, Total-len 18819.3, Stn-len 0
[02/10 09:32:04     29s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2172.6M, EPOCH TIME: 1739190724.042141
[02/10 09:32:04     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:04     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:04     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:04     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:04     29s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2129.6M, EPOCH TIME: 1739190724.044549
[02/10 09:32:04     29s] TotalInstCnt at PhyDesignMc Destruction: 1319
[02/10 09:32:04     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22964.2
[02/10 09:32:04     29s] 
[02/10 09:32:04     29s] =============================================================================================
[02/10 09:32:04     29s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.15-s110_1
[02/10 09:32:04     29s] =============================================================================================
[02/10 09:32:04     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:04     29s] ---------------------------------------------------------------------------------------------
[02/10 09:32:04     29s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:04     29s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  21.0 % )     0:00:00.0 /  0:00:00.0    1.1
[02/10 09:32:04     29s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:04     29s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:04     29s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:04     29s] [ MISC                   ]          0:00:00.1  (  75.7 % )     0:00:00.1 /  0:00:00.1    0.9
[02/10 09:32:04     29s] ---------------------------------------------------------------------------------------------
[02/10 09:32:04     29s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/10 09:32:04     29s] ---------------------------------------------------------------------------------------------
[02/10 09:32:04     29s] 
[02/10 09:32:04     29s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:29.9/0:00:33.4 (0.9), mem = 2129.6M
[02/10 09:32:04     29s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/10 09:32:04     29s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/10 09:32:04     29s] End: GigaOpt high fanout net optimization
[02/10 09:32:04     29s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/10 09:32:04     29s] Deleting Lib Analyzer.
[02/10 09:32:04     29s] Begin: GigaOpt DRV Optimization
[02/10 09:32:04     29s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/10 09:32:04     29s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/10 09:32:04     29s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:30.0/0:00:33.5 (0.9), mem = 2145.6M
[02/10 09:32:04     29s] Info: 1 net with fixed/cover wires excluded.
[02/10 09:32:04     29s] Info: 1 ideal net excluded from IPO operation.
[02/10 09:32:04     29s] Info: 1 clock net  excluded from IPO operation.
[02/10 09:32:04     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22964.3
[02/10 09:32:04     29s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/10 09:32:04     29s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.0 mem=2145.6M
[02/10 09:32:04     29s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/10 09:32:04     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:2145.6M, EPOCH TIME: 1739190724.064122
[02/10 09:32:04     29s] Processing tracks to init pin-track alignment.
[02/10 09:32:04     29s] z: 2, totalTracks: 1
[02/10 09:32:04     29s] z: 4, totalTracks: 1
[02/10 09:32:04     29s] z: 6, totalTracks: 1
[02/10 09:32:04     29s] z: 8, totalTracks: 1
[02/10 09:32:04     29s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:04     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2145.6M, EPOCH TIME: 1739190724.066122
[02/10 09:32:04     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:04     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:04     29s] 
[02/10 09:32:04     29s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:04     29s] 
[02/10 09:32:04     29s]  Skipping Bad Lib Cell Checking (CMU) !
[02/10 09:32:04     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2145.6M, EPOCH TIME: 1739190724.079239
[02/10 09:32:04     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2145.6M, EPOCH TIME: 1739190724.079275
[02/10 09:32:04     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2145.6M, EPOCH TIME: 1739190724.079291
[02/10 09:32:04     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2145.6MB).
[02/10 09:32:04     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2145.6M, EPOCH TIME: 1739190724.079399
[02/10 09:32:04     29s] TotalInstCnt at PhyDesignMc Initialization: 1319
[02/10 09:32:04     29s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.0 mem=2145.6M
[02/10 09:32:04     29s] ### Creating RouteCongInterface, started
[02/10 09:32:04     29s] 
[02/10 09:32:04     29s] Creating Lib Analyzer ...
[02/10 09:32:04     29s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/10 09:32:04     29s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/10 09:32:04     29s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/10 09:32:04     29s] 
[02/10 09:32:04     29s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:32:04     30s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:30.3 mem=2145.6M
[02/10 09:32:04     30s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:30.3 mem=2145.6M
[02/10 09:32:04     30s] Creating Lib Analyzer, finished. 
[02/10 09:32:04     30s] 
[02/10 09:32:04     30s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/10 09:32:04     30s] 
[02/10 09:32:04     30s] #optDebug: {0, 1.000}
[02/10 09:32:04     30s] ### Creating RouteCongInterface, finished
[02/10 09:32:04     30s] {MG  {8 0 4.9 0.12015}  {10 0 16.7 0.402042} }
[02/10 09:32:04     30s] ### Creating LA Mngr. totSessionCpu=0:00:30.3 mem=2145.6M
[02/10 09:32:04     30s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.3 mem=2145.6M
[02/10 09:32:04     30s] [GPS-DRV] Optimizer parameters ============================= 
[02/10 09:32:04     30s] [GPS-DRV] maxDensity (design): 0.95
[02/10 09:32:04     30s] [GPS-DRV] maxLocalDensity: 0.98
[02/10 09:32:04     30s] [GPS-DRV] All active and enabled setup views
[02/10 09:32:04     30s] [GPS-DRV]     analysis_normal_slow_max
[02/10 09:32:04     30s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/10 09:32:04     30s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/10 09:32:04     30s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/10 09:32:04     30s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/10 09:32:04     30s] [GPS-DRV] timing-driven DRV settings
[02/10 09:32:04     30s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/10 09:32:04     30s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2202.8M, EPOCH TIME: 1739190724.455732
[02/10 09:32:04     30s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2202.8M, EPOCH TIME: 1739190724.455785
[02/10 09:32:04     30s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/10 09:32:04     30s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/10 09:32:04     30s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/10 09:32:04     30s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/10 09:32:04     30s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/10 09:32:04     30s] Info: violation cost 750.349792 (cap = 0.000000, tran = 750.349792, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/10 09:32:04     30s] |    99|   914|    -0.97|     0|     0|     0.00|     0|     0|     0|     0|    88.00|     0.00|       0|       0|       0| 67.38%|          |         |
[02/10 09:32:05     30s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/10 09:32:05     30s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    87.82|     0.00|      80|       5|       2| 71.81%| 0:00:01.0|  2267.1M|
[02/10 09:32:05     31s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] ###############################################################################
[02/10 09:32:05     31s] #
[02/10 09:32:05     31s] #  Large fanout net report:  
[02/10 09:32:05     31s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/10 09:32:05     31s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    87.82|     0.00|       0|       0|       0| 71.81%| 0:00:00.0|  2267.1M|
[02/10 09:32:05     31s] #     - current density: 71.81
[02/10 09:32:05     31s] #
[02/10 09:32:05     31s] #  List of high fanout nets:
[02/10 09:32:05     31s] #
[02/10 09:32:05     31s] ###############################################################################
[02/10 09:32:05     31s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/10 09:32:05     31s] Finished writing unified metrics of routing constraints.
[02/10 09:32:05     31s] Bottom Preferred Layer:
[02/10 09:32:05     31s]     None
[02/10 09:32:05     31s] Via Pillar Rule:
[02/10 09:32:05     31s]     None
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] =======================================================================
[02/10 09:32:05     31s]                 Reasons for remaining drv violations
[02/10 09:32:05     31s] =======================================================================
[02/10 09:32:05     31s] *info: Total 65 net(s) have violations which can't be fixed by DRV optimization.
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] MultiBuffering failure reasons
[02/10 09:32:05     31s] ------------------------------------------------
[02/10 09:32:05     31s] *info:    65 net(s): Could not be fixed because the gain is not enough.
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2267.1M) ***
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2267.1M, EPOCH TIME: 1739190725.325005
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1404).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2252.1M, EPOCH TIME: 1739190725.327555
[02/10 09:32:05     31s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2252.1M, EPOCH TIME: 1739190725.327631
[02/10 09:32:05     31s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2252.1M, EPOCH TIME: 1739190725.327655
[02/10 09:32:05     31s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2252.1M, EPOCH TIME: 1739190725.329453
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:05     31s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2252.1M, EPOCH TIME: 1739190725.342553
[02/10 09:32:05     31s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2252.1M, EPOCH TIME: 1739190725.342606
[02/10 09:32:05     31s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1739190725.342622
[02/10 09:32:05     31s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2252.1M, EPOCH TIME: 1739190725.342706
[02/10 09:32:05     31s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1739190725.342741
[02/10 09:32:05     31s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:2252.1M, EPOCH TIME: 1739190725.342763
[02/10 09:32:05     31s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:2252.1M, EPOCH TIME: 1739190725.342775
[02/10 09:32:05     31s] TDRefine: refinePlace mode is spiral
[02/10 09:32:05     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22964.5
[02/10 09:32:05     31s] OPERPROF: Starting RefinePlace at level 1, MEM:2252.1M, EPOCH TIME: 1739190725.342798
[02/10 09:32:05     31s] *** Starting place_detail (0:00:31.2 mem=2252.1M) ***
[02/10 09:32:05     31s] Total net bbox length = 1.511e+04 (7.443e+03 7.670e+03) (ext = 4.543e+02)
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:05     31s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:32:05     31s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:05     31s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:05     31s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2252.1M, EPOCH TIME: 1739190725.344708
[02/10 09:32:05     31s] Starting refinePlace ...
[02/10 09:32:05     31s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:05     31s] One DDP V2 for no tweak run.
[02/10 09:32:05     31s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:05     31s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2252.1M, EPOCH TIME: 1739190725.346888
[02/10 09:32:05     31s] DDP initSite1 nrRow 41 nrJob 41
[02/10 09:32:05     31s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2252.1M, EPOCH TIME: 1739190725.346921
[02/10 09:32:05     31s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1739190725.346942
[02/10 09:32:05     31s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2252.1M, EPOCH TIME: 1739190725.346954
[02/10 09:32:05     31s] DDP markSite nrRow 41 nrJob 41
[02/10 09:32:05     31s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1739190725.346983
[02/10 09:32:05     31s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1739190725.346993
[02/10 09:32:05     31s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/10 09:32:05     31s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2252.1M, EPOCH TIME: 1739190725.347654
[02/10 09:32:05     31s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2252.1M, EPOCH TIME: 1739190725.347670
[02/10 09:32:05     31s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1739190725.347783
[02/10 09:32:05     31s] ** Cut row section cpu time 0:00:00.0.
[02/10 09:32:05     31s]  ** Cut row section real time 0:00:00.0.
[02/10 09:32:05     31s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1739190725.347801
[02/10 09:32:05     31s]   Spread Effort: high, standalone mode, useDDP on.
[02/10 09:32:05     31s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2252.1MB) @(0:00:31.2 - 0:00:31.2).
[02/10 09:32:05     31s] Move report: preRPlace moves 219 insts, mean move: 1.18 um, max move: 5.91 um 
[02/10 09:32:05     31s] 	Max move on inst (FE_OFC12_input_a_6): (74.60, 33.44) --> (70.40, 35.15)
[02/10 09:32:05     31s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4
[02/10 09:32:05     31s] wireLenOptFixPriorityInst 32 inst fixed
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/10 09:32:05     31s] Move report: legalization moves 27 insts, mean move: 5.52 um, max move: 12.84 um spiral
[02/10 09:32:05     31s] 	Max move on inst (FE_OFC77_input_b_3): (75.00, 45.41) --> (69.00, 52.25)
[02/10 09:32:05     31s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:32:05     31s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:32:05     31s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2255.1MB) @(0:00:31.2 - 0:00:31.3).
[02/10 09:32:05     31s] Move report: Detail placement moves 245 insts, mean move: 1.66 um, max move: 12.84 um 
[02/10 09:32:05     31s] 	Max move on inst (FE_OFC77_input_b_3): (75.00, 45.41) --> (69.00, 52.25)
[02/10 09:32:05     31s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2255.1MB
[02/10 09:32:05     31s] Statistics of distance of Instance movement in refine placement:
[02/10 09:32:05     31s]   maximum (X+Y) =        12.84 um
[02/10 09:32:05     31s]   inst (FE_OFC77_input_b_3) with max move: (75, 45.41) -> (69, 52.25)
[02/10 09:32:05     31s]   mean    (X+Y) =         1.66 um
[02/10 09:32:05     31s] Total instances moved : 245
[02/10 09:32:05     31s] Summary Report:
[02/10 09:32:05     31s] Instances move: 245 (out of 1404 movable)
[02/10 09:32:05     31s] Instances flipped: 0
[02/10 09:32:05     31s] Mean displacement: 1.66 um
[02/10 09:32:05     31s] Max displacement: 12.84 um (Instance: FE_OFC77_input_b_3) (75, 45.41) -> (69, 52.25)
[02/10 09:32:05     31s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[02/10 09:32:05     31s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.021, REAL:0.021, MEM:2255.1M, EPOCH TIME: 1739190725.365899
[02/10 09:32:05     31s] Total net bbox length = 1.531e+04 (7.467e+03 7.844e+03) (ext = 6.334e+02)
[02/10 09:32:05     31s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2255.1MB
[02/10 09:32:05     31s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2255.1MB) @(0:00:31.2 - 0:00:31.3).
[02/10 09:32:05     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22964.5
[02/10 09:32:05     31s] *** Finished place_detail (0:00:31.3 mem=2255.1M) ***
[02/10 09:32:05     31s] OPERPROF: Finished RefinePlace at level 1, CPU:0.023, REAL:0.023, MEM:2255.1M, EPOCH TIME: 1739190725.366194
[02/10 09:32:05     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2255.1M, EPOCH TIME: 1739190725.368774
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1404).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:2252.1M, EPOCH TIME: 1739190725.371299
[02/10 09:32:05     31s] *** maximum move = 12.84 um ***
[02/10 09:32:05     31s] *** Finished re-routing un-routed nets (2252.1M) ***
[02/10 09:32:05     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:2252.1M, EPOCH TIME: 1739190725.377832
[02/10 09:32:05     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2252.1M, EPOCH TIME: 1739190725.380897
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:05     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2252.1M, EPOCH TIME: 1739190725.394337
[02/10 09:32:05     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2252.1M, EPOCH TIME: 1739190725.394399
[02/10 09:32:05     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1739190725.394416
[02/10 09:32:05     31s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2252.1M, EPOCH TIME: 1739190725.394507
[02/10 09:32:05     31s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1739190725.394552
[02/10 09:32:05     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:2252.1M, EPOCH TIME: 1739190725.394576
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2252.1M) ***
[02/10 09:32:05     31s] Total-nets :: 1717, Stn-nets :: 167, ratio :: 9.72627 %, Total-len 18673.3, Stn-len 4355.99
[02/10 09:32:05     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2233.1M, EPOCH TIME: 1739190725.403221
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2169.1M, EPOCH TIME: 1739190725.405713
[02/10 09:32:05     31s] TotalInstCnt at PhyDesignMc Destruction: 1404
[02/10 09:32:05     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22964.3
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] =============================================================================================
[02/10 09:32:05     31s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.15-s110_1
[02/10 09:32:05     31s] =============================================================================================
[02/10 09:32:05     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:05     31s] ---------------------------------------------------------------------------------------------
[02/10 09:32:05     31s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:31.3/0:00:34.8 (0.9), mem = 2169.1M
[02/10 09:32:05     31s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  23.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/10 09:32:05     31s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[02/10 09:32:05     31s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/10 09:32:05     31s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/10 09:32:05     31s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:00.8    1.0
[02/10 09:32:05     31s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] [ OptEval                ]      3   0:00:00.7  (  51.9 % )     0:00:00.7 /  0:00:00.7    1.0
[02/10 09:32:05     31s] [ OptCommit              ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[02/10 09:32:05     31s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/10 09:32:05     31s] [ IncrDelayCalc          ]     32   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/10 09:32:05     31s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] [ RefinePlace            ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/10 09:32:05     31s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/10 09:32:05     31s] [ MISC                   ]          0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.1
[02/10 09:32:05     31s] ---------------------------------------------------------------------------------------------
[02/10 09:32:05     31s]  DrvOpt #2 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/10 09:32:05     31s] ---------------------------------------------------------------------------------------------
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] End: GigaOpt DRV Optimization
[02/10 09:32:05     31s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/10 09:32:05     31s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/10 09:32:05     31s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1861.4M, totSessionCpu=0:00:31 **
[02/10 09:32:05     31s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/10 09:32:05     31s] Deleting Lib Analyzer.
[02/10 09:32:05     31s] Begin: GigaOpt Global Optimization
[02/10 09:32:05     31s] *info: use new DP (enabled)
[02/10 09:32:05     31s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/10 09:32:05     31s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/10 09:32:05     31s] Info: 1 net with fixed/cover wires excluded.
[02/10 09:32:05     31s] Info: 1 ideal net excluded from IPO operation.
[02/10 09:32:05     31s] Info: 1 clock net  excluded from IPO operation.
[02/10 09:32:05     31s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:31.3/0:00:34.8 (0.9), mem = 2169.1M
[02/10 09:32:05     31s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22964.4
[02/10 09:32:05     31s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/10 09:32:05     31s] ### Creating PhyDesignMc. totSessionCpu=0:00:31.3 mem=2169.1M
[02/10 09:32:05     31s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/10 09:32:05     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:2169.1M, EPOCH TIME: 1739190725.413244
[02/10 09:32:05     31s] Processing tracks to init pin-track alignment.
[02/10 09:32:05     31s] z: 2, totalTracks: 1
[02/10 09:32:05     31s] z: 4, totalTracks: 1
[02/10 09:32:05     31s] z: 6, totalTracks: 1
[02/10 09:32:05     31s] z: 8, totalTracks: 1
[02/10 09:32:05     31s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:05     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2169.1M, EPOCH TIME: 1739190725.415228
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s]  Skipping Bad Lib Cell Checking (CMU) !
[02/10 09:32:05     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2169.1M, EPOCH TIME: 1739190725.428482
[02/10 09:32:05     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2169.1M, EPOCH TIME: 1739190725.428542
[02/10 09:32:05     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2169.1M, EPOCH TIME: 1739190725.428558
[02/10 09:32:05     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2169.1MB).
[02/10 09:32:05     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2169.1M, EPOCH TIME: 1739190725.428662
[02/10 09:32:05     31s] TotalInstCnt at PhyDesignMc Initialization: 1404
[02/10 09:32:05     31s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.3 mem=2169.1M
[02/10 09:32:05     31s] ### Creating RouteCongInterface, started
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] Creating Lib Analyzer ...
[02/10 09:32:05     31s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/10 09:32:05     31s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/10 09:32:05     31s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:32:05     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.6 mem=2169.1M
[02/10 09:32:05     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.6 mem=2169.1M
[02/10 09:32:05     31s] Creating Lib Analyzer, finished. 
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] #optDebug: {0, 1.000}
[02/10 09:32:05     31s] ### Creating RouteCongInterface, finished
[02/10 09:32:05     31s] {MG  {8 0 4.9 0.12015}  {10 0 16.7 0.402042} }
[02/10 09:32:05     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.6 mem=2169.1M
[02/10 09:32:05     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.6 mem=2169.1M
[02/10 09:32:05     31s] *info: 1 clock net excluded
[02/10 09:32:05     31s] *info: 1 ideal net excluded from IPO operation.
[02/10 09:32:05     31s] *info: 1 net with fixed/cover wires excluded.
[02/10 09:32:05     31s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2227.3M, EPOCH TIME: 1739190725.821083
[02/10 09:32:05     31s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2227.3M, EPOCH TIME: 1739190725.821151
[02/10 09:32:05     31s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/10 09:32:05     31s] +--------+--------+---------+------------+--------+------------------------+---------+-------------------+
[02/10 09:32:05     31s] |  WNS   |  TNS   | Density |    Real    |  Mem   |       Worst View       |Pathgroup|     End Point     |
[02/10 09:32:05     31s] +--------+--------+---------+------------+--------+------------------------+---------+-------------------+
[02/10 09:32:05     31s] |   0.000|   0.000|   71.81%|   0:00:00.0| 2228.3M|analysis_normal_slow_max|       NA| NA                |
[02/10 09:32:05     31s] +--------+--------+---------+------------+--------+------------------------+---------+-------------------+
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2228.3M) ***
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2228.3M) ***
[02/10 09:32:05     31s] Finished writing unified metrics of routing constraints.
[02/10 09:32:05     31s] Bottom Preferred Layer:
[02/10 09:32:05     31s]     None
[02/10 09:32:05     31s] Via Pillar Rule:
[02/10 09:32:05     31s]     None
[02/10 09:32:05     31s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/10 09:32:05     31s] Total-nets :: 1717, Stn-nets :: 167, ratio :: 9.72627 %, Total-len 18673.3, Stn-len 4355.99
[02/10 09:32:05     31s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2209.2M, EPOCH TIME: 1739190725.871196
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1404).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2169.2M, EPOCH TIME: 1739190725.873757
[02/10 09:32:05     31s] TotalInstCnt at PhyDesignMc Destruction: 1404
[02/10 09:32:05     31s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22964.4
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] =============================================================================================
[02/10 09:32:05     31s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.15-s110_1
[02/10 09:32:05     31s] =============================================================================================
[02/10 09:32:05     31s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:05     31s] ---------------------------------------------------------------------------------------------
[02/10 09:32:05     31s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  64.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/10 09:32:05     31s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.6
[02/10 09:32:05     31s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/10 09:32:05     31s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:05     31s] [ TransformInit          ]      1   0:00:00.1  (  16.6 % )     0:00:00.1 /  0:00:00.1    0.9
[02/10 09:32:05     31s] [ MISC                   ]          0:00:00.1  (  13.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/10 09:32:05     31s] ---------------------------------------------------------------------------------------------
[02/10 09:32:05     31s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:31.8/0:00:35.3 (0.9), mem = 2169.2M
[02/10 09:32:05     31s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/10 09:32:05     31s] ---------------------------------------------------------------------------------------------
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] End: GigaOpt Global Optimization
[02/10 09:32:05     31s] *** Timing Is met
[02/10 09:32:05     31s] *** Check timing (0:00:00.0)
[02/10 09:32:05     31s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/10 09:32:05     31s] Deleting Lib Analyzer.
[02/10 09:32:05     31s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/10 09:32:05     31s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/10 09:32:05     31s] Info: 1 net with fixed/cover wires excluded.
[02/10 09:32:05     31s] Info: 1 ideal net excluded from IPO operation.
[02/10 09:32:05     31s] Info: 1 clock net  excluded from IPO operation.
[02/10 09:32:05     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.8 mem=2169.2M
[02/10 09:32:05     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.8 mem=2169.2M
[02/10 09:32:05     31s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/10 09:32:05     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2169.2M, EPOCH TIME: 1739190725.883622
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:05     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2169.2M, EPOCH TIME: 1739190725.896815
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/10 09:32:05     31s] ### Creating PhyDesignMc. totSessionCpu=0:00:31.8 mem=2226.4M
[02/10 09:32:05     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:2226.4M, EPOCH TIME: 1739190725.898328
[02/10 09:32:05     31s] Processing tracks to init pin-track alignment.
[02/10 09:32:05     31s] z: 2, totalTracks: 1
[02/10 09:32:05     31s] z: 4, totalTracks: 1
[02/10 09:32:05     31s] z: 6, totalTracks: 1
[02/10 09:32:05     31s] z: 8, totalTracks: 1
[02/10 09:32:05     31s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:05     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2226.4M, EPOCH TIME: 1739190725.900231
[02/10 09:32:05     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s]  Skipping Bad Lib Cell Checking (CMU) !
[02/10 09:32:05     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2226.4M, EPOCH TIME: 1739190725.913197
[02/10 09:32:05     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2226.4M, EPOCH TIME: 1739190725.913232
[02/10 09:32:05     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2226.4M, EPOCH TIME: 1739190725.913247
[02/10 09:32:05     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2226.4MB).
[02/10 09:32:05     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2226.4M, EPOCH TIME: 1739190725.913342
[02/10 09:32:05     31s] TotalInstCnt at PhyDesignMc Initialization: 1404
[02/10 09:32:05     31s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:31.8 mem=2226.4M
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] Creating Lib Analyzer ...
[02/10 09:32:05     31s] Begin: Area Reclaim Optimization
[02/10 09:32:05     31s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:31.8/0:00:35.3 (0.9), mem = 2226.4M
[02/10 09:32:05     31s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/10 09:32:05     31s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/10 09:32:05     31s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/10 09:32:05     31s] 
[02/10 09:32:05     31s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:32:06     32s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:32.1 mem=2228.5M
[02/10 09:32:06     32s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:32.1 mem=2228.5M
[02/10 09:32:06     32s] Creating Lib Analyzer, finished. 
[02/10 09:32:06     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22964.5
[02/10 09:32:06     32s] ### Creating RouteCongInterface, started
[02/10 09:32:06     32s] 
[02/10 09:32:06     32s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/10 09:32:06     32s] 
[02/10 09:32:06     32s] #optDebug: {0, 1.000}
[02/10 09:32:06     32s] ### Creating RouteCongInterface, finished
[02/10 09:32:06     32s] {MG  {8 0 4.9 0.12015}  {10 0 16.7 0.402042} }
[02/10 09:32:06     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.1 mem=2228.5M
[02/10 09:32:06     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.1 mem=2228.5M
[02/10 09:32:06     32s] Usable buffer cells for single buffer setup transform:
[02/10 09:32:06     32s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[02/10 09:32:06     32s] Number of usable buffer cells above: 10
[02/10 09:32:06     32s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2228.5M, EPOCH TIME: 1739190726.269407
[02/10 09:32:06     32s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2228.5M, EPOCH TIME: 1739190726.269467
[02/10 09:32:06     32s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 71.81
[02/10 09:32:06     32s] +---------+---------+--------+--------+------------+--------+
[02/10 09:32:06     32s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/10 09:32:06     32s] +---------+---------+--------+--------+------------+--------+
[02/10 09:32:06     32s] |   71.81%|        -|   0.100|   0.000|   0:00:00.0| 2228.5M|
[02/10 09:32:06     32s] |   71.81%|        0|   0.100|   0.000|   0:00:00.0| 2229.5M|
[02/10 09:32:06     32s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/10 09:32:06     32s] |   71.81%|        0|   0.100|   0.000|   0:00:00.0| 2229.5M|
[02/10 09:32:06     32s] |   70.99%|       23|   0.100|   0.000|   0:00:00.0| 2255.1M|
[02/10 09:32:06     32s] |   69.35%|      117|   0.100|   0.000|   0:00:00.0| 2255.1M|
[02/10 09:32:06     32s] |   69.30%|        4|   0.100|   0.000|   0:00:00.0| 2255.1M|
[02/10 09:32:06     32s] |   69.30%|        0|   0.100|   0.000|   0:00:00.0[02/10 09:32:06     32s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
| 2255.1M|
[02/10 09:32:06     32s] |   69.30%|        0|   0.100|   0.000|   0:00:00.0| 2255.1M|
[02/10 09:32:06     32s] +---------+---------+--------+--------+------------+--------+
[02/10 09:32:06     32s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 69.30
[02/10 09:32:06     32s] 
[02/10 09:32:06     32s] ** Summary: Restruct = 0 Buffer Deletion = 23 Declone = 0 Resize = 121 **
[02/10 09:32:06     32s] --------------------------------------------------------------
[02/10 09:32:06     32s] |                                   | Total     | Sequential |
[02/10 09:32:06     32s] --------------------------------------------------------------
[02/10 09:32:06     32s] | Num insts resized                 |     118  |       0    |
[02/10 09:32:06     32s] | Num insts undone                  |       0  |       0    |
[02/10 09:32:06     32s] | Num insts Downsized               |     118  |       0    |
[02/10 09:32:06     32s] | Num insts Samesized               |       0  |       0    |
[02/10 09:32:06     32s] | Num insts Upsized                 |       0  |       0    |
[02/10 09:32:06     32s] | Num multiple commits+uncommits    |       3  |       -    |
[02/10 09:32:06     32s] --------------------------------------------------------------
[02/10 09:32:06     32s] Finished writing unified metrics of routing constraints.
[02/10 09:32:06     32s] Bottom Preferred Layer:
[02/10 09:32:06     32s]     None
[02/10 09:32:06     32s] Via Pillar Rule:
[02/10 09:32:06     32s]     None
[02/10 09:32:06     32s] 
[02/10 09:32:06     32s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/10 09:32:06     32s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[02/10 09:32:06     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22964.5
[02/10 09:32:06     32s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:32.7/0:00:36.3 (0.9), [02/10 09:32:06     32s] 
mem = 2255.1M
[02/10 09:32:06     32s] =============================================================================================
[02/10 09:32:06     32s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.15-s110_1
[02/10 09:32:06     32s] =============================================================================================
[02/10 09:32:06     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:06     32s] ---------------------------------------------------------------------------------------------
[02/10 09:32:06     32s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:06     32s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  32.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/10 09:32:06     32s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:06     32s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:06     32s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:06     32s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:06     32s] [ OptimizationStep       ]      1   0:00:00.0  (   1.1 % )     0:00:00.6 /  0:00:00.6    1.0
[02/10 09:32:06     32s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.4 % )     0:00:00.6 /  0:00:00.6    1.0
[02/10 09:32:06     32s] [ OptGetWeight           ]    325   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:06     32s] [ OptEval                ]    325   0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    0.9
[02/10 09:32:06     32s] [ OptCommit              ]    325   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/10 09:32:06     32s] [ PostCommitDelayUpdate  ]    325   0:00:00.0  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/10 09:32:06     32s] [ IncrDelayCalc          ]    117   0:00:00.3  (  31.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/10 09:32:06     32s] [ IncrTimingUpdate       ]     19   0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/10 09:32:06     32s] [ MISC                   ]          0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.0    1.0
[02/10 09:32:06     32s] ---------------------------------------------------------------------------------------------
[02/10 09:32:06     32s]  AreaOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/10 09:32:06     32s] ---------------------------------------------------------------------------------------------
[02/10 09:32:06     32s] 
[02/10 09:32:06     32s] Executing incremental physical updates
[02/10 09:32:06     32s] Executing incremental physical updates
[02/10 09:32:06     32s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2236.0M, EPOCH TIME: 1739190726.853309
[02/10 09:32:06     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1381).
[02/10 09:32:06     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:06     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:06     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:06     32s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2175.0M, EPOCH TIME: 1739190726.855994
[02/10 09:32:06     32s] TotalInstCnt at PhyDesignMc Destruction: 1381
[02/10 09:32:06     32s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2174.98M, totSessionCpu=0:00:33).
[02/10 09:32:06     32s] 
[02/10 09:32:06     32s] Active setup views:
[02/10 09:32:06     32s]  analysis_normal_slow_max
[02/10 09:32:06     32s]   Dominating endpoints: 0
[02/10 09:32:06     32s]   Dominating TNS: -0.000
[02/10 09:32:06     32s] 
[02/10 09:32:06     32s] Deleting Lib Analyzer.
[02/10 09:32:06     32s] **INFO: Flow update: Design timing is met.
[02/10 09:32:06     32s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/10 09:32:06     32s] **INFO: Flow update: Design timing is met.
[02/10 09:32:06     32s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[02/10 09:32:06     32s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[02/10 09:32:06     32s] Info: 1 net with fixed/cover wires excluded.
[02/10 09:32:06     32s] Info: 1 ideal net excluded from IPO operation.
[02/10 09:32:06     32s] Info: 1 clock net  excluded from IPO operation.
[02/10 09:32:06     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.8 mem=2169.1M
[02/10 09:32:06     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.8 mem=2169.1M
[02/10 09:32:06     32s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/10 09:32:06     32s] ### Creating PhyDesignMc. totSessionCpu=0:00:32.8 mem=2226.4M
[02/10 09:32:06     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2226.4M, EPOCH TIME: 1739190726.909050
[02/10 09:32:06     32s] Processing tracks to init pin-track alignment.
[02/10 09:32:06     32s] z: 2, totalTracks: 1
[02/10 09:32:06     32s] z: 4, totalTracks: 1
[02/10 09:32:06     32s] z: 6, totalTracks: 1
[02/10 09:32:06     32s] z: 8, totalTracks: 1
[02/10 09:32:06     32s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:06     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2226.4M, EPOCH TIME: 1739190726.911564
[02/10 09:32:06     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:06     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:06     32s] 
[02/10 09:32:06     32s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:06     32s] 
[02/10 09:32:06     32s]  Skipping Bad Lib Cell Checking (CMU) !
[02/10 09:32:06     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2226.4M, EPOCH TIME: 1739190726.924940
[02/10 09:32:06     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2226.4M, EPOCH TIME: 1739190726.924992
[02/10 09:32:06     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2226.4M, EPOCH TIME: 1739190726.925013
[02/10 09:32:06     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2226.4MB).
[02/10 09:32:06     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2226.4M, EPOCH TIME: 1739190726.925119
[02/10 09:32:06     32s] TotalInstCnt at PhyDesignMc Initialization: 1381
[02/10 09:32:06     32s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:32.8 mem=2226.4M
[02/10 09:32:06     32s] 
[02/10 09:32:06     32s] Creating Lib Analyzer ...
[02/10 09:32:06     32s] Begin: Area Reclaim Optimization
[02/10 09:32:06     32s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:32.8/0:00:36.3 (0.9), mem = 2226.4M
[02/10 09:32:06     32s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[02/10 09:32:06     32s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[02/10 09:32:06     32s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/10 09:32:06     32s] 
[02/10 09:32:06     32s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:32:07     33s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:33.1 mem=2232.4M
[02/10 09:32:07     33s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:33.1 mem=2232.4M
[02/10 09:32:07     33s] Creating Lib Analyzer, finished. 
[02/10 09:32:07     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22964.6
[02/10 09:32:07     33s] ### Creating RouteCongInterface, started
[02/10 09:32:07     33s] 
[02/10 09:32:07     33s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[02/10 09:32:07     33s] 
[02/10 09:32:07     33s] #optDebug: {0, 1.000}
[02/10 09:32:07     33s] ### Creating RouteCongInterface, finished
[02/10 09:32:07     33s] {MG  {8 0 4.9 0.12015}  {10 0 16.7 0.402042} }
[02/10 09:32:07     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.1 mem=2232.4M
[02/10 09:32:07     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.1 mem=2232.4M
[02/10 09:32:07     33s] Usable buffer cells for single buffer setup transform:
[02/10 09:32:07     33s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[02/10 09:32:07     33s] Number of usable buffer cells above: 10
[02/10 09:32:07     33s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2232.4M, EPOCH TIME: 1739190727.286372
[02/10 09:32:07     33s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2232.4M, EPOCH TIME: 1739190727.286431
[02/10 09:32:07     33s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.30
[02/10 09:32:07     33s] +---------+---------+--------+--------+------------+--------+
[02/10 09:32:07     33s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/10 09:32:07     33s] +---------+---------+--------+--------+------------+--------+
[02/10 09:32:07     33s] |   69.30%|        -|   0.000|   0.000|   0:00:00.0| 2232.4M|
[02/10 09:32:07     33s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/10 09:32:07     33s] |   69.11%|       14|   0.000|   0.000|   0:00:00.0| 2266.1M|
[02/10 09:32:07     33s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/10 09:32:07     33s] +---------+---------+--------+--------+------------+--------+
[02/10 09:32:07     33s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.11
[02/10 09:32:07     33s] 
[02/10 09:32:07     33s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/10 09:32:07     33s] --------------------------------------------------------------
[02/10 09:32:07     33s] |                                   | Total     | Sequential |
[02/10 09:32:07     33s] --------------------------------------------------------------
[02/10 09:32:07     33s] | Num insts resized                 |       0  |       0    |
[02/10 09:32:07     33s] | Num insts undone                  |       0  |       0    |
[02/10 09:32:07     33s] | Num insts Downsized               |       0  |       0    |
[02/10 09:32:07     33s] | Num insts Samesized               |       0  |       0    |
[02/10 09:32:07     33s] | Num insts Upsized                 |       0  |       0    |
[02/10 09:32:07     33s] | Num multiple commits+uncommits    |       0  |       -    |
[02/10 09:32:07     33s] --------------------------------------------------------------
[02/10 09:32:07     33s] Bottom Preferred Layer:
[02/10 09:32:07     33s]     None
[02/10 09:32:07     33s] Via Pillar Rule:
[02/10 09:32:07     33s]     None
[02/10 09:32:07     33s] Finished writing unified metrics of routing constraints.
[02/10 09:32:07     33s] 
[02/10 09:32:07     33s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/10 09:32:07     33s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[02/10 09:32:07     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22964.6
[02/10 09:32:07     33s] *** AreaOpt #2 [finish] (ccopt_design #1) : [02/10 09:32:07     33s] 
[02/10 09:32:07     33s] =============================================================================================
[02/10 09:32:07     33s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.15-s110_1
cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:33.7/0:00:37.2 (0.9), mem = 2266.1M
[02/10 09:32:07     33s] =============================================================================================
[02/10 09:32:07     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:07     33s] ---------------------------------------------------------------------------------------------
[02/10 09:32:07     33s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:07     33s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  34.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/10 09:32:07     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:07     33s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:07     33s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:07     33s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:07     33s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[02/10 09:32:07     33s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[02/10 09:32:07     33s] [ OptGetWeight           ]     62   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:07     33s] [ OptEval                ]     62   0:00:00.4  (  46.0 % )     0:00:00.4 /  0:00:00.4    0.9
[02/10 09:32:07     33s] [ OptCommit              ]     62   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:07     33s] [ PostCommitDelayUpdate  ]     62   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[02/10 09:32:07     33s] [ IncrDelayCalc          ]     31   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/10 09:32:07     33s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.9
[02/10 09:32:07     33s] [ MISC                   ]          0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/10 09:32:07     33s] ---------------------------------------------------------------------------------------------
[02/10 09:32:07     33s]  AreaOpt #2 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/10 09:32:07     33s] ---------------------------------------------------------------------------------------------
[02/10 09:32:07     33s] 
[02/10 09:32:07     33s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2247.0M, EPOCH TIME: 1739190727.830626
[02/10 09:32:07     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1384).
[02/10 09:32:07     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:07     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:07     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:07     33s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2180.0M, EPOCH TIME: 1739190727.833622
[02/10 09:32:07     33s] TotalInstCnt at PhyDesignMc Destruction: 1384
[02/10 09:32:07     33s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2179.97M, totSessionCpu=0:00:34).
[02/10 09:32:07     33s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/10 09:32:07     33s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/10 09:32:07     33s] Info: 1 net with fixed/cover wires excluded.
[02/10 09:32:07     33s] Info: 1 ideal net excluded from IPO operation.
[02/10 09:32:07     33s] Info: 1 clock net  excluded from IPO operation.
[02/10 09:32:07     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.7 mem=2180.0M
[02/10 09:32:07     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.7 mem=2180.0M
[02/10 09:32:07     33s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/10 09:32:07     33s] ### Creating PhyDesignMc. totSessionCpu=0:00:33.7 mem=2237.2M
[02/10 09:32:07     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:2237.2M, EPOCH TIME: 1739190727.841135
[02/10 09:32:07     33s] Processing tracks to init pin-track alignment.
[02/10 09:32:07     33s] z: 2, totalTracks: 1
[02/10 09:32:07     33s] z: 4, totalTracks: 1
[02/10 09:32:07     33s] z: 6, totalTracks: 1
[02/10 09:32:07     33s] z: 8, totalTracks: 1
[02/10 09:32:07     33s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:07     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2237.2M, EPOCH TIME: 1739190727.843664
[02/10 09:32:07     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:07     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:07     33s] 
[02/10 09:32:07     33s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:07     33s] 
[02/10 09:32:07     33s]  Skipping Bad Lib Cell Checking (CMU) !
[02/10 09:32:07     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2237.2M, EPOCH TIME: 1739190727.857396
[02/10 09:32:07     33s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2237.2M, EPOCH TIME: 1739190727.857445
[02/10 09:32:07     33s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2237.2M, EPOCH TIME: 1739190727.857461
[02/10 09:32:07     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2237.2MB).
[02/10 09:32:07     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2237.2M, EPOCH TIME: 1739190727.857562
[02/10 09:32:07     33s] TotalInstCnt at PhyDesignMc Initialization: 1384
[02/10 09:32:07     33s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:33.7 mem=2237.2M
[02/10 09:32:07     33s] Begin: Area Reclaim Optimization
[02/10 09:32:07     33s] *** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:33.7/0:00:37.3 (0.9), mem = 2237.2M
[02/10 09:32:07     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22964.7
[02/10 09:32:07     33s] ### Creating RouteCongInterface, started
[02/10 09:32:07     33s] 
[02/10 09:32:07     33s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/10 09:32:07     33s] 
[02/10 09:32:07     33s] #optDebug: {0, 1.000}
[02/10 09:32:07     33s] ### Creating RouteCongInterface, finished
[02/10 09:32:07     33s] {MG  {8 0 4.9 0.12015}  {10 0 16.7 0.402042} }
[02/10 09:32:07     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.7 mem=2237.2M
[02/10 09:32:07     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.7 mem=2237.2M
[02/10 09:32:07     33s] Usable buffer cells for single buffer setup transform:
[02/10 09:32:07     33s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[02/10 09:32:07     33s] Number of usable buffer cells above: 10
[02/10 09:32:07     33s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2237.2M, EPOCH TIME: 1739190727.915287
[02/10 09:32:07     33s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2237.2M, EPOCH TIME: 1739190727.915346
[02/10 09:32:07     33s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 69.11
[02/10 09:32:07     33s] +---------+---------+--------+--------+------------+--------+
[02/10 09:32:07     33s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/10 09:32:07     33s] +---------+---------+--------+--------+------------+--------+
[02/10 09:32:07     33s] |   69.11%|        -|   0.083|   0.000|   0:00:00.0| 2237.2M|
[02/10 09:32:07     33s] |   69.11%|        0|   0.083|   0.000|   0:00:00.0| 2237.2M|
[02/10 09:32:07     33s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/10 09:32:07     33s] |   69.11%|        0|   0.083|   0.000|   0:00:00.0| 2237.2M|
[02/10 09:32:07     33s] |   69.11%|        0|   0.083|   0.000|   0:00:00.0| 2237.2M|
[02/10 09:32:08     33s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[02/10 09:32:08     33s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[02/10 09:32:08     33s] |   69.11%|        0|   0.083|   0.000|   0:00:01.0| 2237.2M|
[02/10 09:32:08     33s] |   69.11%|        0|   0.083|   0.000|   0:00:00.0| 2237.2M|
[02/10 09:32:08     33s] +---------+---------+--------+--------+------------+--------+
[02/10 09:32:08     33s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 69.11
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/10 09:32:08     33s] --------------------------------------------------------------
[02/10 09:32:08     33s] |                                   | Total     | Sequential |
[02/10 09:32:08     33s] --------------------------------------------------------------
[02/10 09:32:08     33s] | Num insts resized                 |       0  |       0    |
[02/10 09:32:08     33s] | Num insts undone                  |       0  |       0    |
[02/10 09:32:08     33s] | Num insts Downsized               |       0  |       0    |
[02/10 09:32:08     33s] | Num insts Samesized               |       0  |       0    |
[02/10 09:32:08     33s] | Num insts Upsized                 |       0  |       0    |
[02/10 09:32:08     33s] | Num multiple commits+uncommits    |       0  |       -    |
[02/10 09:32:08     33s] --------------------------------------------------------------
[02/10 09:32:08     33s] Finished writing unified metrics of routing constraints.
[02/10 09:32:08     33s] Bottom Preferred Layer:
[02/10 09:32:08     33s]     None
[02/10 09:32:08     33s] Via Pillar Rule:
[02/10 09:32:08     33s]     None
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/10 09:32:08     33s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
[02/10 09:32:08     33s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2237.2M, EPOCH TIME: 1739190728.022717
[02/10 09:32:08     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1384).
[02/10 09:32:08     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2237.2M, EPOCH TIME: 1739190728.025248
[02/10 09:32:08     33s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2237.2M, EPOCH TIME: 1739190728.025924
[02/10 09:32:08     33s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2237.2M, EPOCH TIME: 1739190728.025975
[02/10 09:32:08     33s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2237.2M, EPOCH TIME: 1739190728.028304
[02/10 09:32:08     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:08     33s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2237.2M, EPOCH TIME: 1739190728.041487
[02/10 09:32:08     33s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2237.2M, EPOCH TIME: 1739190728.041538
[02/10 09:32:08     33s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2237.2M, EPOCH TIME: 1739190728.041555
[02/10 09:32:08     33s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2237.2M, EPOCH TIME: 1739190728.041647
[02/10 09:32:08     33s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2237.2M, EPOCH TIME: 1739190728.041688
[02/10 09:32:08     33s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.016, REAL:0.016, MEM:2237.2M, EPOCH TIME: 1739190728.041712
[02/10 09:32:08     33s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.016, REAL:0.016, MEM:2237.2M, EPOCH TIME: 1739190728.041724
[02/10 09:32:08     33s] TDRefine: refinePlace mode is spiral
[02/10 09:32:08     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22964.6
[02/10 09:32:08     33s] OPERPROF: Starting RefinePlace at level 1, MEM:2237.2M, EPOCH TIME: 1739190728.041747
[02/10 09:32:08     33s] *** Starting place_detail (0:00:33.9 mem=2237.2M) ***
[02/10 09:32:08     33s] Total net bbox length = 1.519e+04 (7.386e+03 7.799e+03) (ext = 5.739e+02)
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:08     33s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:32:08     33s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:08     33s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:08     33s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2237.2M, EPOCH TIME: 1739190728.043758
[02/10 09:32:08     33s] Starting refinePlace ...
[02/10 09:32:08     33s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:08     33s] One DDP V2 for no tweak run.
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/10 09:32:08     33s] Move report: legalization moves 19 insts, mean move: 1.26 um, max move: 4.11 um spiral
[02/10 09:32:08     33s] 	Max move on inst (FE_OFC60_input_b_5): (55.00, 71.06) --> (57.40, 69.35)
[02/10 09:32:08     33s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:32:08     33s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:32:08     33s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2241.3MB) @(0:00:33.9 - 0:00:33.9).
[02/10 09:32:08     33s] Move report: Detail placement moves 19 insts, mean move: 1.26 um, max move: 4.11 um 
[02/10 09:32:08     33s] 	Max move on inst (FE_OFC60_input_b_5): (55.00, 71.06) --> (57.40, 69.35)
[02/10 09:32:08     33s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2241.3MB
[02/10 09:32:08     33s] Statistics of distance of Instance movement in refine placement:
[02/10 09:32:08     33s]   maximum (X+Y) =         4.11 um
[02/10 09:32:08     33s]   inst (FE_OFC60_input_b_5) with max move: (55, 71.06) -> (57.4, 69.35)
[02/10 09:32:08     33s]   mean    (X+Y) =         1.26 um
[02/10 09:32:08     33s] Total instances moved : 19
[02/10 09:32:08     33s] Summary Report:
[02/10 09:32:08     33s] Instances move: 19 (out of 1384 movable)
[02/10 09:32:08     33s] Instances flipped: 0
[02/10 09:32:08     33s] Mean displacement: 1.26 um
[02/10 09:32:08     33s] Max displacement: 4.11 um (Instance: FE_OFC60_input_b_5) (55, 71.06) -> (57.4, 69.35)
[02/10 09:32:08     33s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[02/10 09:32:08     33s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.013, REAL:0.013, MEM:2241.3M, EPOCH TIME: 1739190728.056827
[02/10 09:32:08     33s] Total net bbox length = 1.519e+04 (7.392e+03 7.799e+03) (ext = 5.793e+02)
[02/10 09:32:08     33s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2241.3MB
[02/10 09:32:08     33s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2241.3MB) @(0:00:33.9 - 0:00:33.9).
[02/10 09:32:08     33s] *** Finished place_detail (0:00:33.9 mem=2241.3M) ***
[02/10 09:32:08     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22964.6
[02/10 09:32:08     33s] OPERPROF: Finished RefinePlace at level 1, CPU:0.015, REAL:0.015, MEM:2241.3M, EPOCH TIME: 1739190728.057120
[02/10 09:32:08     33s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2241.3M, EPOCH TIME: 1739190728.060007
[02/10 09:32:08     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1384).
[02/10 09:32:08     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2238.3M, EPOCH TIME: 1739190728.063003
[02/10 09:32:08     33s] *** maximum move = 4.11 um ***
[02/10 09:32:08     33s] *** Finished re-routing un-routed nets (2238.3M) ***
[02/10 09:32:08     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:2238.3M, EPOCH TIME: 1739190728.064033
[02/10 09:32:08     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2238.3M, EPOCH TIME: 1739190728.066047
[02/10 09:32:08     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:08     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2238.3M, EPOCH TIME: 1739190728.079237
[02/10 09:32:08     33s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2238.3M, EPOCH TIME: 1739190728.079291
[02/10 09:32:08     33s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2238.3M, EPOCH TIME: 1739190728.079308
[02/10 09:32:08     33s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2238.3M, EPOCH TIME: 1739190728.079403
[02/10 09:32:08     33s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2238.3M, EPOCH TIME: 1739190728.079441
[02/10 09:32:08     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2238.3M, EPOCH TIME: 1739190728.079465
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2238.3M) ***
[02/10 09:32:08     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22964.7
[02/10 09:32:08     33s] *** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:34.0/0:00:37.5 (0.9), mem = 2238.3M
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s] =============================================================================================
[02/10 09:32:08     33s]  Step TAT Report : AreaOpt #3 / ccopt_design #1                                 21.15-s110_1
[02/10 09:32:08     33s] =============================================================================================
[02/10 09:32:08     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:08     33s] ---------------------------------------------------------------------------------------------
[02/10 09:32:08     33s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     33s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     33s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     33s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     33s] [ OptimizationStep       ]      1   0:00:00.0  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/10 09:32:08     33s] [ OptSingleIteration     ]      5   0:00:00.0  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/10 09:32:08     33s] [ OptGetWeight           ]    186   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     33s] [ OptEval                ]    186   0:00:00.1  (  34.3 % )     0:00:00.1 /  0:00:00.1    0.9
[02/10 09:32:08     33s] [ OptCommit              ]    186   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     33s] [ PostCommitDelayUpdate  ]    186   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     33s] [ RefinePlace            ]      1   0:00:00.1  (  27.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/10 09:32:08     33s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     33s] [ MISC                   ]          0:00:00.1  (  23.5 % )     0:00:00.1 /  0:00:00.0    1.0
[02/10 09:32:08     33s] ---------------------------------------------------------------------------------------------
[02/10 09:32:08     33s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/10 09:32:08     33s] ---------------------------------------------------------------------------------------------
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2219.2M, EPOCH TIME: 1739190728.083857
[02/10 09:32:08     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2181.2M, EPOCH TIME: 1739190728.086219
[02/10 09:32:08     33s] TotalInstCnt at PhyDesignMc Destruction: 1384
[02/10 09:32:08     33s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2181.18M, totSessionCpu=0:00:34).
[02/10 09:32:08     33s] postCtsLateCongRepair #1 0
[02/10 09:32:08     33s] postCtsLateCongRepair #1 0
[02/10 09:32:08     33s] postCtsLateCongRepair #1 0
[02/10 09:32:08     33s] postCtsLateCongRepair #1 0
[02/10 09:32:08     33s] Starting local wire reclaim
[02/10 09:32:08     33s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2181.2M, EPOCH TIME: 1739190728.103365
[02/10 09:32:08     33s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2181.2M, EPOCH TIME: 1739190728.103438
[02/10 09:32:08     33s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2181.2M, EPOCH TIME: 1739190728.103462
[02/10 09:32:08     33s] Processing tracks to init pin-track alignment.
[02/10 09:32:08     33s] z: 2, totalTracks: 1
[02/10 09:32:08     33s] z: 4, totalTracks: 1
[02/10 09:32:08     33s] z: 6, totalTracks: 1
[02/10 09:32:08     33s] z: 8, totalTracks: 1
[02/10 09:32:08     33s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:08     33s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2181.2M, EPOCH TIME: 1739190728.105339
[02/10 09:32:08     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s]  Skipping Bad Lib Cell Checking (CMU) !
[02/10 09:32:08     33s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:2181.2M, EPOCH TIME: 1739190728.118626
[02/10 09:32:08     33s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2181.2M, EPOCH TIME: 1739190728.118676
[02/10 09:32:08     33s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2181.2M, EPOCH TIME: 1739190728.118695
[02/10 09:32:08     33s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2181.2MB).
[02/10 09:32:08     33s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.015, REAL:0.015, MEM:2181.2M, EPOCH TIME: 1739190728.118794
[02/10 09:32:08     33s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.015, REAL:0.015, MEM:2181.2M, EPOCH TIME: 1739190728.118805
[02/10 09:32:08     33s] TDRefine: refinePlace mode is spiral
[02/10 09:32:08     33s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22964.7
[02/10 09:32:08     33s] OPERPROF:   Starting RefinePlace at level 2, MEM:2181.2M, EPOCH TIME: 1739190728.118828
[02/10 09:32:08     33s] *** Starting place_detail (0:00:34.0 mem=2181.2M) ***
[02/10 09:32:08     33s] Total net bbox length = 1.519e+04 (7.392e+03 7.799e+03) (ext = 5.793e+02)
[02/10 09:32:08     33s] 
[02/10 09:32:08     33s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:08     33s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:08     33s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:08     33s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2181.2M, EPOCH TIME: 1739190728.120665
[02/10 09:32:08     33s] Starting refinePlace ...
[02/10 09:32:08     33s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:08     33s] One DDP V2 for no tweak run.
[02/10 09:32:08     33s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2181.2M, EPOCH TIME: 1739190728.121246
[02/10 09:32:08     34s] OPERPROF:         Starting spMPad at level 5, MEM:2181.2M, EPOCH TIME: 1739190728.122158
[02/10 09:32:08     34s] OPERPROF:           Starting spContextMPad at level 6, MEM:2181.2M, EPOCH TIME: 1739190728.122209
[02/10 09:32:08     34s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2181.2M, EPOCH TIME: 1739190728.122222
[02/10 09:32:08     34s] MP Top (1384): mp=1.050. U=0.691.
[02/10 09:32:08     34s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2181.2M, EPOCH TIME: 1739190728.122456
[02/10 09:32:08     34s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2181.2M, EPOCH TIME: 1739190728.122566
[02/10 09:32:08     34s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2181.2M, EPOCH TIME: 1739190728.122579
[02/10 09:32:08     34s] OPERPROF:             Starting InitSKP at level 7, MEM:2181.2M, EPOCH TIME: 1739190728.122687
[02/10 09:32:08     34s] no activity file in design. spp won't run.
[02/10 09:32:08     34s] no activity file in design. spp won't run.
[02/10 09:32:08     34s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[02/10 09:32:08     34s] SKP cleared!
[02/10 09:32:08     34s] OPERPROF:             Finished InitSKP at level 7, CPU:0.023, REAL:0.023, MEM:2181.2M, EPOCH TIME: 1739190728.145851
[02/10 09:32:08     34s] Init TDGP AAE failed.
[02/10 09:32:08     34s] **WARN: AAE based timing driven is off.
[02/10 09:32:08     34s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.023, REAL:0.023, MEM:2181.2M, EPOCH TIME: 1739190728.145894
[02/10 09:32:08     34s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.023, REAL:0.023, MEM:2181.2M, EPOCH TIME: 1739190728.145907
[02/10 09:32:08     34s] Build timing info failed.
[02/10 09:32:08     34s] AAE Timing clean up.
[02/10 09:32:08     34s] Tweakage: fix icg 1, fix clk 0.
[02/10 09:32:08     34s] Tweakage: density cost 1, scale 0.4.
[02/10 09:32:08     34s] Tweakage: activity cost 0, scale 1.0.
[02/10 09:32:08     34s] OPERPROF:         Starting CoreOperation at level 5, MEM:2181.2M, EPOCH TIME: 1739190728.145936
[02/10 09:32:08     34s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2181.2M, EPOCH TIME: 1739190728.146464
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 274 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 64 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 14 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 78 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 20 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 0 pairs.
[02/10 09:32:08     34s] Tweakage swap 1 pairs.
[02/10 09:32:08     34s] Tweakage move 0 insts.
[02/10 09:32:08     34s] Tweakage move 0 insts.
[02/10 09:32:08     34s] Tweakage move 0 insts.
[02/10 09:32:08     34s] Tweakage move 104 insts.
[02/10 09:32:08     34s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.189, REAL:0.190, MEM:2181.2M, EPOCH TIME: 1739190728.336222
[02/10 09:32:08     34s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.190, REAL:0.190, MEM:2181.2M, EPOCH TIME: 1739190728.336314
[02/10 09:32:08     34s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.215, REAL:0.215, MEM:2181.2M, EPOCH TIME: 1739190728.336420
[02/10 09:32:08     34s] Move report: Congestion aware Tweak moves 572 insts, mean move: 2.65 um, max move: 26.33 um 
[02/10 09:32:08     34s] 	Max move on inst (FE_OFC10_input_a_10): (53.40, 36.86) --> (74.60, 31.73)
[02/10 09:32:08     34s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:00.0, mem=2181.2mb) @(0:00:34.0 - 0:00:34.2).
[02/10 09:32:08     34s] 
[02/10 09:32:08     34s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/10 09:32:08     34s] Move report: legalization moves 3 insts, mean move: 1.34 um, max move: 1.71 um spiral
[02/10 09:32:08     34s] 	Max move on inst (FE_OFC84_n_43): (52.00, 40.28) --> (52.00, 38.57)
[02/10 09:32:08     34s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:32:08     34s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:32:08     34s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2184.2MB) @(0:00:34.2 - 0:00:34.2).
[02/10 09:32:08     34s] Move report: Detail placement moves 572 insts, mean move: 2.65 um, max move: 26.33 um 
[02/10 09:32:08     34s] 	Max move on inst (FE_OFC10_input_a_10): (53.40, 36.86) --> (74.60, 31.73)
[02/10 09:32:08     34s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2184.2MB
[02/10 09:32:08     34s] Statistics of distance of Instance movement in refine placement:
[02/10 09:32:08     34s]   maximum (X+Y) =        26.33 um
[02/10 09:32:08     34s]   inst (FE_OFC10_input_a_10) with max move: (53.4, 36.86) -> (74.6, 31.73)
[02/10 09:32:08     34s]   mean    (X+Y) =         2.65 um
[02/10 09:32:08     34s] Summary Report:
[02/10 09:32:08     34s] Instances move: 572 (out of 1384 movable)
[02/10 09:32:08     34s] Total instances moved : 572
[02/10 09:32:08     34s] Instances flipped: 0
[02/10 09:32:08     34s] Mean displacement: 2.65 um
[02/10 09:32:08     34s] Max displacement: 26.33 um (Instance: FE_OFC10_input_a_10) (53.4, 36.86) -> (74.6, 31.73)
[02/10 09:32:08     34s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
[02/10 09:32:08     34s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.230, REAL:0.230, MEM:2184.2M, EPOCH TIME: 1739190728.351071
[02/10 09:32:08     34s] Total net bbox length = 1.478e+04 (7.247e+03 7.537e+03) (ext = 6.051e+02)
[02/10 09:32:08     34s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2184.2MB
[02/10 09:32:08     34s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2184.2MB) @(0:00:34.0 - 0:00:34.2).
[02/10 09:32:08     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22964.7
[02/10 09:32:08     34s] *** Finished place_detail (0:00:34.2 mem=2184.2M) ***
[02/10 09:32:08     34s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.232, REAL:0.233, MEM:2184.2M, EPOCH TIME: 1739190728.351352
[02/10 09:32:08     34s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2184.2M, EPOCH TIME: 1739190728.351369
[02/10 09:32:08     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1384).
[02/10 09:32:08     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     34s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:2181.2M, EPOCH TIME: 1739190728.354049
[02/10 09:32:08     34s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.251, REAL:0.251, MEM:2181.2M, EPOCH TIME: 1739190728.354096
[02/10 09:32:08     34s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/10 09:32:08     34s] #################################################################################
[02/10 09:32:08     34s] # Design Stage: PreRoute
[02/10 09:32:08     34s] # Design Name: ieee754multiplier
[02/10 09:32:08     34s] # Design Mode: 45nm
[02/10 09:32:08     34s] # Analysis Mode: MMMC Non-OCV 
[02/10 09:32:08     34s] # Parasitics Mode: No SPEF/RCDB 
[02/10 09:32:08     34s] # Signoff Settings: SI Off 
[02/10 09:32:08     34s] #################################################################################
[02/10 09:32:08     34s] Calculate delays in BcWc mode...
[02/10 09:32:08     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 2173.2M, InitMEM = 2173.2M)
[02/10 09:32:08     34s] Start delay calculation (fullDC) (1 T). (MEM=2173.24)
[02/10 09:32:08     34s] End AAE Lib Interpolated Model. (MEM=2173.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:08     34s] Total number of fetched objects 1697
[02/10 09:32:08     34s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/10 09:32:08     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:08     34s] End delay calculation. (MEM=2181.67 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:32:08     34s] End delay calculation (fullDC). (MEM=2181.67 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:32:08     34s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2181.7M) ***
[02/10 09:32:08     34s] eGR doReRoute: optGuide
[02/10 09:32:08     34s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2181.7M, EPOCH TIME: 1739190728.653736
[02/10 09:32:08     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     34s] All LLGs are deleted
[02/10 09:32:08     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:08     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2181.7M, EPOCH TIME: 1739190728.653785
[02/10 09:32:08     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2181.7M, EPOCH TIME: 1739190728.653806
[02/10 09:32:08     34s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2134.7M, EPOCH TIME: 1739190728.653958
[02/10 09:32:08     34s] {MMLU 0 0 1697}
[02/10 09:32:08     34s] ### Creating LA Mngr. totSessionCpu=0:00:34.5 mem=2134.7M
[02/10 09:32:08     34s] ### Creating LA Mngr, finished. totSessionCpu=0:00:34.5 mem=2134.7M
[02/10 09:32:08     34s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2134.67 MB )
[02/10 09:32:08     34s] (I)      ==================== Layers =====================
[02/10 09:32:08     34s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:08     34s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/10 09:32:08     34s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:08     34s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/10 09:32:08     34s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/10 09:32:08     34s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/10 09:32:08     34s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/10 09:32:08     34s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/10 09:32:08     34s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/10 09:32:08     34s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/10 09:32:08     34s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/10 09:32:08     34s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/10 09:32:08     34s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/10 09:32:08     34s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/10 09:32:08     34s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/10 09:32:08     34s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/10 09:32:08     34s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/10 09:32:08     34s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/10 09:32:08     34s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/10 09:32:08     34s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/10 09:32:08     34s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/10 09:32:08     34s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/10 09:32:08     34s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/10 09:32:08     34s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/10 09:32:08     34s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/10 09:32:08     34s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:08     34s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/10 09:32:08     34s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/10 09:32:08     34s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/10 09:32:08     34s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/10 09:32:08     34s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/10 09:32:08     34s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/10 09:32:08     34s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/10 09:32:08     34s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/10 09:32:08     34s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/10 09:32:08     34s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/10 09:32:08     34s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/10 09:32:08     34s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/10 09:32:08     34s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/10 09:32:08     34s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/10 09:32:08     34s] (I)      +-----+----+---------+---------+--------+-------+
[02/10 09:32:08     34s] (I)      Started Import and model ( Curr Mem: 2134.67 MB )
[02/10 09:32:08     34s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:08     34s] (I)      == Non-default Options ==
[02/10 09:32:08     34s] (I)      Maximum routing layer                              : 11
[02/10 09:32:08     34s] (I)      Number of threads                                  : 1
[02/10 09:32:08     34s] (I)      Method to set GCell size                           : row
[02/10 09:32:08     34s] (I)      Counted 964 PG shapes. We will not process PG shapes layer by layer.
[02/10 09:32:08     34s] (I)      Use row-based GCell size
[02/10 09:32:08     34s] (I)      Use row-based GCell align
[02/10 09:32:08     34s] (I)      layer 0 area = 80000
[02/10 09:32:08     34s] (I)      layer 1 area = 80000
[02/10 09:32:08     34s] (I)      layer 2 area = 80000
[02/10 09:32:08     34s] (I)      layer 3 area = 80000
[02/10 09:32:08     34s] (I)      layer 4 area = 80000
[02/10 09:32:08     34s] (I)      layer 5 area = 80000
[02/10 09:32:08     34s] (I)      layer 6 area = 80000
[02/10 09:32:08     34s] (I)      layer 7 area = 80000
[02/10 09:32:08     34s] (I)      layer 8 area = 80000
[02/10 09:32:08     34s] (I)      layer 9 area = 400000
[02/10 09:32:08     34s] (I)      layer 10 area = 400000
[02/10 09:32:08     34s] (I)      GCell unit size   : 3420
[02/10 09:32:08     34s] (I)      GCell multiplier  : 1
[02/10 09:32:08     34s] (I)      GCell row height  : 3420
[02/10 09:32:08     34s] (I)      Actual row height : 3420
[02/10 09:32:08     34s] (I)      GCell align ref   : 5200 5320
[02/10 09:32:08     34s] [NR-eGR] Track table information for default rule: 
[02/10 09:32:08     34s] [NR-eGR] Metal1 has single uniform track structure
[02/10 09:32:08     34s] [NR-eGR] Metal2 has single uniform track structure
[02/10 09:32:08     34s] [NR-eGR] Metal3 has single uniform track structure
[02/10 09:32:08     34s] [NR-eGR] Metal4 has single uniform track structure
[02/10 09:32:08     34s] [NR-eGR] Metal5 has single uniform track structure
[02/10 09:32:08     34s] [NR-eGR] Metal6 has single uniform track structure
[02/10 09:32:08     34s] [NR-eGR] Metal7 has single uniform track structure
[02/10 09:32:08     34s] [NR-eGR] Metal8 has single uniform track structure
[02/10 09:32:08     34s] [NR-eGR] Metal9 has single uniform track structure
[02/10 09:32:08     34s] [NR-eGR] Metal10 has single uniform track structure
[02/10 09:32:08     34s] [NR-eGR] Metal11 has single uniform track structure
[02/10 09:32:08     34s] (I)      ================== Default via ===================
[02/10 09:32:08     34s] (I)      +----+------------------+------------------------+
[02/10 09:32:08     34s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[02/10 09:32:08     34s] (I)      +----+------------------+------------------------+
[02/10 09:32:08     34s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[02/10 09:32:08     34s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[02/10 09:32:08     34s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[02/10 09:32:08     34s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[02/10 09:32:08     34s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[02/10 09:32:08     34s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[02/10 09:32:08     34s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[02/10 09:32:08     34s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[02/10 09:32:08     34s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[02/10 09:32:08     34s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[02/10 09:32:08     34s] (I)      +----+------------------+------------------------+
[02/10 09:32:08     34s] [NR-eGR] Read 1562 PG shapes
[02/10 09:32:08     34s] [NR-eGR] Read 0 clock shapes
[02/10 09:32:08     34s] [NR-eGR] Read 0 other shapes
[02/10 09:32:08     34s] [NR-eGR] #Routing Blockages  : 0
[02/10 09:32:08     34s] [NR-eGR] #Instance Blockages : 0
[02/10 09:32:08     34s] [NR-eGR] #PG Blockages       : 1562
[02/10 09:32:08     34s] [NR-eGR] #Halo Blockages     : 0
[02/10 09:32:08     34s] [NR-eGR] #Boundary Blockages : 0
[02/10 09:32:08     34s] [NR-eGR] #Clock Blockages    : 0
[02/10 09:32:08     34s] [NR-eGR] #Other Blockages    : 0
[02/10 09:32:08     34s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/10 09:32:08     34s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 26
[02/10 09:32:08     34s] [NR-eGR] Read 1697 nets ( ignored 1 )
[02/10 09:32:08     34s] (I)      early_global_route_priority property id does not exist.
[02/10 09:32:08     34s] (I)      Read Num Blocks=1562  Num Prerouted Wires=26  Num CS=0
[02/10 09:32:08     34s] (I)      Layer 1 (V) : #blockages 168 : #preroutes 21
[02/10 09:32:08     34s] (I)      Layer 2 (H) : #blockages 168 : #preroutes 5
[02/10 09:32:08     34s] (I)      Layer 3 (V) : #blockages 168 : #preroutes 0
[02/10 09:32:08     34s] (I)      Layer 4 (H) : #blockages 168 : #preroutes 0
[02/10 09:32:08     34s] (I)      Layer 5 (V) : #blockages 168 : #preroutes 0
[02/10 09:32:08     34s] (I)      Layer 6 (H) : #blockages 168 : #preroutes 0
[02/10 09:32:08     34s] (I)      Layer 7 (V) : #blockages 168 : #preroutes 0
[02/10 09:32:08     34s] (I)      Layer 8 (H) : #blockages 168 : #preroutes 0
[02/10 09:32:08     34s] (I)      Layer 9 (V) : #blockages 162 : #preroutes 0
[02/10 09:32:08     34s] (I)      Layer 10 (H) : #blockages 56 : #preroutes 0
[02/10 09:32:08     34s] (I)      Number of ignored nets                =      1
[02/10 09:32:08     34s] (I)      Number of connected nets              =      0
[02/10 09:32:08     34s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[02/10 09:32:08     34s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/10 09:32:08     34s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/10 09:32:08     34s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/10 09:32:08     34s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/10 09:32:08     34s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/10 09:32:08     34s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/10 09:32:08     34s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/10 09:32:08     34s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/10 09:32:08     34s] (I)      Ndr track 0 does not exist
[02/10 09:32:08     34s] (I)      ---------------------Grid Graph Info--------------------
[02/10 09:32:08     34s] (I)      Routing area        : (0, 0) - (157200, 150860)
[02/10 09:32:08     34s] (I)      Core area           : (5200, 5320) - (152000, 145540)
[02/10 09:32:08     34s] (I)      Site width          :   400  (dbu)
[02/10 09:32:08     34s] (I)      Row height          :  3420  (dbu)
[02/10 09:32:08     34s] (I)      GCell row height    :  3420  (dbu)
[02/10 09:32:08     34s] (I)      GCell width         :  3420  (dbu)
[02/10 09:32:08     34s] (I)      GCell height        :  3420  (dbu)
[02/10 09:32:08     34s] (I)      Grid                :    46    44    11
[02/10 09:32:08     34s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/10 09:32:08     34s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/10 09:32:08     34s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/10 09:32:08     34s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/10 09:32:08     34s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/10 09:32:08     34s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/10 09:32:08     34s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/10 09:32:08     34s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[02/10 09:32:08     34s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/10 09:32:08     34s] (I)      Total num of tracks :   397   393   397   393   397   393   397   393   397   156   158
[02/10 09:32:08     34s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/10 09:32:08     34s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/10 09:32:08     34s] (I)      --------------------------------------------------------
[02/10 09:32:08     34s] 
[02/10 09:32:08     34s] [NR-eGR] ============ Routing rule table ============
[02/10 09:32:08     34s] [NR-eGR] Rule id: 0  Nets: 1696
[02/10 09:32:08     34s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/10 09:32:08     34s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/10 09:32:08     34s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/10 09:32:08     34s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:32:08     34s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/10 09:32:08     34s] [NR-eGR] ========================================
[02/10 09:32:08     34s] [NR-eGR] 
[02/10 09:32:08     34s] (I)      =============== Blocked Tracks ===============
[02/10 09:32:08     34s] (I)      +-------+---------+----------+---------------+
[02/10 09:32:08     34s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/10 09:32:08     34s] (I)      +-------+---------+----------+---------------+
[02/10 09:32:08     34s] (I)      |     1 |       0 |        0 |         0.00% |
[02/10 09:32:08     34s] (I)      |     2 |   17292 |      840 |         4.86% |
[02/10 09:32:08     34s] (I)      |     3 |   18262 |      210 |         1.15% |
[02/10 09:32:08     34s] (I)      |     4 |   17292 |      840 |         4.86% |
[02/10 09:32:08     34s] (I)      |     5 |   18262 |      210 |         1.15% |
[02/10 09:32:08     34s] (I)      |     6 |   17292 |      840 |         4.86% |
[02/10 09:32:08     34s] (I)      |     7 |   18262 |      210 |         1.15% |
[02/10 09:32:08     34s] (I)      |     8 |   17292 |      840 |         4.86% |
[02/10 09:32:08     34s] (I)      |     9 |   18262 |      420 |         2.30% |
[02/10 09:32:08     34s] (I)      |    10 |    6864 |     1789 |        26.06% |
[02/10 09:32:08     34s] (I)      |    11 |    7268 |      409 |         5.63% |
[02/10 09:32:08     34s] (I)      +-------+---------+----------+---------------+
[02/10 09:32:08     34s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2134.67 MB )
[02/10 09:32:08     34s] (I)      Reset routing kernel
[02/10 09:32:08     34s] (I)      Started Global Routing ( Curr Mem: 2134.67 MB )
[02/10 09:32:08     34s] (I)      totalPins=5482  totalGlobalPin=5230 (95.40%)
[02/10 09:32:08     34s] (I)      total 2D Cap : 152382 = (79107 H, 73275 V)
[02/10 09:32:08     34s] (I)      
[02/10 09:32:08     34s] (I)      ============  Phase 1a Route ============
[02/10 09:32:08     34s] [NR-eGR] Layer group 1: route 1696 net(s) in layer range [2, 11]
[02/10 09:32:08     34s] (I)      Usage: 10104 = (5060 H, 5044 V) = (6.40% H, 6.88% V) = (8.653e+03um H, 8.625e+03um V)
[02/10 09:32:08     34s] (I)      
[02/10 09:32:08     34s] (I)      ============  Phase 1b Route ============
[02/10 09:32:08     34s] (I)      Usage: 10104 = (5060 H, 5044 V) = (6.40% H, 6.88% V) = (8.653e+03um H, 8.625e+03um V)
[02/10 09:32:08     34s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.727784e+04um
[02/10 09:32:08     34s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/10 09:32:08     34s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/10 09:32:08     34s] (I)      
[02/10 09:32:08     34s] (I)      ============  Phase 1c Route ============
[02/10 09:32:08     34s] (I)      Usage: 10104 = (5060 H, 5044 V) = (6.40% H, 6.88% V) = (8.653e+03um H, 8.625e+03um V)
[02/10 09:32:08     34s] (I)      
[02/10 09:32:08     34s] (I)      ============  Phase 1d Route ============
[02/10 09:32:08     34s] (I)      Usage: 10104 = (5060 H, 5044 V) = (6.40% H, 6.88% V) = (8.653e+03um H, 8.625e+03um V)
[02/10 09:32:08     34s] (I)      
[02/10 09:32:08     34s] (I)      ============  Phase 1e Route ============
[02/10 09:32:08     34s] (I)      Usage: 10104 = (5060 H, 5044 V) = (6.40% H, 6.88% V) = (8.653e+03um H, 8.625e+03um V)
[02/10 09:32:08     34s] (I)      
[02/10 09:32:08     34s] (I)      ============  Phase 1l Route ============
[02/10 09:32:08     34s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.727784e+04um
[02/10 09:32:08     34s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/10 09:32:08     34s] (I)      Layer  2:      16672      5710         0           0       16912    ( 0.00%) 
[02/10 09:32:08     34s] (I)      Layer  3:      17729      4913         0           0       17820    ( 0.00%) 
[02/10 09:32:08     34s] (I)      Layer  4:      16672      1347         0           0       16912    ( 0.00%) 
[02/10 09:32:08     34s] (I)      Layer  5:      17729       321         0           0       17820    ( 0.00%) 
[02/10 09:32:08     34s] (I)      Layer  6:      16672         7         0           0       16912    ( 0.00%) 
[02/10 09:32:08     34s] (I)      Layer  7:      17729         6         0           0       17820    ( 0.00%) 
[02/10 09:32:08     34s] (I)      Layer  8:      16672         4         0           0       16912    ( 0.00%) 
[02/10 09:32:08     34s] (I)      Layer  9:      17655         5         0           0       17820    ( 0.00%) 
[02/10 09:32:08     34s] (I)      Layer 10:       4945         2         0         441        6324    ( 6.52%) 
[02/10 09:32:08     34s] (I)      Layer 11:       6705         4         0         324        6804    ( 4.55%) 
[02/10 09:32:08     34s] (I)      Total:        149180     12319         0         765      152051    ( 0.50%) 
[02/10 09:32:08     34s] (I)      
[02/10 09:32:08     34s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/10 09:32:08     34s] [NR-eGR]                        OverCon            
[02/10 09:32:08     34s] [NR-eGR]                         #Gcell     %Gcell
[02/10 09:32:08     34s] [NR-eGR]        Layer             (1-0)    OverCon
[02/10 09:32:08     34s] [NR-eGR] ----------------------------------------------
[02/10 09:32:08     34s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR] ----------------------------------------------
[02/10 09:32:08     34s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/10 09:32:08     34s] [NR-eGR] 
[02/10 09:32:08     34s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 2142.67 MB )
[02/10 09:32:08     34s] (I)      total 2D Cap : 152515 = (79153 H, 73362 V)
[02/10 09:32:08     34s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/10 09:32:08     34s] (I)      ============= Track Assignment ============
[02/10 09:32:08     34s] (I)      Started Track Assignment (1T) ( Curr Mem: 2142.67 MB )
[02/10 09:32:08     34s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/10 09:32:08     34s] (I)      Run Multi-thread track assignment
[02/10 09:32:08     34s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2142.67 MB )
[02/10 09:32:08     34s] (I)      Started Export ( Curr Mem: 2142.67 MB )
[02/10 09:32:08     34s] [NR-eGR]                  Length (um)   Vias 
[02/10 09:32:08     34s] [NR-eGR] ------------------------------------
[02/10 09:32:08     34s] [NR-eGR]  Metal1   (1H)             0   5417 
[02/10 09:32:08     34s] [NR-eGR]  Metal2   (2V)          7403   7501 
[02/10 09:32:08     34s] [NR-eGR]  Metal3   (3H)          8375    674 
[02/10 09:32:08     34s] [NR-eGR]  Metal4   (4V)          2261    136 
[02/10 09:32:08     34s] [NR-eGR]  Metal5   (5H)           571     11 
[02/10 09:32:08     34s] [NR-eGR]  Metal6   (6V)             5      9 
[02/10 09:32:08     34s] [NR-eGR]  Metal7   (7H)            17      9 
[02/10 09:32:08     34s] [NR-eGR]  Metal8   (8V)             2      5 
[02/10 09:32:08     34s] [NR-eGR]  Metal9   (9H)             1      2 
[02/10 09:32:08     34s] [NR-eGR]  Metal10  (10V)            2      2 
[02/10 09:32:08     34s] [NR-eGR]  Metal11  (11H)           12      0 
[02/10 09:32:08     34s] [NR-eGR] ------------------------------------
[02/10 09:32:08     34s] [NR-eGR]           Total        18650  13766 
[02/10 09:32:08     34s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:08     34s] [NR-eGR] Total half perimeter of net bounding box: 14784um
[02/10 09:32:08     34s] [NR-eGR] Total length: 18650um, number of vias: 13766
[02/10 09:32:08     34s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:08     34s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/10 09:32:08     34s] [NR-eGR] --------------------------------------------------------------------------
[02/10 09:32:08     34s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2133.16 MB )
[02/10 09:32:08     34s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.13 sec, Curr Mem: 2133.16 MB )
[02/10 09:32:08     34s] (I)      ==================================== Runtime Summary =====================================
[02/10 09:32:08     34s] (I)       Step                                         %      Start     Finish      Real       CPU 
[02/10 09:32:08     34s] (I)      ------------------------------------------------------------------------------------------
[02/10 09:32:08     34s] (I)       Early Global Route kernel              100.00%  19.41 sec  19.55 sec  0.13 sec  0.06 sec 
[02/10 09:32:08     34s] (I)       +-Import and model                      33.23%  19.42 sec  19.46 sec  0.04 sec  0.01 sec 
[02/10 09:32:08     34s] (I)       | +-Create place DB                      1.55%  19.42 sec  19.42 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | +-Import place data                  1.53%  19.42 sec  19.42 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Read instances and placement     0.46%  19.42 sec  19.42 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Read nets                        1.01%  19.42 sec  19.42 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | +-Create route DB                     26.84%  19.42 sec  19.45 sec  0.04 sec  0.01 sec 
[02/10 09:32:08     34s] (I)       | | +-Import route data (1T)            26.68%  19.42 sec  19.45 sec  0.04 sec  0.01 sec 
[02/10 09:32:08     34s] (I)       | | | +-Read blockages ( Layer 2-11 )    9.25%  19.44 sec  19.45 sec  0.01 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | | +-Read routing blockages         0.00%  19.44 sec  19.44 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | | +-Read instance blockages        0.20%  19.44 sec  19.44 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | | +-Read PG blockages              1.10%  19.44 sec  19.44 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | | +-Read clock blockages           0.80%  19.44 sec  19.44 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | | +-Read other blockages           0.81%  19.44 sec  19.44 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | | +-Read halo blockages            0.01%  19.44 sec  19.44 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | | +-Read boundary cut boxes        0.00%  19.44 sec  19.44 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Read blackboxes                  0.01%  19.45 sec  19.45 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Read prerouted                   0.31%  19.45 sec  19.45 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Read unlegalized nets            0.06%  19.45 sec  19.45 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Read nets                        0.26%  19.45 sec  19.45 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Set up via pillars               0.01%  19.45 sec  19.45 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Initialize 3D grid graph         0.02%  19.45 sec  19.45 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Model blockage capacity          0.55%  19.45 sec  19.45 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | | +-Initialize 3D capacity         0.50%  19.45 sec  19.45 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | +-Read aux data                        0.00%  19.45 sec  19.45 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | +-Others data preparation              0.03%  19.45 sec  19.45 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | +-Create route kernel                  4.63%  19.45 sec  19.46 sec  0.01 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       +-Global Routing                        39.79%  19.46 sec  19.51 sec  0.05 sec  0.01 sec 
[02/10 09:32:08     34s] (I)       | +-Initialization                       0.13%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | +-Net group 1                          8.48%  19.46 sec  19.47 sec  0.01 sec  0.01 sec 
[02/10 09:32:08     34s] (I)       | | +-Generate topology                  0.62%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | +-Phase 1a                           1.23%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Pattern routing (1T)             1.04%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Add via demand to 2D             0.12%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | +-Phase 1b                           0.02%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | +-Phase 1c                           0.00%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | +-Phase 1d                           0.00%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | +-Phase 1e                           0.03%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | | +-Route legalization               0.00%  19.46 sec  19.46 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | +-Phase 1l                           6.29%  19.46 sec  19.47 sec  0.01 sec  0.01 sec 
[02/10 09:32:08     34s] (I)       | | | +-Layer assignment (1T)            6.19%  19.46 sec  19.47 sec  0.01 sec  0.01 sec 
[02/10 09:32:08     34s] (I)       | +-Clean cong LA                        0.00%  19.47 sec  19.47 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       +-Export 3D cong map                     0.34%  19.51 sec  19.51 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | +-Export 2D cong map                   0.04%  19.51 sec  19.51 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       +-Extract Global 3D Wires                0.12%  19.51 sec  19.51 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       +-Track Assignment (1T)                  6.93%  19.51 sec  19.52 sec  0.01 sec  0.01 sec 
[02/10 09:32:08     34s] (I)       | +-Initialization                       0.04%  19.52 sec  19.52 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | +-Track Assignment Kernel              6.70%  19.52 sec  19.52 sec  0.01 sec  0.01 sec 
[02/10 09:32:08     34s] (I)       | +-Free Memory                          0.00%  19.52 sec  19.52 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       +-Export                                16.64%  19.52 sec  19.55 sec  0.02 sec  0.02 sec 
[02/10 09:32:08     34s] (I)       | +-Export DB wires                      2.57%  19.52 sec  19.53 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | +-Export all nets                    1.97%  19.52 sec  19.53 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | | +-Set wire vias                      0.43%  19.53 sec  19.53 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | +-Report wirelength                    0.78%  19.53 sec  19.53 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | +-Update net boxes                     0.92%  19.53 sec  19.53 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)       | +-Update timing                       12.26%  19.53 sec  19.55 sec  0.02 sec  0.02 sec 
[02/10 09:32:08     34s] (I)       +-Postprocess design                     0.04%  19.55 sec  19.55 sec  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)      ===================== Summary by functions =====================
[02/10 09:32:08     34s] (I)       Lv  Step                                 %      Real       CPU 
[02/10 09:32:08     34s] (I)      ----------------------------------------------------------------
[02/10 09:32:08     34s] (I)        0  Early Global Route kernel      100.00%  0.13 sec  0.06 sec 
[02/10 09:32:08     34s] (I)        1  Global Routing                  39.79%  0.05 sec  0.01 sec 
[02/10 09:32:08     34s] (I)        1  Import and model                33.23%  0.04 sec  0.01 sec 
[02/10 09:32:08     34s] (I)        1  Export                          16.64%  0.02 sec  0.02 sec 
[02/10 09:32:08     34s] (I)        1  Track Assignment (1T)            6.93%  0.01 sec  0.01 sec 
[02/10 09:32:08     34s] (I)        1  Export 3D cong map               0.34%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        1  Extract Global 3D Wires          0.12%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        1  Postprocess design               0.04%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        2  Create route DB                 26.84%  0.04 sec  0.01 sec 
[02/10 09:32:08     34s] (I)        2  Update timing                   12.26%  0.02 sec  0.02 sec 
[02/10 09:32:08     34s] (I)        2  Net group 1                      8.48%  0.01 sec  0.01 sec 
[02/10 09:32:08     34s] (I)        2  Track Assignment Kernel          6.70%  0.01 sec  0.01 sec 
[02/10 09:32:08     34s] (I)        2  Create route kernel              4.63%  0.01 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        2  Export DB wires                  2.57%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        2  Create place DB                  1.55%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        2  Update net boxes                 0.92%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        2  Report wirelength                0.78%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        2  Initialization                   0.16%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        2  Export 2D cong map               0.04%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        2  Others data preparation          0.03%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        3  Import route data (1T)          26.68%  0.04 sec  0.01 sec 
[02/10 09:32:08     34s] (I)        3  Phase 1l                         6.29%  0.01 sec  0.01 sec 
[02/10 09:32:08     34s] (I)        3  Export all nets                  1.97%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        3  Import place data                1.53%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        3  Phase 1a                         1.23%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        3  Generate topology                0.62%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        3  Set wire vias                    0.43%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Read blockages ( Layer 2-11 )    9.25%  0.01 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Layer assignment (1T)            6.19%  0.01 sec  0.01 sec 
[02/10 09:32:08     34s] (I)        4  Read nets                        1.26%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Pattern routing (1T)             1.04%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Model blockage capacity          0.55%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Read instances and placement     0.46%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Read prerouted                   0.31%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Add via demand to 2D             0.12%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Read unlegalized nets            0.06%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Initialize 3D grid graph         0.02%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        5  Read PG blockages                1.10%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        5  Read other blockages             0.81%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        5  Read clock blockages             0.80%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        5  Initialize 3D capacity           0.50%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        5  Read instance blockages          0.20%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/10 09:32:08     34s] Extraction called for design 'ieee754multiplier' of instances=1384 and nets=1699 using extraction engine 'pre_route' .
[02/10 09:32:08     34s] pre_route RC Extraction called for design ieee754multiplier.
[02/10 09:32:08     34s] RC Extraction called in multi-corner(2) mode.
[02/10 09:32:08     34s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/10 09:32:08     34s] Type 'man IMPEXT-6166' for more detail.
[02/10 09:32:08     34s] RCMode: PreRoute
[02/10 09:32:08     34s]       RC Corner Indexes            0       1   
[02/10 09:32:08     34s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/10 09:32:08     34s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:08     34s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:08     34s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:08     34s] Shrink Factor                : 1.00000
[02/10 09:32:08     34s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/10 09:32:08     34s] Using capacitance table file ...
[02/10 09:32:08     34s] 
[02/10 09:32:08     34s] Trim Metal Layers:
[02/10 09:32:08     34s] LayerId::1 widthSet size::4
[02/10 09:32:08     34s] LayerId::2 widthSet size::4
[02/10 09:32:08     34s] LayerId::3 widthSet size::4
[02/10 09:32:08     34s] LayerId::4 widthSet size::4
[02/10 09:32:08     34s] LayerId::5 widthSet size::4
[02/10 09:32:08     34s] LayerId::6 widthSet size::4
[02/10 09:32:08     34s] LayerId::7 widthSet size::4
[02/10 09:32:08     34s] LayerId::8 widthSet size::4
[02/10 09:32:08     34s] LayerId::9 widthSet size::4
[02/10 09:32:08     34s] LayerId::10 widthSet size::4
[02/10 09:32:08     34s] LayerId::11 widthSet size::3
[02/10 09:32:08     34s] eee: pegSigSF::1.070000
[02/10 09:32:08     34s] Updating RC grid for preRoute extraction ...
[02/10 09:32:08     34s] Initializing multi-corner resistance tables ...
[02/10 09:32:08     34s] eee: l::1 avDens::0.094878 usedTrk::213.475525 availTrk::2250.000000 sigTrk::213.475525
[02/10 09:32:08     34s] eee: l::2 avDens::0.221451 usedTrk::473.350907 availTrk::2137.500000 sigTrk::473.350907
[02/10 09:32:08     34s] eee: l::3 avDens::0.237573 usedTrk::534.539855 availTrk::2250.000000 sigTrk::534.539855
[02/10 09:32:08     34s] eee: l::4 avDens::0.074141 usedTrk::139.458743 availTrk::1881.000000 sigTrk::139.458743
[02/10 09:32:08     34s] eee: l::5 avDens::0.021712 usedTrk::35.173713 availTrk::1620.000000 sigTrk::35.173713
[02/10 09:32:08     34s] eee: l::6 avDens::0.000858 usedTrk::0.293304 availTrk::342.000000 sigTrk::0.293304
[02/10 09:32:08     34s] eee: l::7 avDens::0.004428 usedTrk::1.195556 availTrk::270.000000 sigTrk::1.195556
[02/10 09:32:08     34s] eee: l::8 avDens::0.000622 usedTrk::0.159474 availTrk::256.500000 sigTrk::0.159474
[02/10 09:32:08     34s] eee: l::9 avDens::0.000296 usedTrk::0.079971 availTrk::270.000000 sigTrk::0.079971
[02/10 09:32:08     34s] eee: l::10 avDens::0.150786 usedTrk::128.921637 availTrk::855.000000 sigTrk::128.921637
[02/10 09:32:08     34s] eee: l::11 avDens::0.063936 usedTrk::27.620526 availTrk::432.000000 sigTrk::27.620526
[02/10 09:32:08     34s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:32:08     34s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.200693 uaWl=1.000000 uaWlH=0.154808 aWlH=0.000000 lMod=0 pMax=0.811500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/10 09:32:08     34s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2133.156M)
[02/10 09:32:08     34s] Compute RC Scale Done ...
[02/10 09:32:08     34s] OPERPROF: Starting HotSpotCal at level 1, MEM:2152.2M, EPOCH TIME: 1739190728.828879
[02/10 09:32:08     34s] [hotspot] +------------+---------------+---------------+
[02/10 09:32:08     34s] [hotspot] |            |   max hotspot | total hotspot |
[02/10 09:32:08     34s] [hotspot] +------------+---------------+---------------+
[02/10 09:32:08     34s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/10 09:32:08     34s] [hotspot] | normalized |          0.00 |          0.00 |
[02/10 09:32:08     34s] [hotspot] +------------+---------------+---------------+
[02/10 09:32:08     34s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/10 09:32:08     34s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2152.2M, EPOCH TIME: 1739190728.829143
[02/10 09:32:08     34s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/10 09:32:08     34s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/10 09:32:08     34s] Begin: GigaOpt Route Type Constraints Refinement
[02/10 09:32:08     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22964.8
[02/10 09:32:08     34s] ### Creating RouteCongInterface, started
[02/10 09:32:08     34s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:34.6/0:00:38.2 (0.9), mem = 2152.2M
[02/10 09:32:08     34s] 
[02/10 09:32:08     34s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/10 09:32:08     34s] 
[02/10 09:32:08     34s] #optDebug: {0, 1.000}
[02/10 09:32:08     34s] ### Creating RouteCongInterface, finished
[02/10 09:32:08     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22964.8
[02/10 09:32:08     34s] Updated routing constraints on 0 nets.
[02/10 09:32:08     34s] Bottom Preferred Layer:
[02/10 09:32:08     34s]     None
[02/10 09:32:08     34s] Via Pillar Rule:
[02/10 09:32:08     34s]     None
[02/10 09:32:08     34s] Finished writing unified metrics of routing constraints.
[02/10 09:32:08     34s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:34.6/0:00:38.2 (0.9), mem = 2152.2M
[02/10 09:32:08     34s] 
[02/10 09:32:08     34s] =============================================================================================
[02/10 09:32:08     34s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.15-s110_1
[02/10 09:32:08     34s] =============================================================================================
[02/10 09:32:08     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:08     34s] ---------------------------------------------------------------------------------------------
[02/10 09:32:08     34s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  81.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     34s] [ MISC                   ]          0:00:00.0  (  18.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     34s] ---------------------------------------------------------------------------------------------
[02/10 09:32:08     34s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:08     34s] ---------------------------------------------------------------------------------------------
[02/10 09:32:08     34s] 
[02/10 09:32:08     34s] End: GigaOpt Route Type Constraints Refinement
[02/10 09:32:08     34s] skip EGR on cluster skew clock nets.
[02/10 09:32:08     34s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/10 09:32:08     34s] #################################################################################
[02/10 09:32:08     34s] # Design Stage: PreRoute
[02/10 09:32:08     34s] # Design Name: ieee754multiplier
[02/10 09:32:08     34s] # Design Mode: 45nm
[02/10 09:32:08     34s] # Analysis Mode: MMMC Non-OCV 
[02/10 09:32:08     34s] # Parasitics Mode: No SPEF/RCDB 
[02/10 09:32:08     34s] # Signoff Settings: SI Off 
[02/10 09:32:08     34s] #################################################################################
[02/10 09:32:08     34s] Calculate delays in BcWc mode...
[02/10 09:32:08     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 2161.8M, InitMEM = 2161.8M)
[02/10 09:32:08     34s] Start delay calculation (fullDC) (1 T). (MEM=2161.75)
[02/10 09:32:08     34s] End AAE Lib Interpolated Model. (MEM=2161.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:09     34s] Total number of fetched objects 1697
[02/10 09:32:09     34s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/10 09:32:09     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:09     34s] End delay calculation. (MEM=2178.35 CPU=0:00:00.1 REAL=0:00:01.0)
[02/10 09:32:09     34s] End delay calculation (fullDC). (MEM=2178.35 CPU=0:00:00.1 REAL=0:00:01.0)
[02/10 09:32:09     34s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2178.4M) ***
[02/10 09:32:09     34s] Begin: GigaOpt postEco DRV Optimization
[02/10 09:32:09     34s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[02/10 09:32:09     34s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[02/10 09:32:09     34s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:34.9/0:00:38.5 (0.9), mem = 2178.4M
[02/10 09:32:09     34s] Info: 1 net with fixed/cover wires excluded.
[02/10 09:32:09     34s] Info: 1 ideal net excluded from IPO operation.
[02/10 09:32:09     34s] Info: 1 clock net  excluded from IPO operation.
[02/10 09:32:09     34s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22964.9
[02/10 09:32:09     34s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/10 09:32:09     34s] ### Creating PhyDesignMc. totSessionCpu=0:00:34.9 mem=2178.4M
[02/10 09:32:09     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:2178.4M, EPOCH TIME: 1739190729.094324
[02/10 09:32:09     34s] Processing tracks to init pin-track alignment.
[02/10 09:32:09     34s] z: 2, totalTracks: 1
[02/10 09:32:09     34s] z: 4, totalTracks: 1
[02/10 09:32:09     34s] z: 6, totalTracks: 1
[02/10 09:32:09     34s] z: 8, totalTracks: 1
[02/10 09:32:09     34s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:09     34s] All LLGs are deleted
[02/10 09:32:09     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:09     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:09     34s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2178.4M, EPOCH TIME: 1739190729.096193
[02/10 09:32:09     34s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2178.4M, EPOCH TIME: 1739190729.096352
[02/10 09:32:09     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2178.4M, EPOCH TIME: 1739190729.096525
[02/10 09:32:09     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:09     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:09     34s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2178.4M, EPOCH TIME: 1739190729.097243
[02/10 09:32:09     34s] Max number of tech site patterns supported in site array is 256.
[02/10 09:32:09     34s] Core basic site is CoreSite
[02/10 09:32:09     34s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2178.4M, EPOCH TIME: 1739190729.109145
[02/10 09:32:09     34s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:32:09     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:32:09     34s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2178.4M, EPOCH TIME: 1739190729.109317
[02/10 09:32:09     34s] Fast DP-INIT is on for default
[02/10 09:32:09     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/10 09:32:09     34s] Atter site array init, number of instance map data is 0.
[02/10 09:32:09     34s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2178.4M, EPOCH TIME: 1739190729.110018
[02/10 09:32:09     34s] 
[02/10 09:32:09     34s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:09     34s] 
[02/10 09:32:09     34s]  Skipping Bad Lib Cell Checking (CMU) !
[02/10 09:32:09     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2178.4M, EPOCH TIME: 1739190729.110223
[02/10 09:32:09     34s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2178.4M, EPOCH TIME: 1739190729.110242
[02/10 09:32:09     34s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2178.4M, EPOCH TIME: 1739190729.110255
[02/10 09:32:09     34s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2178.4MB).
[02/10 09:32:09     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2178.4M, EPOCH TIME: 1739190729.110349
[02/10 09:32:09     34s] TotalInstCnt at PhyDesignMc Initialization: 1384
[02/10 09:32:09     34s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:34.9 mem=2178.4M
[02/10 09:32:09     34s] ### Creating RouteCongInterface, started
[02/10 09:32:09     34s] 
[02/10 09:32:09     34s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/10 09:32:09     34s] 
[02/10 09:32:09     34s] #optDebug: {0, 1.000}
[02/10 09:32:09     34s] ### Creating RouteCongInterface, finished
[02/10 09:32:09     34s] {MG  {8 0 4.9 0.12015}  {10 0 16.7 0.402042} }
[02/10 09:32:09     34s] ### Creating LA Mngr. totSessionCpu=0:00:34.9 mem=2178.4M
[02/10 09:32:09     34s] ### Creating LA Mngr, finished. totSessionCpu=0:00:34.9 mem=2178.4M
[02/10 09:32:09     34s] [GPS-DRV] Optimizer parameters ============================= 
[02/10 09:32:09     34s] [GPS-DRV] maxDensity (design): 0.95
[02/10 09:32:09     34s] [GPS-DRV] maxLocalDensity: 0.98
[02/10 09:32:09     34s] [GPS-DRV] All active and enabled setup views
[02/10 09:32:09     34s] [GPS-DRV]     analysis_normal_slow_max
[02/10 09:32:09     34s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/10 09:32:09     34s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/10 09:32:09     34s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/10 09:32:09     34s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/10 09:32:09     34s] [GPS-DRV] timing-driven DRV settings
[02/10 09:32:09     34s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/10 09:32:09     34s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2212.7M, EPOCH TIME: 1739190729.165386
[02/10 09:32:09     34s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2212.7M, EPOCH TIME: 1739190729.165432
[02/10 09:32:09     34s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/10 09:32:09     34s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/10 09:32:09     34s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/10 09:32:09     34s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/10 09:32:09     34s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/10 09:32:09     34s] Info: violation cost 63.815197 (cap = 0.000000, tran = 63.815197, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/10 09:32:09     34s] |    68|   280|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    87.61|     0.00|       0|       0|       0| 69.11%|          |         |
[02/10 09:32:09     35s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/10 09:32:09     35s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    87.61|     0.00|      24|       0|       3| 69.97%| 0:00:00.0|  2276.4M|
[02/10 09:32:09     35s] Info: violation cost 19.732151 (cap = 0.000000, tran = 19.732151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s] ###############################################################################
[02/10 09:32:09     35s] #
[02/10 09:32:09     35s] #  Large fanout net report:  
[02/10 09:32:09     35s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/10 09:32:09     35s] #     - current density: 69.97
[02/10 09:32:09     35s] #
[02/10 09:32:09     35s] #  List of high fanout nets:
[02/10 09:32:09     35s] #
[02/10 09:32:09     35s] ###############################################################################
[02/10 09:32:09     35s] |    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    87.61|     0.00|       0|       0|       0| 69.97%| 0:00:00.0|  2276.4M|
[02/10 09:32:09     35s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/10 09:32:09     35s] Finished writing unified metrics of routing constraints.
[02/10 09:32:09     35s] Bottom Preferred Layer:
[02/10 09:32:09     35s]     None
[02/10 09:32:09     35s] Via Pillar Rule:
[02/10 09:32:09     35s]     None
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s] =======================================================================
[02/10 09:32:09     35s]                 Reasons for remaining drv violations
[02/10 09:32:09     35s] =======================================================================
[02/10 09:32:09     35s] *info: Total 65 net(s) have violations which can't be fixed by DRV optimization.
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s] MultiBuffering failure reasons
[02/10 09:32:09     35s] ------------------------------------------------
[02/10 09:32:09     35s] *info:    65 net(s): Could not be fixed because the gain is not enough.
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2276.4M) ***
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s] Total-nets :: 1721, Stn-nets :: 0, ratio :: 0 %, Total-len 18655.8, Stn-len 0
[02/10 09:32:09     35s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2257.3M, EPOCH TIME: 1739190729.953949
[02/10 09:32:09     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1408).
[02/10 09:32:09     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:09     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:09     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:09     35s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2173.3M, EPOCH TIME: 1739190729.957039
[02/10 09:32:09     35s] TotalInstCnt at PhyDesignMc Destruction: 1408
[02/10 09:32:09     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22964.9
[02/10 09:32:09     35s] *** DrvOpt #3 [finish] (ccopt_design #1) : [02/10 09:32:09     35s] 
[02/10 09:32:09     35s] =============================================================================================
[02/10 09:32:09     35s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.15-s110_1
[02/10 09:32:09     35s] =============================================================================================
cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:35.7/0:00:39.4 (0.9), mem = 2173.3M
[02/10 09:32:09     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:09     35s] ---------------------------------------------------------------------------------------------
[02/10 09:32:09     35s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.8
[02/10 09:32:09     35s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:09     35s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.5
[02/10 09:32:09     35s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:09     35s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:09     35s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:09     35s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/10 09:32:09     35s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[02/10 09:32:09     35s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:09     35s] [ OptEval                ]      3   0:00:00.7  (  79.8 % )     0:00:00.7 /  0:00:00.7    1.0
[02/10 09:32:09     35s] [ OptCommit              ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/10 09:32:09     35s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/10 09:32:09     35s] [ IncrDelayCalc          ]     14   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/10 09:32:09     35s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:09     35s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:09     35s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[02/10 09:32:09     35s] [ MISC                   ]          0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.1
[02/10 09:32:09     35s] ---------------------------------------------------------------------------------------------
[02/10 09:32:09     35s]  DrvOpt #3 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/10 09:32:09     35s] ---------------------------------------------------------------------------------------------
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s] End: GigaOpt postEco DRV Optimization
[02/10 09:32:09     35s] **INFO: Flow update: Design timing is met.
[02/10 09:32:09     35s] Running refinePlace -preserveRouting true -hardFence false
[02/10 09:32:09     35s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2173.3M, EPOCH TIME: 1739190729.958463
[02/10 09:32:09     35s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2173.3M, EPOCH TIME: 1739190729.958491
[02/10 09:32:09     35s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2173.3M, EPOCH TIME: 1739190729.958511
[02/10 09:32:09     35s] Processing tracks to init pin-track alignment.
[02/10 09:32:09     35s] z: 2, totalTracks: 1
[02/10 09:32:09     35s] z: 4, totalTracks: 1
[02/10 09:32:09     35s] z: 6, totalTracks: 1
[02/10 09:32:09     35s] z: 8, totalTracks: 1
[02/10 09:32:09     35s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 09:32:09     35s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2173.3M, EPOCH TIME: 1739190729.960271
[02/10 09:32:09     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:09     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s]  Skipping Bad Lib Cell Checking (CMU) !
[02/10 09:32:09     35s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:2173.3M, EPOCH TIME: 1739190729.973587
[02/10 09:32:09     35s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2173.3M, EPOCH TIME: 1739190729.973636
[02/10 09:32:09     35s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2173.3M, EPOCH TIME: 1739190729.973651
[02/10 09:32:09     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2173.3MB).
[02/10 09:32:09     35s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.015, REAL:0.015, MEM:2173.3M, EPOCH TIME: 1739190729.973747
[02/10 09:32:09     35s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.015, REAL:0.015, MEM:2173.3M, EPOCH TIME: 1739190729.973758
[02/10 09:32:09     35s] TDRefine: refinePlace mode is spiral
[02/10 09:32:09     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22964.8
[02/10 09:32:09     35s] OPERPROF:   Starting RefinePlace at level 2, MEM:2173.3M, EPOCH TIME: 1739190729.973777
[02/10 09:32:09     35s] *** Starting place_detail (0:00:35.8 mem=2173.3M) ***
[02/10 09:32:09     35s] Total net bbox length = 1.481e+04 (7.249e+03 7.564e+03) (ext = 5.410e+02)
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:09     35s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:09     35s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:09     35s] User Input Parameters:
[02/10 09:32:09     35s] - Congestion Driven    : Off
[02/10 09:32:09     35s] - Timing Driven        : Off
[02/10 09:32:09     35s] - Area-Violation Based : Off
[02/10 09:32:09     35s] - Start Rollback Level : -5
[02/10 09:32:09     35s] - Legalized            : On
[02/10 09:32:09     35s] - Window Based         : Off
[02/10 09:32:09     35s] - eDen incr mode       : Off
[02/10 09:32:09     35s] - Small incr mode      : On
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s] Starting Small incrNP...
[02/10 09:32:09     35s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2173.3M, EPOCH TIME: 1739190729.975630
[02/10 09:32:09     35s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2173.3M, EPOCH TIME: 1739190729.975762
[02/10 09:32:09     35s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2173.3M, EPOCH TIME: 1739190729.975911
[02/10 09:32:09     35s] default core: bins with density > 0.750 = 16.00 % ( 4 / 25 )
[02/10 09:32:09     35s] Density distribution unevenness ratio (U70) = 3.391%
[02/10 09:32:09     35s] Density distribution unevenness ratio (U80) = 0.000%
[02/10 09:32:09     35s] Density distribution unevenness ratio (U90) = 0.000%
[02/10 09:32:09     35s] Density distribution unevenness ratio = 3.412%
[02/10 09:32:09     35s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:2173.3M, EPOCH TIME: 1739190729.975936
[02/10 09:32:09     35s] cost 0.869565, thresh 1.000000
[02/10 09:32:09     35s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2173.3M)
[02/10 09:32:09     35s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:32:09     35s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2173.3M, EPOCH TIME: 1739190729.975982
[02/10 09:32:09     35s] Starting refinePlace ...
[02/10 09:32:09     35s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:09     35s] One DDP V2 for no tweak run.
[02/10 09:32:09     35s] (I)      Default pattern map key = ieee754multiplier_default.
[02/10 09:32:09     35s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2173.3M, EPOCH TIME: 1739190729.978108
[02/10 09:32:09     35s] DDP initSite1 nrRow 41 nrJob 41
[02/10 09:32:09     35s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2173.3M, EPOCH TIME: 1739190729.978139
[02/10 09:32:09     35s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2173.3M, EPOCH TIME: 1739190729.978161
[02/10 09:32:09     35s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2173.3M, EPOCH TIME: 1739190729.978174
[02/10 09:32:09     35s] DDP markSite nrRow 41 nrJob 41
[02/10 09:32:09     35s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2173.3M, EPOCH TIME: 1739190729.978203
[02/10 09:32:09     35s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2173.3M, EPOCH TIME: 1739190729.978215
[02/10 09:32:09     35s]   Spread Effort: high, pre-route mode, useDDP on.
[02/10 09:32:09     35s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2173.3MB) @(0:00:35.8 - 0:00:35.8).
[02/10 09:32:09     35s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/10 09:32:09     35s] wireLenOptFixPriorityInst 32 inst fixed
[02/10 09:32:09     35s] 
[02/10 09:32:09     35s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/10 09:32:09     35s] Move report: legalization moves 28 insts, mean move: 3.91 um, max move: 10.64 um spiral
[02/10 09:32:09     35s] 	Max move on inst (FE_OFC58_input_a_22): (2.60, 35.15) --> (6.40, 41.99)
[02/10 09:32:09     35s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:32:09     35s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/10 09:32:09     35s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2176.4MB) @(0:00:35.8 - 0:00:35.8).
[02/10 09:32:09     35s] Move report: Detail placement moves 28 insts, mean move: 3.91 um, max move: 10.64 um 
[02/10 09:32:09     35s] 	Max move on inst (FE_OFC58_input_a_22): (2.60, 35.15) --> (6.40, 41.99)
[02/10 09:32:09     35s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2176.4MB
[02/10 09:32:09     35s] Statistics of distance of Instance movement in refine placement:
[02/10 09:32:09     35s]   maximum (X+Y) =        10.64 um
[02/10 09:32:09     35s]   inst (FE_OFC58_input_a_22) with max move: (2.6, 35.15) -> (6.4, 41.99)
[02/10 09:32:09     35s]   mean    (X+Y) =         3.91 um
[02/10 09:32:09     35s] Total instances moved : 28
[02/10 09:32:09     35s] Summary Report:
[02/10 09:32:09     35s] Instances move: 28 (out of 1408 movable)
[02/10 09:32:09     35s] Instances flipped: 0
[02/10 09:32:09     35s] Mean displacement: 3.91 um
[02/10 09:32:09     35s] Max displacement: 10.64 um (Instance: FE_OFC58_input_a_22) (2.6, 35.15) -> (6.4, 41.99)
[02/10 09:32:09     35s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[02/10 09:32:09     35s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.023, REAL:0.023, MEM:2176.4M, EPOCH TIME: 1739190729.998567
[02/10 09:32:09     35s] Total net bbox length = 1.489e+04 (7.300e+03 7.594e+03) (ext = 6.183e+02)
[02/10 09:32:09     35s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2176.4MB
[02/10 09:32:09     35s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2176.4MB) @(0:00:35.8 - 0:00:35.8).
[02/10 09:32:09     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22964.8
[02/10 09:32:09     35s] *** Finished place_detail (0:00:35.8 mem=2176.4M) ***
[02/10 09:32:09     35s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.025, REAL:0.025, MEM:2176.4M, EPOCH TIME: 1739190729.999088
[02/10 09:32:09     35s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2176.4M, EPOCH TIME: 1739190729.999124
[02/10 09:32:09     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1408).
[02/10 09:32:09     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     35s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:2173.4M, EPOCH TIME: 1739190730.002246
[02/10 09:32:10     35s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.044, REAL:0.044, MEM:2173.4M, EPOCH TIME: 1739190730.002291
[02/10 09:32:10     35s] **INFO: Flow update: Design timing is met.
[02/10 09:32:10     35s] **INFO: Flow update: Design timing is met.
[02/10 09:32:10     35s] **INFO: Flow update: Design timing is met.
[02/10 09:32:10     35s] #optDebug: fT-D <X 1 0 0 0>
[02/10 09:32:10     35s] #optDebug: fT-D <X 1 0 0 0>
[02/10 09:32:10     35s] Register exp ratio and priority group on 0 nets on 1721 nets : 
[02/10 09:32:10     35s] 
[02/10 09:32:10     35s] Active setup views:
[02/10 09:32:10     35s]  analysis_normal_slow_max
[02/10 09:32:10     35s]   Dominating endpoints: 0
[02/10 09:32:10     35s]   Dominating TNS: -0.000
[02/10 09:32:10     35s] 
[02/10 09:32:10     35s] Extraction called for design 'ieee754multiplier' of instances=1408 and nets=1723 using extraction engine 'pre_route' .
[02/10 09:32:10     35s] pre_route RC Extraction called for design ieee754multiplier.
[02/10 09:32:10     35s] RC Extraction called in multi-corner(2) mode.
[02/10 09:32:10     35s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
[02/10 09:32:10     35s] Type 'man IMPEXT-6166' for more detail.
[02/10 09:32:10     35s] RCMode: PreRoute
[02/10 09:32:10     35s]       RC Corner Indexes            0       1   
[02/10 09:32:10     35s] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/10 09:32:10     35s] Resistance Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:10     35s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:10     35s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/10 09:32:10     35s] Shrink Factor                : 1.00000
[02/10 09:32:10     35s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/10 09:32:10     35s] Using capacitance table file ...
[02/10 09:32:10     35s] 
[02/10 09:32:10     35s] Trim Metal Layers:
[02/10 09:32:10     35s] LayerId::1 widthSet size::4
[02/10 09:32:10     35s] LayerId::2 widthSet size::4
[02/10 09:32:10     35s] LayerId::3 widthSet size::4
[02/10 09:32:10     35s] LayerId::4 widthSet size::4
[02/10 09:32:10     35s] LayerId::5 widthSet size::4
[02/10 09:32:10     35s] LayerId::6 widthSet size::4
[02/10 09:32:10     35s] LayerId::7 widthSet size::4
[02/10 09:32:10     35s] LayerId::8 widthSet size::4
[02/10 09:32:10     35s] LayerId::9 widthSet size::4
[02/10 09:32:10     35s] LayerId::10 widthSet size::4
[02/10 09:32:10     35s] LayerId::11 widthSet size::3
[02/10 09:32:10     35s] eee: pegSigSF::1.070000
[02/10 09:32:10     35s] Updating RC grid for preRoute extraction ...
[02/10 09:32:10     35s] Initializing multi-corner resistance tables ...
[02/10 09:32:10     35s] eee: l::1 avDens::0.094878 usedTrk::213.475525 availTrk::2250.000000 sigTrk::213.475525
[02/10 09:32:10     35s] eee: l::2 avDens::0.221482 usedTrk::473.418713 availTrk::2137.500000 sigTrk::473.418713
[02/10 09:32:10     35s] eee: l::3 avDens::0.237710 usedTrk::534.847720 availTrk::2250.000000 sigTrk::534.847720
[02/10 09:32:10     35s] eee: l::4 avDens::0.074179 usedTrk::139.531286 availTrk::1881.000000 sigTrk::139.531286
[02/10 09:32:10     35s] eee: l::5 avDens::0.021792 usedTrk::35.302427 availTrk::1620.000000 sigTrk::35.302427
[02/10 09:32:10     35s] eee: l::6 avDens::0.000858 usedTrk::0.293304 availTrk::342.000000 sigTrk::0.293304
[02/10 09:32:10     35s] eee: l::7 avDens::0.004428 usedTrk::1.195556 availTrk::270.000000 sigTrk::1.195556
[02/10 09:32:10     35s] eee: l::8 avDens::0.000622 usedTrk::0.159474 availTrk::256.500000 sigTrk::0.159474
[02/10 09:32:10     35s] eee: l::9 avDens::0.000296 usedTrk::0.079971 availTrk::270.000000 sigTrk::0.079971
[02/10 09:32:10     35s] eee: l::10 avDens::0.150786 usedTrk::128.921637 availTrk::855.000000 sigTrk::128.921637
[02/10 09:32:10     35s] eee: l::11 avDens::0.063887 usedTrk::27.599181 availTrk::432.000000 sigTrk::27.599181
[02/10 09:32:10     35s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[02/10 09:32:10     35s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.200693 uaWl=1.000000 uaWlH=0.154845 aWlH=0.000000 lMod=0 pMax=0.811500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[02/10 09:32:10     35s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2202.043M)
[02/10 09:32:10     35s] Starting delay calculation for Setup views
[02/10 09:32:10     35s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/10 09:32:10     35s] #################################################################################
[02/10 09:32:10     35s] # Design Stage: PreRoute
[02/10 09:32:10     35s] # Design Name: ieee754multiplier
[02/10 09:32:10     35s] # Design Mode: 45nm
[02/10 09:32:10     35s] # Analysis Mode: MMMC Non-OCV 
[02/10 09:32:10     35s] # Parasitics Mode: No SPEF/RCDB 
[02/10 09:32:10     35s] # Signoff Settings: SI Off 
[02/10 09:32:10     35s] #################################################################################
[02/10 09:32:10     35s] Calculate delays in BcWc mode...
[02/10 09:32:10     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 2211.6M, InitMEM = 2211.6M)
[02/10 09:32:10     35s] Start delay calculation (fullDC) (1 T). (MEM=2211.56)
[02/10 09:32:10     35s] End AAE Lib Interpolated Model. (MEM=2211.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:10     36s] Total number of fetched objects 1721
[02/10 09:32:10     36s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/10 09:32:10     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:10     36s] End delay calculation. (MEM=2199.38 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:32:10     36s] End delay calculation (fullDC). (MEM=2199.38 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:32:10     36s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2199.4M) ***
[02/10 09:32:10     36s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:36.1 mem=2199.4M)
[02/10 09:32:10     36s] Reported timing to dir ./timingReports
[02/10 09:32:10     36s] **opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 1872.9M, totSessionCpu=0:00:36 **
[02/10 09:32:10     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2142.4M, EPOCH TIME: 1739190730.315207
[02/10 09:32:10     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] 
[02/10 09:32:10     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:10     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2142.4M, EPOCH TIME: 1739190730.328752
[02/10 09:32:10     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] 
[02/10 09:32:10     36s] ------------------------------------------------------------------
[02/10 09:32:10     36s]      opt_design Final Summary
[02/10 09:32:10     36s] ------------------------------------------------------------------
[02/10 09:32:10     36s] 
[02/10 09:32:10     36s] Setup views included:
[02/10 09:32:10     36s]  analysis_normal_slow_max 
[02/10 09:32:10     36s] 
[02/10 09:32:10     36s] +--------------------+---------+---------+---------+
[02/10 09:32:10     36s] |     Setup mode     |   all   | reg2reg | default |
[02/10 09:32:10     36s] +--------------------+---------+---------+---------+
[02/10 09:32:10     36s] |           WNS (ns):| 87.608  |   N/A   | 87.608  |
[02/10 09:32:10     36s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[02/10 09:32:10     36s] |    Violating Paths:|    0    |   N/A   |    0    |
[02/10 09:32:10     36s] |          All Paths:|   96    |   N/A   |   96    |
[02/10 09:32:10     36s] +--------------------+---------+---------+---------+
[02/10 09:32:10     36s] 
[02/10 09:32:10     36s] +----------------+-------------------------------+------------------+
[02/10 09:32:10     36s] |                |              Real             |       Total      |
[02/10 09:32:10     36s] |    DRVs        +------------------+------------+------------------|
[02/10 09:32:10     36s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/10 09:32:10     36s] +----------------+------------------+------------+------------------+
[02/10 09:32:10     36s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/10 09:32:10     36s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/10 09:32:10     36s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/10 09:32:10     36s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/10 09:32:10     36s] +----------------+------------------+------------+------------------+
[02/10 09:32:10     36s] 
[02/10 09:32:10     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2157.8M, EPOCH TIME: 1739190730.909560
[02/10 09:32:10     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] 
[02/10 09:32:10     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:10     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2157.8M, EPOCH TIME: 1739190730.924453
[02/10 09:32:10     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] Density: 69.974%
[02/10 09:32:10     36s] Routing Overflow: 0.00% H and 0.00% V
[02/10 09:32:10     36s] ------------------------------------------------------------------
[02/10 09:32:10     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2157.8M, EPOCH TIME: 1739190730.928552
[02/10 09:32:10     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] 
[02/10 09:32:10     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:10     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2157.8M, EPOCH TIME: 1739190730.943139
[02/10 09:32:10     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] **opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 1873.8M, totSessionCpu=0:00:36 **
[02/10 09:32:10     36s] 
[02/10 09:32:10     36s] TimeStamp Deleting Cell Server Begin ...
[02/10 09:32:10     36s] Deleting Lib Analyzer.
[02/10 09:32:10     36s] 
[02/10 09:32:10     36s] TimeStamp Deleting Cell Server End ...
[02/10 09:32:10     36s] *** Finished opt_design ***
[02/10 09:32:10     36s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:10     36s] UM:*                                       0.000 ns         87.608 ns  final
[02/10 09:32:10     36s] UM: Running design category ...
[02/10 09:32:10     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2157.8M, EPOCH TIME: 1739190730.973418
[02/10 09:32:10     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2157.8M, EPOCH TIME: 1739190730.986792
[02/10 09:32:10     36s] All LLGs are deleted
[02/10 09:32:10     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2157.8M, EPOCH TIME: 1739190730.987416
[02/10 09:32:10     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2157.8M, EPOCH TIME: 1739190730.987548
[02/10 09:32:10     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:10     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/10 09:32:11     36s] Summary for sequential cells identification: 
[02/10 09:32:11     36s]   Identified SBFF number: 104
[02/10 09:32:11     36s]   Identified MBFF number: 0
[02/10 09:32:11     36s]   Identified SB Latch number: 0
[02/10 09:32:11     36s]   Identified MB Latch number: 0
[02/10 09:32:11     36s]   Not identified SBFF number: 16
[02/10 09:32:11     36s]   Not identified MBFF number: 0
[02/10 09:32:11     36s]   Not identified SB Latch number: 0
[02/10 09:32:11     36s]   Not identified MB Latch number: 0
[02/10 09:32:11     36s]   Number of sequential cells which are not FFs: 32
[02/10 09:32:11     36s]  Visiting view : analysis_normal_slow_max
[02/10 09:32:11     36s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/10 09:32:11     36s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/10 09:32:11     36s]  Visiting view : analysis_normal_fast_min
[02/10 09:32:11     36s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/10 09:32:11     36s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/10 09:32:11     36s] TLC MultiMap info (StdDelay):
[02/10 09:32:11     36s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/10 09:32:11     36s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/10 09:32:11     36s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/10 09:32:11     36s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/10 09:32:11     36s]  Setting StdDelay to: 37.8ps
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] 	Current design flip-flop statistics
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] Single-Bit FF Count          :           32
[02/10 09:32:11     36s] Multi-Bit FF Count           :            0
[02/10 09:32:11     36s] Total Bit Count              :           32
[02/10 09:32:11     36s] Total FF Count               :           32
[02/10 09:32:11     36s] Bits Per Flop                :        1.000
[02/10 09:32:11     36s] Total Clock Pin Cap(FF)      :        6.656
[02/10 09:32:11     36s] Multibit Conversion Ratio(%) :         0.00
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s]             Multi-bit cell usage statistics
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] ============================================================
[02/10 09:32:11     36s] Sequential Multibit cells usage statistics
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] -FlipFlops               32                    0        0.00                    1.00
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] Seq_Mbit libcell              Bitwidth        Count
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] Total 0
[02/10 09:32:11     36s] ============================================================
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] Category            Num of Insts Rejected     Reasons
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:11     36s] UM:           7.89              9          0.000 ns         87.608 ns  opt_design_postcts
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:10.2 real=0:00:10.9)
[02/10 09:32:11     36s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[02/10 09:32:11     36s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.2 real=0:00:01.2)
[02/10 09:32:11     36s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[02/10 09:32:11     36s] Info: Destroy the CCOpt slew target map.
[02/10 09:32:11     36s] clean pInstBBox. size 0
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] TimeStamp Deleting Cell Server Begin ...
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] TimeStamp Deleting Cell Server End ...
[02/10 09:32:11     36s] Set place::cacheFPlanSiteMark to 0
[02/10 09:32:11     36s] All LLGs are deleted
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2157.8M, EPOCH TIME: 1739190731.085465
[02/10 09:32:11     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2157.8M, EPOCH TIME: 1739190731.085521
[02/10 09:32:11     36s] Info: pop threads available for lower-level modules during optimization.
[02/10 09:32:11     36s] (ccopt_design): dumping clock statistics to metric
[02/10 09:32:11     36s] Clock tree timing engine global stage delay update for slow_max:setup.early...
[02/10 09:32:11     36s] End AAE Lib Interpolated Model. (MEM=2157.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:11     36s] Clock tree timing engine global stage delay update for slow_max:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:11     36s] Clock tree timing engine global stage delay update for slow_max:setup.late...
[02/10 09:32:11     36s] Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:11     36s] Clock tree timing engine global stage delay update for fast_min:hold.early...
[02/10 09:32:11     36s] Clock tree timing engine global stage delay update for fast_min:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:11     36s] Clock tree timing engine global stage delay update for fast_min:hold.late...
[02/10 09:32:11     36s] Clock tree timing engine global stage delay update for fast_min:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/10 09:32:11     36s] Clock DAG hash : 4708949790645397470 15609127297278518309
[02/10 09:32:11     36s] CTS services accumulated run-time stats :
[02/10 09:32:11     36s]   delay calculator: calls=4901, total_wall_time=0.023s, mean_wall_time=0.005ms
[02/10 09:32:11     36s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/10 09:32:11     36s]   steiner router: calls=4890, total_wall_time=0.010s, mean_wall_time=0.002ms
[02/10 09:32:11     36s] UM: Running design category ...
[02/10 09:32:11     36s] All LLGs are deleted
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2157.8M, EPOCH TIME: 1739190731.099279
[02/10 09:32:11     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2157.8M, EPOCH TIME: 1739190731.099474
[02/10 09:32:11     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2157.8M, EPOCH TIME: 1739190731.099516
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2157.8M, EPOCH TIME: 1739190731.100251
[02/10 09:32:11     36s] Max number of tech site patterns supported in site array is 256.
[02/10 09:32:11     36s] Core basic site is CoreSite
[02/10 09:32:11     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2157.8M, EPOCH TIME: 1739190731.112147
[02/10 09:32:11     36s] After signature check, allow fast init is false, keep pre-filter is true.
[02/10 09:32:11     36s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/10 09:32:11     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2157.8M, EPOCH TIME: 1739190731.112337
[02/10 09:32:11     36s] SiteArray: non-trimmed site array dimensions = 41 x 367
[02/10 09:32:11     36s] SiteArray: use 106,496 bytes
[02/10 09:32:11     36s] SiteArray: current memory after site array memory allocation 2157.8M
[02/10 09:32:11     36s] SiteArray: FP blocked sites are writable
[02/10 09:32:11     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2157.8M, EPOCH TIME: 1739190731.112748
[02/10 09:32:11     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2157.8M, EPOCH TIME: 1739190731.112788
[02/10 09:32:11     36s] SiteArray: number of non floorplan blocked sites for llg default is 15047
[02/10 09:32:11     36s] Atter site array init, number of instance map data is 0.
[02/10 09:32:11     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2157.8M, EPOCH TIME: 1739190731.113289
[02/10 09:32:11     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2157.8M, EPOCH TIME: 1739190731.113347
[02/10 09:32:11     36s] All LLGs are deleted
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2157.8M, EPOCH TIME: 1739190731.113894
[02/10 09:32:11     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2157.8M, EPOCH TIME: 1739190731.114015
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/10 09:32:11     36s] Summary for sequential cells identification: 
[02/10 09:32:11     36s]   Identified SBFF number: 104
[02/10 09:32:11     36s]   Identified MBFF number: 0
[02/10 09:32:11     36s]   Identified SB Latch number: 0
[02/10 09:32:11     36s]   Identified MB Latch number: 0
[02/10 09:32:11     36s]   Not identified SBFF number: 16
[02/10 09:32:11     36s]   Not identified MBFF number: 0
[02/10 09:32:11     36s]   Not identified SB Latch number: 0
[02/10 09:32:11     36s]   Not identified MB Latch number: 0
[02/10 09:32:11     36s]   Number of sequential cells which are not FFs: 32
[02/10 09:32:11     36s]  Visiting view : analysis_normal_slow_max
[02/10 09:32:11     36s]    : PowerDomain = none : Weighted F : unweighted  = 37.80 (1.000) with rcCorner = 0
[02/10 09:32:11     36s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/10 09:32:11     36s]  Visiting view : analysis_normal_fast_min
[02/10 09:32:11     36s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[02/10 09:32:11     36s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[02/10 09:32:11     36s] TLC MultiMap info (StdDelay):
[02/10 09:32:11     36s]   : fast_min + fast + 1 + no RcCorner := 4.5ps
[02/10 09:32:11     36s]   : fast_min + fast + 1 + rc_best := 9.9ps
[02/10 09:32:11     36s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[02/10 09:32:11     36s]   : slow_max + slow + 1 + rc_worst := 37.8ps
[02/10 09:32:11     36s]  Setting StdDelay to: 37.8ps
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] 	Current design flip-flop statistics
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] Single-Bit FF Count          :           32
[02/10 09:32:11     36s] Multi-Bit FF Count           :            0
[02/10 09:32:11     36s] Total Bit Count              :           32
[02/10 09:32:11     36s] Total FF Count               :           32
[02/10 09:32:11     36s] Bits Per Flop                :        1.000
[02/10 09:32:11     36s] Total Clock Pin Cap(FF)      :        6.656
[02/10 09:32:11     36s] Multibit Conversion Ratio(%) :         0.00
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s]             Multi-bit cell usage statistics
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] ============================================================
[02/10 09:32:11     36s] Sequential Multibit cells usage statistics
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] -FlipFlops               32                    0        0.00                    1.00
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] Seq_Mbit libcell              Bitwidth        Count
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] Total 0
[02/10 09:32:11     36s] ============================================================
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] Category            Num of Insts Rejected     Reasons
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s] ------------------------------------------------------------
[02/10 09:32:11     36s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/10 09:32:11     36s] UM:          12.39             14          0.000 ns         87.608 ns  ccopt_design
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] *** Summary of all messages that are not suppressed in this session:
[02/10 09:32:11     36s] Severity  ID               Count  Summary                                  
[02/10 09:32:11     36s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[02/10 09:32:11     36s] WARNING   IMPEXT-6166          5  Capacitance table file(s) without the EX...
[02/10 09:32:11     36s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[02/10 09:32:11     36s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[02/10 09:32:11     36s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[02/10 09:32:11     36s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/10 09:32:11     36s] *** Message Summary: 19 warning(s), 0 error(s)
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] *** ccopt_design #1 [finish] : cpu/real = 0:00:17.1/0:00:18.1 (0.9), totSession cpu/real = 0:00:36.5/0:00:40.7 (0.9), mem = 2157.8M
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] =============================================================================================
[02/10 09:32:11     36s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[02/10 09:32:11     36s] =============================================================================================
[02/10 09:32:11     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:11     36s] ---------------------------------------------------------------------------------------------
[02/10 09:32:11     36s] [ InitOpt                ]      1   0:00:01.0  (   5.8 % )     0:00:01.3 /  0:00:01.3    1.0
[02/10 09:32:11     36s] [ GlobalOpt              ]      1   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[02/10 09:32:11     36s] [ DrvOpt                 ]      3   0:00:02.2  (  12.3 % )     0:00:02.3 /  0:00:02.3    1.0
[02/10 09:32:11     36s] [ AreaOpt                ]      3   0:00:02.0  (  11.0 % )     0:00:02.1 /  0:00:02.1    1.0
[02/10 09:32:11     36s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[02/10 09:32:11     36s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:00.9 /  0:00:00.4    0.5
[02/10 09:32:11     36s] [ DrvReport              ]      2   0:00:00.5  (   3.0 % )     0:00:00.5 /  0:00:00.0    0.0
[02/10 09:32:11     36s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:11     36s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[02/10 09:32:11     36s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/10 09:32:11     36s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:11     36s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/10 09:32:11     36s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:11     36s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:11     36s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:11     36s] [ IncrReplace            ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.4
[02/10 09:32:11     36s] [ RefinePlace            ]      3   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/10 09:32:11     36s] [ CTS                    ]      1   0:00:04.0  (  22.0 % )     0:00:04.7 /  0:00:04.4    0.9
[02/10 09:32:11     36s] [ EarlyGlobalRoute       ]      6   0:00:00.6  (   3.4 % )     0:00:00.6 /  0:00:00.2    0.4
[02/10 09:32:11     36s] [ ExtractRC              ]      5   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/10 09:32:11     36s] [ TimingUpdate           ]     26   0:00:00.3  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[02/10 09:32:11     36s] [ FullDelayCalc          ]      5   0:00:00.6  (   3.5 % )     0:00:00.6 /  0:00:00.6    1.0
[02/10 09:32:11     36s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:11     36s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/10 09:32:11     36s] [ MISC                   ]          0:00:05.7  (  31.5 % )     0:00:05.7 /  0:00:05.7    1.0
[02/10 09:32:11     36s] ---------------------------------------------------------------------------------------------
[02/10 09:32:11     36s]  ccopt_design #1 TOTAL              0:00:18.1  ( 100.0 % )     0:00:18.1 /  0:00:17.1    0.9
[02/10 09:32:11     36s] ---------------------------------------------------------------------------------------------
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] #% End ccopt_design (date=02/10 09:32:11, total cpu=0:00:17.2, real=0:00:18.0, peak res=1910.7M, current mem=1763.3M)
[02/10 09:32:11     36s] @file 176: # creates the clock tree
[02/10 09:32:11     36s] @file 177: #delete_clock_tree_spec ;# removes the already loaded cts specification (reset_cts_config)
[02/10 09:32:11     36s] @file 178:
[02/10 09:32:11     36s] @file 179:
[02/10 09:32:11     36s] @file 180: #-----------------------------------------------------------------------------
[02/10 09:32:11     36s] @file 181: # Post-CTS timing verification
[02/10 09:32:11     36s] @file 182: #-----------------------------------------------------------------------------
[02/10 09:32:11     36s] @@file 183: set_db timing_analysis_type best_case_worst_case
[02/10 09:32:11     36s] @@file 184: set_db timing_analysis_clock_propagation_mode sdc_control
[02/10 09:32:11     36s] @@file 185: time_design -post_cts
[02/10 09:32:11     36s] *** time_design #2 [begin] : totSession cpu/real = 0:00:36.6/0:00:40.7 (0.9), mem = 2055.8M
[02/10 09:32:11     36s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2055.8M, EPOCH TIME: 1739190731.281162
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] All LLGs are deleted
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2055.8M, EPOCH TIME: 1739190731.281208
[02/10 09:32:11     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2055.8M, EPOCH TIME: 1739190731.281225
[02/10 09:32:11     36s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2055.8M, EPOCH TIME: 1739190731.281258
[02/10 09:32:11     36s] Start to check current routing status for nets...
[02/10 09:32:11     36s] All nets are already routed correctly.
[02/10 09:32:11     36s] End to check current routing status for nets (mem=2055.8M)
[02/10 09:32:11     36s] Effort level <high> specified for reg2reg path_group
[02/10 09:32:11     36s] All LLGs are deleted
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2057.8M, EPOCH TIME: 1739190731.308694
[02/10 09:32:11     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2057.8M, EPOCH TIME: 1739190731.308892
[02/10 09:32:11     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2057.8M, EPOCH TIME: 1739190731.309101
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2057.8M, EPOCH TIME: 1739190731.309847
[02/10 09:32:11     36s] Max number of tech site patterns supported in site array is 256.
[02/10 09:32:11     36s] Core basic site is CoreSite
[02/10 09:32:11     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2057.8M, EPOCH TIME: 1739190731.322551
[02/10 09:32:11     36s] After signature check, allow fast init is false, keep pre-filter is true.
[02/10 09:32:11     36s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/10 09:32:11     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2057.8M, EPOCH TIME: 1739190731.322753
[02/10 09:32:11     36s] SiteArray: non-trimmed site array dimensions = 41 x 367
[02/10 09:32:11     36s] SiteArray: use 106,496 bytes
[02/10 09:32:11     36s] SiteArray: current memory after site array memory allocation 2057.8M
[02/10 09:32:11     36s] SiteArray: FP blocked sites are writable
[02/10 09:32:11     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2057.8M, EPOCH TIME: 1739190731.323232
[02/10 09:32:11     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2057.8M, EPOCH TIME: 1739190731.323281
[02/10 09:32:11     36s] SiteArray: number of non floorplan blocked sites for llg default is 15047
[02/10 09:32:11     36s] Atter site array init, number of instance map data is 0.
[02/10 09:32:11     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2057.8M, EPOCH TIME: 1739190731.323805
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:11     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2057.8M, EPOCH TIME: 1739190731.324001
[02/10 09:32:11     36s] All LLGs are deleted
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2057.8M, EPOCH TIME: 1739190731.324562
[02/10 09:32:11     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2057.8M, EPOCH TIME: 1739190731.324720
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] ------------------------------------------------------------------
[02/10 09:32:11     36s]          time_design Summary
[02/10 09:32:11     36s] ------------------------------------------------------------------
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] Setup views included:
[02/10 09:32:11     36s]  analysis_normal_slow_max 
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] +--------------------+---------+---------+---------+
[02/10 09:32:11     36s] |     Setup mode     |   all   | reg2reg | default |
[02/10 09:32:11     36s] +--------------------+---------+---------+---------+
[02/10 09:32:11     36s] |           WNS (ns):| 87.608  |   N/A   | 87.608  |
[02/10 09:32:11     36s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[02/10 09:32:11     36s] |    Violating Paths:|    0    |   N/A   |    0    |
[02/10 09:32:11     36s] |          All Paths:|   96    |   N/A   |   96    |
[02/10 09:32:11     36s] +--------------------+---------+---------+---------+
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] +----------------+-------------------------------+------------------+
[02/10 09:32:11     36s] |                |              Real             |       Total      |
[02/10 09:32:11     36s] |    DRVs        +------------------+------------+------------------|
[02/10 09:32:11     36s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/10 09:32:11     36s] +----------------+------------------+------------+------------------+
[02/10 09:32:11     36s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/10 09:32:11     36s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/10 09:32:11     36s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/10 09:32:11     36s] |   max_length   |      0 (0)       |     0      [02/10 09:32:11     36s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|      0 (0)       |
[02/10 09:32:11     36s] +----------------+------------------+------------+------------------+
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] All LLGs are deleted
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2056.0M, EPOCH TIME: 1739190731.923655
[02/10 09:32:11     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2056.0M, EPOCH TIME: 1739190731.923870
[02/10 09:32:11     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2056.0M, EPOCH TIME: 1739190731.924077
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2056.0M, EPOCH TIME: 1739190731.924823
[02/10 09:32:11     36s] Max number of tech site patterns supported in site array is 256.
[02/10 09:32:11     36s] Core basic site is CoreSite
[02/10 09:32:11     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2056.0M, EPOCH TIME: 1739190731.937461
[02/10 09:32:11     36s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:32:11     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:32:11     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2056.0M, EPOCH TIME: 1739190731.937675
[02/10 09:32:11     36s] Fast DP-INIT is on for default
[02/10 09:32:11     36s] Atter site array init, number of instance map data is 0.
[02/10 09:32:11     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.014, MEM:2056.0M, EPOCH TIME: 1739190731.938444
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:11     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.015, MEM:2056.0M, EPOCH TIME: 1739190731.938630
[02/10 09:32:11     36s] All LLGs are deleted
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2056.0M, EPOCH TIME: 1739190731.939116
[02/10 09:32:11     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2056.0M, EPOCH TIME: 1739190731.939250
[02/10 09:32:11     36s] Density: 69.974%
[02/10 09:32:11     36s] Routing Overflow: 0.00% H and 0.00% V
[02/10 09:32:11     36s] ------------------------------------------------------------------
[02/10 09:32:11     36s] All LLGs are deleted
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2056.0M, EPOCH TIME: 1739190731.941887
[02/10 09:32:11     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2056.0M, EPOCH TIME: 1739190731.942018
[02/10 09:32:11     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2056.0M, EPOCH TIME: 1739190731.942201
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2056.0M, EPOCH TIME: 1739190731.942878
[02/10 09:32:11     36s] Max number of tech site patterns supported in site array is 256.
[02/10 09:32:11     36s] Core basic site is CoreSite
[02/10 09:32:11     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2056.0M, EPOCH TIME: 1739190731.955111
[02/10 09:32:11     36s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:32:11     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:32:11     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2056.0M, EPOCH TIME: 1739190731.955336
[02/10 09:32:11     36s] Fast DP-INIT is on for default
[02/10 09:32:11     36s] Atter site array init, number of instance map data is 0.
[02/10 09:32:11     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2056.0M, EPOCH TIME: 1739190731.956130
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:11     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2056.0M, EPOCH TIME: 1739190731.956434
[02/10 09:32:11     36s] All LLGs are deleted
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2056.0M, EPOCH TIME: 1739190731.957094
[02/10 09:32:11     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2056.0M, EPOCH TIME: 1739190731.957247
[02/10 09:32:11     36s] Reported timing to dir ./timingReports
[02/10 09:32:11     36s] Total CPU time: 0.16 sec
[02/10 09:32:11     36s] Total Real time: 0.0 sec
[02/10 09:32:11     36s] Total Memory Usage: 2056.003906 Mbytes
[02/10 09:32:11     36s] Info: pop threads available for lower-level modules during optimization.
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] *** time_design #2 [finish] : [02/10 09:32:11     36s] =============================================================================================
[02/10 09:32:11     36s]  Final TAT Report : time_design #2                                              21.15-s110_1
[02/10 09:32:11     36s] =============================================================================================
[02/10 09:32:11     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
cpu/real = 0:00:00.2/0:00:00.7 (0.2), totSession cpu/real = 0:00:36.7/0:00:41.4 (0.9), mem = 2056.0M
[02/10 09:32:11     36s] ---------------------------------------------------------------------------------------------
[02/10 09:32:11     36s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:11     36s] [ OptSummaryReport       ]      1   0:00:00.1  (   8.2 % )     0:00:00.7 /  0:00:00.1    0.2
[02/10 09:32:11     36s] [ DrvReport              ]      1   0:00:00.5  (  79.3 % )     0:00:00.5 /  0:00:00.0    0.0
[02/10 09:32:11     36s] [ TimingUpdate           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[02/10 09:32:11     36s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:11     36s] [ GenerateReports        ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/10 09:32:11     36s] [ MISC                   ]          0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    0.8
[02/10 09:32:11     36s] ---------------------------------------------------------------------------------------------
[02/10 09:32:11     36s]  time_design #2 TOTAL               0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.2    0.2
[02/10 09:32:11     36s] ---------------------------------------------------------------------------------------------
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] @@file 186: time_design -post_cts -hold
[02/10 09:32:11     36s] *** time_design #3 [begin] : totSession cpu/real = 0:00:36.7/0:00:41.4 (0.9), mem = 2056.0M
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] TimeStamp Deleting Cell Server Begin ...
[02/10 09:32:11     36s] 
[02/10 09:32:11     36s] TimeStamp Deleting Cell Server End ...
[02/10 09:32:11     36s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2040.5M, EPOCH TIME: 1739190731.989694
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] All LLGs are deleted
[02/10 09:32:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:11     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2040.5M, EPOCH TIME: 1739190731.989744
[02/10 09:32:11     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2040.5M, EPOCH TIME: 1739190731.989760
[02/10 09:32:11     36s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2040.5M, EPOCH TIME: 1739190731.989818
[02/10 09:32:11     36s] Start to check current routing status for nets...
[02/10 09:32:11     36s] All nets are already routed correctly.
[02/10 09:32:11     36s] End to check current routing status for nets (mem=2040.5M)
[02/10 09:32:11     36s] Effort level <high> specified for reg2reg path_group
[02/10 09:32:12     36s] All LLGs are deleted
[02/10 09:32:12     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2048.5M, EPOCH TIME: 1739190732.029816
[02/10 09:32:12     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2048.5M, EPOCH TIME: 1739190732.030013
[02/10 09:32:12     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2048.5M, EPOCH TIME: 1739190732.030212
[02/10 09:32:12     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2048.5M, EPOCH TIME: 1739190732.030920
[02/10 09:32:12     36s] Max number of tech site patterns supported in site array is 256.
[02/10 09:32:12     36s] Core basic site is CoreSite
[02/10 09:32:12     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2048.5M, EPOCH TIME: 1739190732.043073
[02/10 09:32:12     36s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:32:12     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:32:12     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2048.5M, EPOCH TIME: 1739190732.043303
[02/10 09:32:12     36s] Fast DP-INIT is on for default
[02/10 09:32:12     36s] Atter site array init, number of instance map data is 0.
[02/10 09:32:12     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2048.5M, EPOCH TIME: 1739190732.044142
[02/10 09:32:12     36s] 
[02/10 09:32:12     36s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:12     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2048.5M, EPOCH TIME: 1739190732.044336
[02/10 09:32:12     36s] All LLGs are deleted
[02/10 09:32:12     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2048.5M, EPOCH TIME: 1739190732.044837
[02/10 09:32:12     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2048.5M, EPOCH TIME: 1739190732.044981
[02/10 09:32:12     36s] Starting delay calculation for Hold views
[02/10 09:32:12     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/10 09:32:12     36s] #################################################################################
[02/10 09:32:12     36s] # Design Stage: PreRoute
[02/10 09:32:12     36s] # Design Name: ieee754multiplier
[02/10 09:32:12     36s] # Design Mode: 45nm
[02/10 09:32:12     36s] # Analysis Mode: MMMC Non-OCV 
[02/10 09:32:12     36s] # Parasitics Mode: No SPEF/RCDB 
[02/10 09:32:12     36s] # Signoff Settings: SI Off 
[02/10 09:32:12     36s] #################################################################################
[02/10 09:32:12     36s] Calculate delays in BcWc mode...
[02/10 09:32:12     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 2058.0M, InitMEM = 2058.0M)
[02/10 09:32:12     36s] Start delay calculation (fullDC) (1 T). (MEM=2058.03)
[02/10 09:32:12     36s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[02/10 09:32:12     36s] End AAE Lib Interpolated Model. (MEM=2058.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:12     36s] Total number of fetched objects 1721
[02/10 09:32:12     36s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/10 09:32:12     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 09:32:12     36s] End delay calculation. (MEM=2090.46 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:32:12     36s] End delay calculation (fullDC). (MEM=2090.46 CPU=0:00:00.1 REAL=0:00:00.0)
[02/10 09:32:12     36s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2090.5M) ***
[02/10 09:32:12     36s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:37.0 mem=2090.5M)
[02/10 09:32:12     37s] 
[02/10 09:32:12     37s] ------------------------------------------------------------------
[02/10 09:32:12     37s]          time_design Summary
[02/10 09:32:12     37s] ------------------------------------------------------------------
[02/10 09:32:12     37s] 
[02/10 09:32:12     37s] Hold views included:
[02/10 09:32:12     37s]  analysis_normal_fast_min 
[02/10 09:32:12     37s] 
[02/10 09:32:12     37s] +--------------------+---------+---------+---------+
[02/10 09:32:12     37s] |     Hold mode      |   all   | reg2reg | default |
[02/10 09:32:12     37s] +--------------------+---------+---------+---------+
[02/10 09:32:12     37s] |           WNS (ns):|  0.270  |   N/A   |  0.270  |
[02/10 09:32:12     37s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[02/10 09:32:12     37s] |    Violating Paths:|    0    |   N/A   |    0    |
[02/10 09:32:12     37s] |          All Paths:|   96    |   N/A   |   96    |
[02/10 09:32:12     37s] +--------------------+---------+---------+---------+
[02/10 09:32:12     37s] 
[02/10 09:32:12     37s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/10 09:32:12     37s] All LLGs are deleted
[02/10 09:32:12     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2051.5M, EPOCH TIME: 1739190732.263441
[02/10 09:32:12     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2051.5M, EPOCH TIME: 1739190732.263609
[02/10 09:32:12     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2051.5M, EPOCH TIME: 1739190732.263799
[02/10 09:32:12     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2051.5M, EPOCH TIME: 1739190732.264497
[02/10 09:32:12     37s] Max number of tech site patterns supported in site array is 256.
[02/10 09:32:12     37s] Core basic site is CoreSite
[02/10 09:32:12     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2051.5M, EPOCH TIME: 1739190732.276126
[02/10 09:32:12     37s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:32:12     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:32:12     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2051.5M, EPOCH TIME: 1739190732.276282
[02/10 09:32:12     37s] Fast DP-INIT is on for default
[02/10 09:32:12     37s] Atter site array init, number of instance map data is 0.
[02/10 09:32:12     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2051.5M, EPOCH TIME: 1739190732.276976
[02/10 09:32:12     37s] 
[02/10 09:32:12     37s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:12     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2051.5M, EPOCH TIME: 1739190732.277156
[02/10 09:32:12     37s] All LLGs are deleted
[02/10 09:32:12     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2051.5M, EPOCH TIME: 1739190732.277670
[02/10 09:32:12     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2051.5M, EPOCH TIME: 1739190732.277792
[02/10 09:32:12     37s] Density: 69.974%
[02/10 09:32:12     37s] Routing Overflow: 0.00% H and 0.00% V
[02/10 09:32:12     37s] ------------------------------------------------------------------
[02/10 09:32:12     37s] All LLGs are deleted
[02/10 09:32:12     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2051.5M, EPOCH TIME: 1739190732.280722
[02/10 09:32:12     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2051.5M, EPOCH TIME: 1739190732.280864
[02/10 09:32:12     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2051.5M, EPOCH TIME: 1739190732.281050
[02/10 09:32:12     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2051.5M, EPOCH TIME: 1739190732.281733
[02/10 09:32:12     37s] Max number of tech site patterns supported in site array is 256.
[02/10 09:32:12     37s] Core basic site is CoreSite
[02/10 09:32:12     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2051.5M, EPOCH TIME: 1739190732.294242
[02/10 09:32:12     37s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 09:32:12     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/10 09:32:12     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2051.5M, EPOCH TIME: 1739190732.294569
[02/10 09:32:12     37s] Fast DP-INIT is on for default
[02/10 09:32:12     37s] Atter site array init, number of instance map data is 0.
[02/10 09:32:12     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2051.5M, EPOCH TIME: 1739190732.295567
[02/10 09:32:12     37s] 
[02/10 09:32:12     37s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/10 09:32:12     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2051.5M, EPOCH TIME: 1739190732.295762
[02/10 09:32:12     37s] All LLGs are deleted
[02/10 09:32:12     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 09:32:12     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2051.5M, EPOCH TIME: 1739190732.296281
[02/10 09:32:12     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2051.5M, EPOCH TIME: 1739190732.296415
[02/10 09:32:12     37s] Reported timing to dir ./timingReports
[02/10 09:32:12     37s] Total CPU time: 0.35 sec
[02/10 09:32:12     37s] Total Real time: 1.0 sec
[02/10 09:32:12     37s] Total Memory Usage: 2025.960938 Mbytes
[02/10 09:32:12     37s] 
[02/10 09:32:12     37s] *** time_design #3 [finish] : [02/10 09:32:12     37s] =============================================================================================
[02/10 09:32:12     37s]  Final TAT Report : time_design #3                                              21.15-s110_1
[02/10 09:32:12     37s] =============================================================================================
[02/10 09:32:12     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/10 09:32:12     37s] ---------------------------------------------------------------------------------------------
cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:37.1/0:00:41.7 (0.9), mem = 2026.0M
[02/10 09:32:12     37s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:12     37s] [ OptSummaryReport       ]      1   0:00:00.1  (  15.7 % )     0:00:00.3 /  0:00:00.3    1.0
[02/10 09:32:12     37s] [ TimingUpdate           ]      1   0:00:00.1  (  23.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/10 09:32:12     37s] [ FullDelayCalc          ]      1   0:00:00.1  (  31.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/10 09:32:12     37s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/10 09:32:12     37s] [ GenerateReports        ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.3
[02/10 09:32:12     37s] [ MISC                   ]          0:00:00.1  (  23.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/10 09:32:12     37s] ---------------------------------------------------------------------------------------------
[02/10 09:32:12     37s]  time_design #3 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/10 09:32:12     37s] ---------------------------------------------------------------------------------------------
[02/10 09:32:12     37s] 
[02/10 09:32:12     37s] @file 187:
[02/10 09:32:12     37s] @file 188: #-----------------------------------------------------------------------------
[02/10 09:32:12     37s] @file 189: # postCTS optimization
[02/10 09:32:12     37s] @file 190: #-----------------------------------------------------------------------------
[02/10 09:32:12     37s] @file 191: #opt_design -post_cts
[02/10 09:32:12     37s] @file 192:
[02/10 09:32:12     37s] @file 193:
[02/10 09:32:12     37s] @file 194: #-----------------------------------------------------------------------------
[02/10 09:32:12     37s] @file 195: # Save Design: 03_cts.enc
[02/10 09:32:12     37s] @file 196: #-----------------------------------------------------------------------------
[02/10 09:32:12     37s] @file 197: # graphical or command
[02/10 09:32:12     37s] @@file 198: write_db 03_cts.enc
[02/10 09:32:12     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/10 09:32:12     37s] #% Begin save design ... (date=02/10 09:32:12, mem=1730.3M)
[02/10 09:32:12     37s] % Begin Save ccopt configuration ... (date=02/10 09:32:12, mem=1730.3M)
[02/10 09:32:12     37s] % End Save ccopt configuration ... (date=02/10 09:32:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.8M, current mem=1730.8M)
[02/10 09:32:12     37s] % Begin Save netlist data ... (date=02/10 09:32:12, mem=1730.8M)
[02/10 09:32:12     37s] Writing Binary DB to 03_cts.enc.tmp/ieee754multiplier.v.bin in single-threaded mode...
[02/10 09:32:12     37s] % End Save netlist data ... (date=02/10 09:32:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.8M, current mem=1730.8M)
[02/10 09:32:12     37s] Saving symbol-table file ...
[02/10 09:32:12     37s] Saving congestion map file 03_cts.enc.tmp/ieee754multiplier.route.congmap.gz ...
[02/10 09:32:12     37s] % Begin Save AAE data ... (date=02/10 09:32:12, mem=1731.1M)
[02/10 09:32:12     37s] Saving AAE Data ...
[02/10 09:32:12     37s] % End Save AAE data ... (date=02/10 09:32:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.1M, current mem=1731.1M)
[02/10 09:32:12     37s] Saving preference file 03_cts.enc.tmp/gui.pref.tcl ...
[02/10 09:32:12     37s] Saving mode setting ...
[02/10 09:32:12     37s] Saving root attributes to be loaded post write_db ...
[02/10 09:32:12     37s] Saving global file ...
[02/10 09:32:12     37s] Saving root attributes to be loaded previous write_db ...
[02/10 09:32:13     37s] % Begin Save floorplan data ... (date=02/10 09:32:13, mem=1766.3M)
[02/10 09:32:13     37s] Saving floorplan file ...
[02/10 09:32:13     37s] % End Save floorplan data ... (date=02/10 09:32:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.3M, current mem=1766.3M)
[02/10 09:32:13     37s] Saving PG file 03_cts.enc.tmp/ieee754multiplier.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Feb 10 09:32:13 2025)
[02/10 09:32:13     37s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2030.2M) ***
[02/10 09:32:13     37s] Saving Drc markers ...
[02/10 09:32:13     37s] ... No Drc file written since there is no markers found.
[02/10 09:32:13     37s] % Begin Save placement data ... (date=02/10 09:32:13, mem=1766.3M)
[02/10 09:32:13     37s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/10 09:32:13     37s] Save Adaptive View Pruning View Names to Binary file
[02/10 09:32:13     37s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2033.2M) ***
[02/10 09:32:13     37s] % End Save placement data ... (date=02/10 09:32:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.3M, current mem=1766.3M)
[02/10 09:32:13     37s] % Begin Save routing data ... (date=02/10 09:32:13, mem=1766.3M)
[02/10 09:32:13     37s] Saving route file ...
[02/10 09:32:13     37s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2030.2M) ***
[02/10 09:32:13     37s] % End Save routing data ... (date=02/10 09:32:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.3M, current mem=1766.3M)
[02/10 09:32:13     37s] Saving property file 03_cts.enc.tmp/ieee754multiplier.prop
[02/10 09:32:13     37s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2033.2M) ***
[02/10 09:32:13     37s] #Saving pin access data to file 03_cts.enc.tmp/ieee754multiplier.apa ...
[02/10 09:32:13     37s] #
[02/10 09:32:13     37s] % Begin Save power constraints data ... (date=02/10 09:32:13, mem=1766.3M)
[02/10 09:32:13     37s] % End Save power constraints data ... (date=02/10 09:32:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1766.3M, current mem=1766.3M)
[02/10 09:32:13     37s] Generated self-contained design 03_cts.enc.tmp
[02/10 09:32:13     37s] #% End save design ... (date=02/10 09:32:13, total cpu=0:00:00.9, real=0:00:01.0, peak res=1767.2M, current mem=1767.2M)
[02/10 09:32:13     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/10 09:32:13     37s] *** Message Summary: 0 warning(s), 0 error(s)
[02/10 09:32:13     37s] 
[02/10 09:32:13     37s] @file 199: # graphical
[02/10 09:32:13     37s] @file 200:
[02/10 09:32:13     37s] @file 201: #-----------------------------------------------------------------------------
[02/10 09:32:13     37s] @file 202: # Power nets (Power planning) creating power, grounds rings and stripes
[02/10 09:32:13     37s] @file 203: #-----------------------------------------------------------------------------
[02/10 09:32:13     37s] @file 204: # graphical
[02/10 09:32:13     37s] @file 205:
[02/10 09:32:13     37s] @file 206:
[02/10 09:32:13     37s] @file 207: #-----------------------------------------------------------------------------
[02/10 09:32:13     37s] @file 208: # Power nets (Power planning) creating power, grounds rings and stripes
[02/10 09:32:13     37s] @file 209: #-----------------------------------------------------------------------------
[02/10 09:32:13     37s] @file 210: # graphical
[02/10 09:32:13     37s] @file 211:
[02/10 09:32:13     37s] @file 212:
[02/10 09:32:13     37s] @file 213: #-----------------------------------------------------------------------------
[02/10 09:32:13     37s] @file 214: # Add Ring (Power planning)
[02/10 09:32:13     37s] @file 215: #-----------------------------------------------------------------------------
[02/10 09:32:13     37s] @file 216: # graphical
[02/10 09:32:13     37s] @file 217:
[02/10 09:32:13     37s] @file 218:
[02/10 09:32:13     37s] @file 219: #-----------------------------------------------------------------------------
[02/10 09:32:13     37s] @file 220: # Sroute
[02/10 09:32:13     37s] @file 221: #-----------------------------------------------------------------------------
[02/10 09:32:13     37s] @file 222: # graphical
[02/10 09:32:13     37s] @file 223:
[02/10 09:32:13     37s] @file 224:
[02/10 09:32:13     37s] @file 225: #-----------------------------------------------------------------------------
[02/10 09:32:13     37s] @file 226: # Save Design: 01_power.enc
[02/10 09:32:13     37s] @file 227: #-----------------------------------------------------------------------------
[02/10 09:32:13     37s] @file 228: # graphical
[02/10 09:32:13     37s] @file 229:
[02/10 09:32:13     37s] @@file 230: gui_show
[02/10 09:32:13     38s] #@ End verbose source: /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
[02/10 09:32:13     38s] @innovus 2> gui_pan 1.93900 2.19500
[02/10 09:32:24     39s] @innovus 3> gui_pan 5.78500 5.10450
[02/10 09:32:26     40s] @innovus 4> gui_pan 16.43650 20.33700
[02/10 09:32:28     41s] @innovus 5> gui_pan 23.45550 31.10900
[02/10 09:32:30     41s] @innovus 6> [02/10 09:32:36     42s] 
[02/10 09:32:36     42s] *** Summary of all messages that are not suppressed in this session:
[02/10 09:32:36     42s] Severity  ID               Count  Summary                                  
[02/10 09:32:36     42s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...

[02/10 09:32:36     42s] --------------------------------------------------------------------------------
[02/10 09:32:36     42s] Exiting Innovus on Mon Feb 10 09:32:36 2025
[02/10 09:32:36     42s]   Total CPU time:     0:00:46
[02/10 09:32:36     42s]   Total real time:    0:01:17
[02/10 09:32:36     42s]   Peak memory (main): 1868.28MB
[02/10 09:32:36     42s] 
[02/10 09:32:36     42s] 
[02/10 09:32:36     42s] *** Memory Usage v#1 (Current mem = 2279.461M, initial mem = 491.887M) ***
[02/10 09:32:36     42s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/10 09:32:36     42s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[02/10 09:32:36     42s] WARNING   IMPEXT-6166          6  Capacitance table file(s) without the EX...
[02/10 09:32:36     42s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[02/10 09:32:36     42s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/10 09:32:36     42s] WARNING   IMPPP-531          462  ViaGen Warning: Due to %s rule violation...
[02/10 09:32:36     42s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[02/10 09:32:36     42s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[02/10 09:32:36     42s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[02/10 09:32:36     42s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[02/10 09:32:36     42s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/10 09:32:36     42s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[02/10 09:32:36     42s] ERROR     TCLCMD-917           2  Cannot find '%s' that match '%s'         
[02/10 09:32:36     42s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[02/10 09:32:36     42s] *** Message Summary: 513 warning(s), 2 error(s)
[02/10 09:32:36     42s] 
[02/10 09:32:36     42s] --- Ending "Innovus" (totcpu=0:00:42.2, real=0:01:16, mem=2279.5M) ---
