;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @6
	SUB #12, @200
	ADD #210, 60
	DAT #0, <-32
	SUB @121, 106
	ADD <130, 9
	SUB @121, 106
	SUB <0, @2
	JMZ 10, 20
	SUB 12, @10
	SUB @0, @6
	SUB @121, 106
	SUB 12, @10
	JMP 12, #10
	DAT <130, #9
	DAT <130, #9
	MOV 10, 20
	JMP <121, 106
	ADD <130, 9
	SPL -700, -602
	SUB @0, @2
	MOV -1, <-20
	SUB @0, @2
	SUB #12, @200
	MOV 10, 20
	ADD 3, @326
	DAT <130, #9
	SLT <130, 9
	SUB @121, 106
	SLT 300, 90
	SPL -700, -602
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SUB @0, @2
	CMP @-127, 100
	MOV -7, <-20
	SLT 20, @12
	MOV -7, <-20
	JMP <0, #6
	CMP -207, <-120
	SPL @12, #200
	SPL 0, <-32
	CMP -207, <-120
	SPL 0, <-32
