#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/corvus/Applications/iCEcube2/synpbase
#OS: Linux 
#Hostname: cpc

# Wed Nov  3 22:42:36 2021

#Implementation: ram_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :cpc
@I::"/home/corvus/Applications/iCEcube2/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/corvus/Applications/iCEcube2/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/corvus/Applications/iCEcube2/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/corvus/Applications/iCEcube2/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/corvus/Applications/iCEcube2/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_registers.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_registers.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_registers.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/stack.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_alu.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_memory.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sram16.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi_wo.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v" (library work)
Verilog syntax check successful!
Selecting top level module rv32i
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":6:7:6:15|Synthesizing module bram_dual in library work.

	memSize_p=32'b00000000000000000000000000000101
	dataWidth_p=32'b00000000000000000000000000100000
   Generated name = bram_dual_5s_32s

@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found RAM memory, depth=32, width=32
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":6:7:6:15|Synthesizing module bram_dual in library work.

	memSize_p=32'b00000000000000000000000000000111
	dataWidth_p=32'b00000000000000000000000000100000
   Generated name = bram_dual_7s_32s

@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found RAM memory, depth=128, width=32
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/stack.v":6:7:6:11|Synthesizing module stack in library work.

	XLEN=32'b00000000000000000000000000100000
	SIZE=32'b00000000000000000000000000000111
   Generated name = stack_32s_7s

@N: CG179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/stack.v":30:50:30:54|Removing redundant assignment.
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_registers.v":8:7:8:21|Synthesizing module rv32i_registers in library work.

	XLEN=32'b00000000000000000000000000100000
	REG_BITS=32'b00000000000000000000000000000101
   Generated name = rv32i_registers_32s_5s

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_alu.v":4:7:4:15|Synthesizing module rv32i_alu in library work.

	XLEN=32'b00000000000000000000000000100000
	OP_ADD=4'b0000
	OP_SUB=4'b1000
	OP_SLT=4'b0010
	OP_SLTU=4'b0011
	OP_AND=4'b0111
	OP_OR=4'b0110
	OP_XOR=4'b0100
	OP_SLL=4'b0001
	OP_SRL=4'b0101
	OP_SRA=4'b1101
   Generated name = rv32i_alu_Z1

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_memory.v":4:7:4:18|Synthesizing module rv32i_memory in library work.

	XLEN=32'b00000000000000000000000000100000
	PORT_LEN=32'b00000000000000000000000000010000
	MAP_SIZE=32'b00000000000000000000000000001001
	REGION_0_B=32'b00000000000000000000000000000000
	REGION_0_E=32'b00000000000000000000000000000000
	REGION_1_B=32'b00000000000000000001000000000000
	REGION_1_E=32'b00000000000000000001000001000000
	REGION_2_B=32'b00000000000100000000000000000000
	REGION_2_E=32'b00000000000100001000000000000100
	REGION_3_B=32'b00000000000000000100000000000000
	REGION_3_E=32'b00000000000000000100000000011000
	REGION_4_B=32'b00000000000000001001000000000000
	REGION_4_E=32'b00000000000000001001000000000100
	REGION_5_B=32'b00000000000000001010000000000000
	REGION_5_E=32'b00000000000000001010000000000100
	REGION_6_B=32'b00000000000000001011000000000000
	REGION_6_E=32'b00000000000000001011000000000100
	REGION_7_B=32'b00000000000000010000000000000000
	REGION_7_E=32'b00000000000000100000000000000000
	REGION_8_B=32'b00000000000000100000000000000000
	REGION_8_E=32'b00000000000000110000000000000000
   Generated name = rv32i_memory_Z2

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":6:7:6:15|Synthesizing module bram_dual in library work.

	memSize_p=32'b00000000000000000000000000001001
	dataWidth_p=32'b00000000000000000000000000001000
   Generated name = bram_dual_9s_8s

@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found RAM memory, depth=512, width=8
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":6:7:6:10|Synthesizing module fifo in library work.

	memSize_p=32'b00000000000000000000000000001001
	dataWidth_p=32'b00000000000000000000000000001000
   Generated name = fifo_9s_8s

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":7:7:7:17|Synthesizing module uartwrapper in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":6:7:6:15|Synthesizing module bram_dual in library work.

	memSize_p=32'b00000000000000000000000000001000
	dataWidth_p=32'b00000000000000000000000000010000
   Generated name = bram_dual_8_16s

@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found RAM memory, depth=256, width=16
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":6:7:6:15|Synthesizing module bram_dual in library work.

	memSize_p=32'b00000000000000000000000000001001
	dataWidth_p=32'b00000000000000000000000000010000
   Generated name = bram_dual_9s_16s

@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found RAM memory, depth=512, width=16
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":4:7:4:20|Synthesizing module bram_init_dual in library work.

	memSize_p=32'b00000000000000000000000000001010
	dataWidth_p=32'b00000000000000000000000000001000
	initFile_p=264'b001011100010111000101111001011100010111000101111011000110110111101101101011011010110111101101110001011110110100101101110011000110110110001110101011001000110010100101111011000110110100001100001011100100110010001100001011101000110000100101110011010000110010101111000
   Generated name = bram_init_dual_10s_8s_../../common/include/chardata.hex_Z3

@W: CG532 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":22:2:22:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Found RAM memory, depth=1024, width=8
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":8:7:8:11|Synthesizing module accel in library work.

	gpuSize_p=32'b00000000000000000000000000001001
	gpuInputWidth_p=32'b00000000000000000000000000001100
	SM_ACCEL_IDLE=32'b00000000000000000000000000000000
	SM_ACCEL_CLEAR=32'b00000000000000000000000000000001
	SM_ACCEL_READ1=32'b00000000000000000000000000000010
	SM_ACCEL_READ2=32'b00000000000000000000000000000011
	SM_ACCEL_INCR=32'b00000000000000000000000000000100
	SM_ACCEL_WRITE=32'b00000000000000000000000000000101
	SM_ACCEL_PREWRITE=32'b00000000000000000000000000000110
	SM_ACCEL_WRITE1=32'b00000000000000000000000000000111
	SM_ACCEL_WRITE2=32'b00000000000000000000000000001000
	SM_ACCEL_WRITE3=32'b00000000000000000000000000001001
	SM_ACCEL_WRITE4=32'b00000000000000000000000000001010
	SM_ACCEL_DONE=32'b00000000000000000000000000001110
	SM_ACCEL_EXIT=32'b00000000000000000000000000001111
   Generated name = accel_Z4

@N: CG179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":267:87:267:91|Removing redundant assignment.
@N: CG179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":270:88:270:92|Removing redundant assignment.
@N: CG179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":279:87:279:91|Removing redundant assignment.
@N: CG179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":282:88:282:92|Removing redundant assignment.
@W: CL271 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|Pruning unused bits 3 to 0 of cleanedY[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi_wo.v":4:7:4:12|Synthesizing module spi_wo in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":7:7:7:9|Synthesizing module gpu in library work.

	gpuSize_p=32'b00000000000000000000000000001001
	gpuInputWidth_p=32'b00000000000000000000000000001100
	initData_p=264'b001011100010111000101111001011100010111000101111011000110110111101101101011011010110111101101110001011110110100101101110011000110110110001110101011001000110010100101111011010010110111001101001011101000110010001100001011101000110000100101110011010000110010101111000
	numWords=5'b11110
	delayBits=32'b00000000000000000000000000010100
	frameBits=32'b00000000000000000000000000010010
	frameCompare=19'b1110100100001011001
   Generated name = gpu_9s_12s_../../common/include/initdata.hex_30_20s_18s_477273_Z5

@W: CG532 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":77:2:77:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sram16.v":4:7:4:12|Synthesizing module sram16 in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":2:7:2:22|Synthesizing module rv32i_interrupts in library work.

	XLEN=32'b00000000000000000000000000100000
	ILEN=32'b00000000000000000000000000100000
	INT_VECT_LEN=32'b00000000000000000000000000000101
   Generated name = rv32i_interrupts_32s_32s_5s

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":4:7:4:19|Synthesizing module bram_init_rom in library work.

	memSize_p=32'b00000000000000000000000000000110
	dataWidth_p=32'b00000000000000000000000000100000
	initFile_p=264'b001011100010111000101111001011100010111000101111011100100111011000110011001100100110100100101111011010010110111001100011011011000111010101100100011001010010111101101101011010010110001101110010011011110110001101101111011001000110010100101110011010000110010101111000
   Generated name = bram_init_rom_6s_32s_../../rv32i/include/microcode.hex_Z6

@W: CG532 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":19:2:19:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_33_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_34_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_35_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_36_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_37_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_38_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_39_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_40_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_41_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_42_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_43_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_44_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_45_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_46_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_47_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_48_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_49_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_50_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_51_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_52_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_53_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_54_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_55_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_56_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_57_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_58_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_59_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_60_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_61_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_62_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Object memory_63_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":17:28:17:33|Some of the address location in the memory "memory" are not assigned.
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":14:7:14:19|Synthesizing module rv32i_control in library work.

	XLEN=32'b00000000000000000000000000100000
	ILEN=32'b00000000000000000000000000100000
	REG_BITS=32'b00000000000000000000000000000101
	INST_BITS=32'b00000000000000000000000000010000
	VECTOR_TABLE=32'b00000000000000010000000000000000
	MICRO_CODE=264'b001011100010111000101111001011100010111000101111011100100111011000110011001100100110100100101111011010010110111001100011011011000111010101100100011001010010111101101101011010010110001101110010011011110110001101101111011001000110010100101110011010000110010101111000
	INT_VECT_LEN=32'b00000000000000000000000000000101
	OP_L=5'b00000
	OP_FENCE=5'b00011
	OP_AI=5'b00100
	OP_AUIPC=5'b00101
	OP_S=5'b01000
	OP_A=5'b01100
	OP_LUI=5'b01101
	OP_B=5'b11000
	OP_JALR=5'b11001
	OP_JAL=5'b11011
	OP_SYS=5'b11100
	FETCH_SIZE=32'b00000000000000000000000000000010
	INTERRUPT_OFFSET=32'b00000000000000000000000000011101
	x1=5'b00001
	x5=5'b00101
   Generated name = rv32i_control_Z7

@W: CL271 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":301:2:301:7|Pruning unused bits 6 to 0 of instruction_8[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":308:2:308:7|Register bit operand_offset[5] is always 0.
@W: CL260 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":308:2:308:7|Pruning register bit 5 of operand_offset[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":40:7:40:11|Synthesizing module rv32i in library work.

@W: CG360 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":59:16:59:23|Removing wire FLASH_CS, as there is no assignment to it.
@W: CG360 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":60:16:60:24|Removing wire FLASH_SCK, as there is no assignment to it.
@W: CG360 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":61:16:61:24|Removing wire FLASH_SDI, as there is no assignment to it.
@W: CG360 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":163:13:163:23|Removing wire raw_apu_out, as there is no assignment to it.
@W: CG360 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":172:21:172:29|Removing wire flash_out, as there is no assignment to it.
@W: CG360 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":175:21:175:29|Removing wire timer_out, as there is no assignment to it.
@W: CG360 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":292:7:292:19|Removing wire int_src_timer, as there is no assignment to it.
@W: CG360 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":410:14:410:22|Removing wire apuMaster, as there is no assignment to it.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[0] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[1] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[2] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[3] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[4] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[5] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[6] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[7] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[8] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[9] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[10] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[11] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[12] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[13] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[14] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[15] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[16] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[17] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[18] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[19] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[20] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[21] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audioAcc[22] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[0] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[1] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[2] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[3] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[4] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[5] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[6] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[7] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[8] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[9] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[10] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[11] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[12] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[13] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[14] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":397:2:397:7|Register bit audiobuff[15] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":406:2:406:7|Register bit osc is always 0.
@W: CL156 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":91:26:91:41|*Input interrupt_vector[4:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":164:71:164:88|*Input un1_raw_apu_out[15:0] to expression [mux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":164:49:164:66|*Input un1_D_DATA[15:0] to expression [mux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":172:21:172:29|*Input flash_out[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":175:21:175:29|*Input timer_out[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":59:16:59:23|*Output FLASH_CS has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":60:16:60:24|*Output FLASH_SCK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":61:16:61:24|*Output FLASH_SDI has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":62:16:62:24|Input FLASH_SDO is unused.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":48:2:48:7|Trying to extract state machine for register interrupt_state_o.
@N: CL159 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sram16.v":5:15:5:19|Input clk_i is unused.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Trying to extract state machine for register displayState.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Register bit displayState[3] is always 0.
@W: CL260 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Pruning register bit 3 of displayState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi_wo.v":33:2:33:7|Trying to extract state machine for register spiState.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|Trying to extract state machine for register accel_sm.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|Trying to extract state machine for register TXstate.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|Trying to extract state machine for register RXstate.
@N: CL159 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_memory.v":35:30:35:35|Input data_i is unused.
@N: CL159 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_alu.v":9:15:9:19|Input clk_i is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov  3 22:42:37 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":40:7:40:11|Selected library: work cell: rv32i view verilog as top level
@N: NF107 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":40:7:40:11|Selected library: work cell: rv32i view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov  3 22:42:37 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov  3 22:42:37 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/synwork/ram_project_comp.srs changed - recompiling
@N: NF107 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":40:7:40:11|Selected library: work cell: rv32i view verilog as top level
@N: NF107 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":40:7:40:11|Selected library: work cell: rv32i view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov  3 22:42:38 2021

###########################################################]
Pre-mapping Report

# Wed Nov  3 22:42:38 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/ram_project_scck.rpt 
Printing clock  summary report in "/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/ram_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 108MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

@N: MO111 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":59:16:59:23|Tristate driver FLASH_CS (in view: work.rv32i(verilog)) on net FLASH_CS (in view: work.rv32i(verilog)) has its enable tied to GND.
@N: MO111 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":60:16:60:24|Tristate driver FLASH_SCK (in view: work.rv32i(verilog)) on net FLASH_SCK (in view: work.rv32i(verilog)) has its enable tied to GND.
@N: MO111 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":61:16:61:24|Tristate driver FLASH_SDI (in view: work.rv32i(verilog)) on net FLASH_SDI (in view: work.rv32i(verilog)) has its enable tied to GND.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_memory.v":87:2:87:7|Removing sequential instance illegal_access_o (in view: work.rv32i_memory_Z2(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist rv32i

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                          Clock                     Clock
Clock                              Frequency     Period        Type                           Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
rv32i|clk_i                        1.0 MHz       1000.000      inferred                       Autoconstr_clkgroup_0     1007 
spi_wo|clkdiv_derived_clock[3]     1.0 MHz       1000.000      derived (from rv32i|clk_i)     Autoconstr_clkgroup_0     5    
=============================================================================================================================

@W: MT529 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found inferred clock rv32i|clk_i which controls 1007 sequential elements including RV32I_REGISTERS.RS1.data_o[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":61:16:61:24|Tristate driver FLASH_SDI (in view: work.rv32i(verilog)) on net FLASH_SDI (in view: work.rv32i(verilog)) has its enable tied to GND.
@N: MO111 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":60:16:60:24|Tristate driver FLASH_SCK (in view: work.rv32i(verilog)) on net FLASH_SCK (in view: work.rv32i(verilog)) has its enable tied to GND.
@N: MO111 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":59:16:59:23|Tristate driver FLASH_CS (in view: work.rv32i(verilog)) on net FLASH_CS (in view: work.rv32i(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/ram_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":21:2:21:7|Removing sequential instance data_o[5] (in view: work.bram_init_rom_6s_32s_\.\.\/\.\.\/rv32i\/include\/microcode\.hex_Z6(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 52MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov  3 22:42:39 2021

###########################################################]
Map & Optimize Report

# Wed Nov  3 22:42:39 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

@N: MO111 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":61:16:61:24|Tristate driver FLASH_SDI (in view: work.rv32i(verilog)) on net FLASH_SDI (in view: work.rv32i(verilog)) has its enable tied to GND.
@N: MO111 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":60:16:60:24|Tristate driver FLASH_SCK (in view: work.rv32i(verilog)) on net FLASH_SCK (in view: work.rv32i(verilog)) has its enable tied to GND.
@N: MO111 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":59:16:59:23|Tristate driver FLASH_CS (in view: work.rv32i(verilog)) on net FLASH_CS (in view: work.rv32i(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":125:22:125:43|ROM data_o_2[7:0] (in view: work.gpu_9s_12s_\.\.\/\.\.\/common\/include\/initdata\.hex_30_20s_18s_477273_Z5(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":125:22:125:43|ROM data_o_2[7:0] (in view: work.gpu_9s_12s_\.\.\/\.\.\/common\/include\/initdata\.hex_30_20s_18s_477273_Z5(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":125:22:125:43|Found ROM .delname. (in view: work.gpu_9s_12s_\.\.\/\.\.\/common\/include\/initdata\.hex_30_20s_18s_477273_Z5(verilog)) with 30 words by 8 bits.
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/stack.v":25:2:25:7|User-specified initial value defined for instance RV32I_REGISTERS.RAS.index[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|User-specified initial value defined for instance RV32I_REGISTERS.RAS.BRAM_DUAL.data_o[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.INFIFO.index_read[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.INFIFO.index_write[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|User-specified initial value defined for instance UARTWRAPPER.INFIFO.BRAM.data_o[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.TXstate[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.RXstate[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.rx_acc[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.tx_acc[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.TXshift[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.RXready_o is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.rx_tick is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.tx_tick is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.RXbuffer_o[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.OUTFIFO.index_read[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.OUTFIFO.index_write[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|User-specified initial value defined for instance UARTWRAPPER.OUTFIFO.BRAM.data_o[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":52:2:52:7|User-specified initial value defined for instance UARTWRAPPER.sendRead is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":52:2:52:7|User-specified initial value defined for instance UARTWRAPPER.TXstart is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":52:2:52:7|User-specified initial value defined for instance UARTWRAPPER.sendState is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.sprChrRaddr[9:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.accel_sm[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.word2[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.xPos[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.reqRaddr[9:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.clearCount[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.word1[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.instr2[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.bramDataWrite2 is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.bramDataWrite1 is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.cleanedX[6:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.cleanedY[5:4] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.accelDone is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.sprChrData[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.accelActive is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.instr1[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.init is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|User-specified initial value defined for instance GPU.ACCEL.clearWord[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|User-specified initial value defined for instance GPU.ACCEL.clear is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|User-specified initial value defined for instance GPU.ACCEL.BRAM_SPR.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|User-specified initial value defined for instance GPU.ACCEL.BRAM_REQ.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|User-specified initial value defined for instance GPU.ACCEL.BRAM2.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|User-specified initial value defined for instance GPU.ACCEL.BRAM1.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.resetDelay[20:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.frameDelay[18:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.frameReset is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.extCtrl is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":48:2:48:7|User-specified initial value defined for instance RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":27:2:27:7|User-specified initial value defined for instance RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":27:2:27:7|User-specified initial value defined for instance RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":308:2:308:7|User-specified initial value defined for instance RV32I_CONTROL.operand_offset[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":364:2:364:7|User-specified initial value defined for instance RV32I_CONTROL.uepc[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":221:2:221:7|User-specified initial value defined for instance RV32I_CONTROL.microcode_step[5:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":301:2:301:7|User-specified initial value defined for instance RV32I_CONTROL.instruction[31:7] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":405:2:405:7|User-specified initial value defined for instance RV32I_CONTROL.reset_delay[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":383:2:383:7|User-specified initial value defined for instance RV32I_CONTROL.load_temp[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":405:2:405:7|User-specified initial value defined for instance RV32I_CONTROL.initial_reset is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":405:2:405:7|User-specified initial value defined for instance RV32I_CONTROL.first_step is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":378:2:378:7|User-specified initial value defined for instance clkdiv[22:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_registers.v":36:2:36:7|User-specified initial value defined for instance RV32I_REGISTERS.pc[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|User-specified initial value defined for instance RV32I_REGISTERS.RS2.data_o[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|User-specified initial value defined for instance RV32I_REGISTERS.RS1.data_o[31:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM RV32I_REGISTERS.RS2.memory[31:0] (in view: work.rv32i(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM RV32I_REGISTERS.RS1.memory[31:0] (in view: work.rv32i(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Removing sequential instance RV32I_REGISTERS.RS2.data_o_ret_32[31:0] because it is equivalent to instance RV32I_REGISTERS.RS1.data_o_ret_32[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":378:2:378:7|Found counter in view:work.rv32i(verilog) instance clkdiv[22:0] 
@N: MF794 |RAM RV32I_REGISTERS.RS2.memory[31:0] required 34 registers during mapping 
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM_DUAL.memory[31:0] (in view: work.stack_32s_7s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_alu.v":36:19:36:43|Found 32 by 32 bit equality operator ('==') equal_o (in view: work.rv32i_alu_Z1(verilog))
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM.memory[7:0] (in view: work.fifo_9s_8s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :|Found 9 by 9 bit equality operator ('==') index_read4 (in view: work.fifo_9s_8s_1(verilog))
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":27:10:27:28|Found 9 by 9 bit equality operator ('==') BRAM.data_o26 (in view: work.fifo_9s_8s_1(verilog))
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":27:19:27:44|Found 9 by 9 bit equality operator ('==') empty_o (in view: work.fifo_9s_8s_1(verilog))
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM.memory[7:0] (in view: work.fifo_9s_8s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :|Found 9 by 9 bit equality operator ('==') index_read4 (in view: work.fifo_9s_8s_0(verilog))
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":27:10:27:28|Found 9 by 9 bit equality operator ('==') BRAM.data_o26 (in view: work.fifo_9s_8s_0(verilog))
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":27:19:27:44|Found 9 by 9 bit equality operator ('==') empty_o (in view: work.fifo_9s_8s_0(verilog))
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[3] because it is equivalent to instance GPU.raddr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[4] because it is equivalent to instance GPU.raddr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[2] because it is equivalent to instance GPU.dataWord[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[5] because it is equivalent to instance GPU.dataWord[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[6] because it is equivalent to instance GPU.dataWord[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[7] because it is equivalent to instance GPU.dataWord[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[8] because it is equivalent to instance GPU.dataWord[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[0] because it is equivalent to instance GPU.raddr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[1] because it is equivalent to instance GPU.raddr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM2.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM1.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|Found counter in view:work.accel_Z4(verilog) instance instr2[15:0] 
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|RAM BRAM_CHR.memory[7:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Found startup values on RAM instance BRAM_CHR.memory[7:0] (in view: work.accel_Z4(verilog)).
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_00 = 256'h0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_01 = 256'h0FFF0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_02 = 256'h034800000444008004E4052500E101E000300C7F024905FA0FAF030300700000.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_03 = 256'h035104A10AAA01A400A000A00F570F5F03590D5E09570F470A51025900F20F1E.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_04 = 256'h0E1E0FEF0F6F000F0B4F0F0801F10F4F0D5E055F055F0E1F011E0A5F0E5E065E.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_05 = 256'h000002120F110842011F035903C30B4B0FCF07870F0F01F1095206DF0E9E025F.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_06 = 256'h0C2C0C2E0EEE00F102CF0D0000D00C2F0EAC05E406AC0F2C022C0C2F0C6A0021.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_07 = 256'h0FFF013204B100B001B406EA0E8602C20ECE0E8E0E0E02F20AE4022C0E2C0C2E.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_00 = 256'h0111011101110111011101110111011101110111011101110111011101110111.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_01 = 256'h0111011101110111011101110111011101110111011101110111011101110111.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_02 = 256'h0001001000000001000000000001010000000110010000100101000000100000.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_03 = 256'h0010000100000100000100000011011100010111001101000011011100100011.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_04 = 256'h0010010101010111010100100111010101100001011100110110001101010110.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_05 = 256'h0111000001110000011101110010010101010010011000100011010101100001.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_06 = 256'h0010010101010111010101210010010101200010011001100110001101110000.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_07 = 256'h0111000000110010011001110120010101110010011001100011000103100013.
@N: FX702 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Found startup values on RAM instance BRAM_CHR.memory[7:0]
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM_SPR.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM_REQ.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":27:10:27:28|Found 9 by 9 bit equality operator ('==') BRAM_REQ.data_o48 (in view: work.accel_Z4(verilog))
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":27:10:27:28|Found 9 by 9 bit equality operator ('==') BRAM_SPR.data_o48 (in view: work.accel_Z4(verilog))
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":27:10:27:28|Found 10 by 10 bit equality operator ('==') BRAM_CHR.data_o4 (in view: work.accel_Z4(verilog))
@N: MO231 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":221:2:221:7|Found counter in view:work.rv32i_control_Z7(verilog) instance microcode_step[5:0] 
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":21:2:21:7|Removing sequential instance data_o[5] (in view: work.bram_init_rom_6s_32s_\.\.\/\.\.\/rv32i\/include\/microcode\.hex_Z6(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF794 |RAM BRAM_DUAL.memory[31:0] required 33 registers during mapping 
@N: MF794 |RAM BRAM.memory[7:0] required 34 registers during mapping 
@N: MF794 |RAM BRAM_CHR.memory[7:0] required 17 registers during mapping 
@N: MF794 |RAM BRAM_SPR.memory[15:0] required 42 registers during mapping 
@N: MF794 |RAM BRAM2.memory[15:0] required 34 registers during mapping 
@N: MF794 |RAM RV32I_REGISTERS.RS2.memory[31:0] required 34 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 182MB peak: 183MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 172MB peak: 184MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 167MB peak: 204MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 204MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 173MB peak: 204MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 172MB peak: 204MB)

@N: MO106 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":22:14:22:28|Found ROM .delname. (in view: work.rv32i(verilog)) with 64 words by 32 bits.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_rom.v":22:14:22:28|Removing sequential instance RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg[5] (in view: work.rv32i(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF794 |RAM BRAM_DUAL.memory[31:0] required 1 registers during mapping 
@N: MF794 |RAM BRAM.memory[7:0] required 26 registers during mapping 
@N: MF794 |RAM BRAM_CHR.memory[7:0] required 17 registers during mapping 
@N: MF794 |RAM BRAM_SPR.memory[15:0] required 42 registers during mapping 
@N: MF794 |RAM BRAM2.memory[15:0] required 34 registers during mapping 
@N: MF794 |RAM RV32I_REGISTERS.RS2.memory[31:0] required 34 registers during mapping 
@N: MF794 |RAM BRAM_DUAL.memory[31:0] required 1 registers during mapping 
@N: MF794 |RAM BRAM.memory[7:0] required 26 registers during mapping 
@N: MF794 |RAM BRAM_CHR.memory[7:0] required 17 registers during mapping 
@N: MF794 |RAM BRAM_SPR.memory[15:0] required 42 registers during mapping 
@N: MF794 |RAM BRAM2.memory[15:0] required 34 registers during mapping 
@N: MF794 |RAM RV32I_REGISTERS.RS2.memory[31:0] required 34 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 172MB peak: 204MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 246MB peak: 251MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		   -11.44ns		2874 /       671
   2		0h:00m:06s		   -11.44ns		2764 /       671
   3		0h:00m:06s		    -9.71ns		2767 /       671
   4		0h:00m:06s		    -9.54ns		2767 /       671
   5		0h:00m:06s		    -9.54ns		2768 /       671
@N: FX271 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":301:2:301:7|Replicating instance RV32I_CONTROL.instruction[8] (in view: work.rv32i(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":301:2:301:7|Replicating instance RV32I_CONTROL.instruction[10] (in view: work.rv32i(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":301:2:301:7|Replicating instance RV32I_CONTROL.instruction[7] (in view: work.rv32i(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":301:2:301:7|Replicating instance RV32I_CONTROL.instruction[9] (in view: work.rv32i(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":405:2:405:7|Replicating instance RV32I_CONTROL.first_step (in view: work.rv32i(verilog)) with 53 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   6		0h:00m:07s		    -9.54ns		2792 /       677
   7		0h:00m:07s		    -7.81ns		2803 /       677
   8		0h:00m:07s		    -7.53ns		2806 /       677
   9		0h:00m:07s		    -7.08ns		2808 /       677
  10		0h:00m:07s		    -6.91ns		2814 /       677
  11		0h:00m:07s		    -6.57ns		2815 /       677
  12		0h:00m:07s		    -6.57ns		2815 /       677
@N: FX271 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Replicating instance RV32I_REGISTERS.RS1.data_o_ret_64 (in view: work.rv32i(verilog)) with 32 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication


  13		0h:00m:07s		    -6.41ns		2815 /       680
@N: FX1016 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":41:10:41:14|SB_GB_IO inserted on the port clk_i.
@N: FX1017 :|SB_GB inserted on the net registers_pc_write.
@N: FX1017 :|SB_GB inserted on the net RV32I_CONTROL.control_vector[6].
@N: FX1017 :|SB_GB inserted on the net N_3288.
@N: FX1017 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|SB_GB inserted on the net GPU.frameReset.
@N: FX1017 :|SB_GB inserted on the net RV32I_CONTROL.un1_first_step_2.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 251MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 198MB peak: 251MB)

@N: MT611 :|Automatically generated clock spi_wo|clkdiv_derived_clock[3] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 712 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
5 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       clk_i_ibuf_gb_io     SB_GB_IO               712        clkdiv[10]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 164MB peak: 251MB)

Writing Analyst data base /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/synwork/ram_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 196MB peak: 251MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/ram_project.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 251MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 192MB peak: 251MB)

@W: MT420 |Found inferred clock rv32i|clk_i with period 34.11ns. Please declare a user-defined clock on object "p:clk_i"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov  3 22:42:48 2021
#


Top view:               rv32i
Requested Frequency:    29.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.019

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
rv32i|clk_i        29.3 MHz      24.9 MHz      34.108        40.127        -6.019     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                    |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------
rv32i|clk_i  rv32i|clk_i  |  34.108      -6.019  |  34.108      24.498  |  17.054      9.313  |  17.054      6.883
==================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: rv32i|clk_i
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                      Arrival           
Instance                                            Reference       Type        Pin     Net                       Time        Slack 
                                                    Clock                                                                           
------------------------------------------------------------------------------------------------------------------------------------
RV32I_CONTROL.instruction_fast[7]                   rv32i|clk_i     SB_DFFE     Q       instruction_fast[7]       0.540       -6.019
RV32I_CONTROL.instruction_fast[8]                   rv32i|clk_i     SB_DFFE     Q       instruction_fast[8]       0.540       -5.970
RV32I_CONTROL.instruction_fast[9]                   rv32i|clk_i     SB_DFFE     Q       instruction_fast[9]       0.540       -5.970
RV32I_CONTROL.instruction[15]                       rv32i|clk_i     SB_DFFE     Q       rs1_addr[0]               0.540       -5.949
RV32I_CONTROL.instruction_fast[10]                  rv32i|clk_i     SB_DFFE     Q       instruction_fast[10]      0.540       -5.921
RV32I_CONTROL.instruction[17]                       rv32i|clk_i     SB_DFFE     Q       rs1_addr[2]               0.540       -5.900
RV32I_CONTROL.instruction[16]                       rv32i|clk_i     SB_DFFE     Q       rs1_addr[1]               0.540       -5.886
RV32I_CONTROL.instruction[18]                       rv32i|clk_i     SB_DFFE     Q       rs1_addr[3]               0.540       -5.837
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg[1]     rv32i|clk_i     SB_DFF      Q       control_vector_raw[1]     0.540       -5.314
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg[2]     rv32i|clk_i     SB_DFF      Q       control_vector_raw[2]     0.540       -5.265
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                                              Required           
Instance                                            Reference       Type             Pin           Net                    Time         Slack 
                                                    Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
RV32I_REGISTERS.RS1.memory_memory_0_1               rv32i|clk_i     SB_RAM256x16     WDATA[7]      registers_data[23]     33.947       -6.019
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_1     rv32i|clk_i     SB_RAM256x16     WDATA[7]      registers_data[23]     33.947       -6.019
RV32I_REGISTERS.RS2.memory_memory_0_1               rv32i|clk_i     SB_RAM256x16     WDATA[7]      registers_data[23]     33.947       -6.019
RV32I_REGISTERS.RS2.memory_memory_0_1               rv32i|clk_i     SB_RAM256x16     WDATA[9]      registers_data[25]     33.947       -6.019
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_1     rv32i|clk_i     SB_RAM256x16     WDATA[9]      registers_data[25]     33.947       -6.019
RV32I_REGISTERS.RS1.memory_memory_0_1               rv32i|clk_i     SB_RAM256x16     WDATA[9]      registers_data[25]     33.947       -6.019
RV32I_REGISTERS.RS2.memory_memory_0_1               rv32i|clk_i     SB_RAM256x16     WDATA[10]     registers_data[26]     33.947       -6.019
RV32I_REGISTERS.RS1.memory_memory_0_1               rv32i|clk_i     SB_RAM256x16     WDATA[10]     registers_data[26]     33.947       -6.019
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_1     rv32i|clk_i     SB_RAM256x16     WDATA[10]     registers_data[26]     33.947       -6.019
RV32I_REGISTERS.RS2.memory_memory_0_1               rv32i|clk_i     SB_RAM256x16     WDATA[11]     registers_data[27]     33.947       -4.578
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      34.108
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.947

    - Propagation time:                      39.966
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.019

    Number of logic level(s):                39
    Starting point:                          RV32I_CONTROL.instruction_fast[7] / Q
    Ending point:                            RV32I_REGISTERS.RS2.memory_memory_0_1 / WDATA[10]
    The start point is clocked by            rv32i|clk_i [rising] on pin C
    The end   point is clocked by            rv32i|clk_i [rising] on pin WCLK

Instance / Net                                                                   Pin           Pin               Arrival     No. of    
Name                                                            Type             Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
RV32I_CONTROL.instruction_fast[7]                               SB_DFFE          Q             Out     0.540     0.540       -         
instruction_fast[7]                                             Net              -             -       1.599     -           2         
RV32I_CONTROL.instruction_fast_RNIEM231[7]                      SB_LUT4          I0            In      -         2.139       -         
RV32I_CONTROL.instruction_fast_RNIEM231[7]                      SB_LUT4          O             Out     0.449     2.588       -         
un1_m1_e_0                                                      Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNIJGL82[19]                          SB_LUT4          I0            In      -         3.959       -         
RV32I_CONTROL.instruction_RNIJGL82[19]                          SB_LUT4          O             Out     0.449     4.408       -         
N_343_0                                                         Net              -             -       1.371     -           7         
RV32I_CONTROL.instruction_RNI2QDG4[15]                          SB_LUT4          I0            In      -         5.779       -         
RV32I_CONTROL.instruction_RNI2QDG4[15]                          SB_LUT4          O             Out     0.449     6.227       -         
pop_ras                                                         Net              -             -       1.371     -           132       
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0_RNIQO1Q5        SB_LUT4          I2            In      -         7.598       -         
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0_RNIQO1Q5        SB_LUT4          O             Out     0.379     7.977       -         
rs1[9]                                                          Net              -             -       1.371     -           13        
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNIDBOE6[1]        SB_LUT4          I2            In      -         9.348       -         
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNIDBOE6[1]        SB_LUT4          O             Out     0.379     9.727       -         
data_o_2_0_dreg_RNIDBOE6[1]                                     Net              -             -       1.371     -           2         
RV32I_CONTROL.instruction_RNI45SQA_0[29]                        SB_LUT4          I1            In      -         11.098      -         
RV32I_CONTROL.instruction_RNI45SQA_0[29]                        SB_LUT4          O             Out     0.400     11.498      -         
memory_i4_mux_0                                                 Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNI8GPSK[30]                          SB_LUT4          I3            In      -         12.869      -         
RV32I_CONTROL.instruction_RNI8GPSK[30]                          SB_LUT4          O             Out     0.316     13.184      -         
memory_addr_o_0_axb_10                                          Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNICLLNV[30]                          SB_LUT4          I1            In      -         14.555      -         
RV32I_CONTROL.instruction_RNICLLNV[30]                          SB_LUT4          O             Out     0.400     14.955      -         
instruction_RNICLLNV[30]                                        Net              -             -       0.905     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_10_c                          SB_CARRY         I0            In      -         15.860      -         
RV32I_CONTROL.memory_addr_o_0_cry_10_c                          SB_CARRY         CO            Out     0.258     16.117      -         
memory_addr_o_0_cry_10                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_11_c                          SB_CARRY         CI            In      -         16.131      -         
RV32I_CONTROL.memory_addr_o_0_cry_11_c                          SB_CARRY         CO            Out     0.126     16.258      -         
memory_addr_o_0_cry_11                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_12_c                          SB_CARRY         CI            In      -         16.271      -         
RV32I_CONTROL.memory_addr_o_0_cry_12_c                          SB_CARRY         CO            Out     0.126     16.398      -         
memory_addr_o_0_cry_12                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_13_c                          SB_CARRY         CI            In      -         16.412      -         
RV32I_CONTROL.memory_addr_o_0_cry_13_c                          SB_CARRY         CO            Out     0.126     16.538      -         
memory_addr_o_0_cry_13                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_14_c                          SB_CARRY         CI            In      -         16.552      -         
RV32I_CONTROL.memory_addr_o_0_cry_14_c                          SB_CARRY         CO            Out     0.126     16.678      -         
memory_addr_o_0_cry_14                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_15_c                          SB_CARRY         CI            In      -         16.692      -         
RV32I_CONTROL.memory_addr_o_0_cry_15_c                          SB_CARRY         CO            Out     0.126     16.818      -         
memory_addr_o_0_cry_15                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_16_c                          SB_CARRY         CI            In      -         16.832      -         
RV32I_CONTROL.memory_addr_o_0_cry_16_c                          SB_CARRY         CO            Out     0.126     16.959      -         
memory_addr_o_0_cry_16                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_17_c                          SB_CARRY         CI            In      -         16.973      -         
RV32I_CONTROL.memory_addr_o_0_cry_17_c                          SB_CARRY         CO            Out     0.126     17.099      -         
memory_addr_o_0_cry_17                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_18_c                          SB_CARRY         CI            In      -         17.113      -         
RV32I_CONTROL.memory_addr_o_0_cry_18_c                          SB_CARRY         CO            Out     0.126     17.239      -         
memory_addr_o_0_cry_18                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_19_c                          SB_CARRY         CI            In      -         17.253      -         
RV32I_CONTROL.memory_addr_o_0_cry_19_c                          SB_CARRY         CO            Out     0.126     17.379      -         
memory_addr_o_0_cry_19                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_20_c                          SB_CARRY         CI            In      -         17.393      -         
RV32I_CONTROL.memory_addr_o_0_cry_20_c                          SB_CARRY         CO            Out     0.126     17.519      -         
memory_addr_o_0_cry_20                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_21_c                          SB_CARRY         CI            In      -         17.533      -         
RV32I_CONTROL.memory_addr_o_0_cry_21_c                          SB_CARRY         CO            Out     0.126     17.660      -         
memory_addr_o_0_cry_21                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_22_c                          SB_CARRY         CI            In      -         17.674      -         
RV32I_CONTROL.memory_addr_o_0_cry_22_c                          SB_CARRY         CO            Out     0.126     17.800      -         
memory_addr_o_0_cry_22                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_23_c                          SB_CARRY         CI            In      -         17.814      -         
RV32I_CONTROL.memory_addr_o_0_cry_23_c                          SB_CARRY         CO            Out     0.126     17.940      -         
memory_addr_o_0_cry_23                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_24_c                          SB_CARRY         CI            In      -         17.954      -         
RV32I_CONTROL.memory_addr_o_0_cry_24_c                          SB_CARRY         CO            Out     0.126     18.080      -         
memory_addr_o_0_cry_24                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_25_c                          SB_CARRY         CI            In      -         18.094      -         
RV32I_CONTROL.memory_addr_o_0_cry_25_c                          SB_CARRY         CO            Out     0.126     18.220      -         
memory_addr_o_0_cry_25                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_26_c                          SB_CARRY         CI            In      -         18.234      -         
RV32I_CONTROL.memory_addr_o_0_cry_26_c                          SB_CARRY         CO            Out     0.126     18.361      -         
memory_addr_o_0_cry_26                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_27_c                          SB_CARRY         CI            In      -         18.375      -         
RV32I_CONTROL.memory_addr_o_0_cry_27_c                          SB_CARRY         CO            Out     0.126     18.501      -         
memory_addr_o_0_cry_27                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_28_c                          SB_CARRY         CI            In      -         18.515      -         
RV32I_CONTROL.memory_addr_o_0_cry_28_c                          SB_CARRY         CO            Out     0.126     18.641      -         
memory_addr_o_0_cry_28                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_29_c                          SB_CARRY         CI            In      -         18.655      -         
RV32I_CONTROL.memory_addr_o_0_cry_29_c                          SB_CARRY         CO            Out     0.126     18.781      -         
memory_addr_o_0_cry_29                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_30_c                          SB_CARRY         CI            In      -         18.795      -         
RV32I_CONTROL.memory_addr_o_0_cry_30_c                          SB_CARRY         CO            Out     0.126     18.921      -         
memory_addr_o_0_cry_30                                          Net              -             -       0.386     -           1         
RV32I_CONTROL.memory_addr_o_0_cry_30_c_RNIFDMPJ                 SB_LUT4          I3            In      -         19.307      -         
RV32I_CONTROL.memory_addr_o_0_cry_30_c_RNIFDMPJ                 SB_LUT4          O             Out     0.316     19.623      -         
memory_addr[31]                                                 Net              -             -       1.371     -           2         
RV32I_MEMORY.data_o_0_i_a2_0_9[0]                               SB_LUT4          I3            In      -         20.994      -         
RV32I_MEMORY.data_o_0_i_a2_0_9[0]                               SB_LUT4          O             Out     0.316     21.309      -         
data_o_0_i_a2_0_9[0]                                            Net              -             -       1.371     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_16_c_RNIVG5JGF                SB_LUT4          I1            In      -         22.681      -         
RV32I_CONTROL.memory_addr_o_0_cry_16_c_RNIVG5JGF                SB_LUT4          O             Out     0.400     23.080      -         
N_71                                                            Net              -             -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_14_c_RNIUCV9PS                SB_LUT4          I0            In      -         24.451      -         
RV32I_CONTROL.memory_addr_o_0_cry_14_c_RNIUCV9PS                SB_LUT4          O             Out     0.449     24.900      -         
N_472                                                           Net              -             -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI08A0P92                SB_LUT4          I0            In      -         26.271      -         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI08A0P92                SB_LUT4          O             Out     0.386     26.657      -         
general_out_sn_N_4                                              Net              -             -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI7KU87K3                SB_LUT4          I1            In      -         28.028      -         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI7KU87K3                SB_LUT4          O             Out     0.379     28.406      -         
un1_general_uart_0_i_2                                          Net              -             -       1.371     -           7         
RV32I_MEMORY.data_o_1_iv[7]                                     SB_LUT4          I3            In      -         29.777      -         
RV32I_MEMORY.data_o_1_iv[7]                                     SB_LUT4          O             Out     0.316     30.093      -         
memory_out_0[7]                                                 Net              -             -       1.371     -           10        
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNI228TIG1[22]     SB_LUT4          I3            In      -         31.464      -         
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNI228TIG1[22]     SB_LUT4          O             Out     0.288     31.752      -         
N_423                                                           Net              -             -       1.371     -           13        
RV32I_CONTROL.instruction_RNIELA8NG1[14]                        SB_LUT4          I1            In      -         33.123      -         
RV32I_CONTROL.instruction_RNIELA8NG1[14]                        SB_LUT4          O             Out     0.379     33.501      -         
registers_in_o_ns_1_0[26]                                       Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNIEFVLJP2[14]                        SB_LUT4          I2            In      -         34.872      -         
RV32I_CONTROL.instruction_RNIEFVLJP2[14]                        SB_LUT4          O             Out     0.379     35.251      -         
registers_data[26]                                              Net              -             -       4.715     -           4         
RV32I_REGISTERS.RS2.memory_memory_0_1                           SB_RAM256x16     WDATA[10]     In      -         39.966      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 40.127 is 10.306(25.7%) logic and 29.821(74.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      34.108
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.947

    - Propagation time:                      39.966
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.019

    Number of logic level(s):                39
    Starting point:                          RV32I_CONTROL.instruction_fast[7] / Q
    Ending point:                            RV32I_REGISTERS.RS2.memory_memory_0_1 / WDATA[7]
    The start point is clocked by            rv32i|clk_i [rising] on pin C
    The end   point is clocked by            rv32i|clk_i [rising] on pin WCLK

Instance / Net                                                                   Pin          Pin               Arrival     No. of    
Name                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
RV32I_CONTROL.instruction_fast[7]                               SB_DFFE          Q            Out     0.540     0.540       -         
instruction_fast[7]                                             Net              -            -       1.599     -           2         
RV32I_CONTROL.instruction_fast_RNIEM231[7]                      SB_LUT4          I0           In      -         2.139       -         
RV32I_CONTROL.instruction_fast_RNIEM231[7]                      SB_LUT4          O            Out     0.449     2.588       -         
un1_m1_e_0                                                      Net              -            -       1.371     -           1         
RV32I_CONTROL.instruction_RNIJGL82[19]                          SB_LUT4          I0           In      -         3.959       -         
RV32I_CONTROL.instruction_RNIJGL82[19]                          SB_LUT4          O            Out     0.449     4.408       -         
N_343_0                                                         Net              -            -       1.371     -           7         
RV32I_CONTROL.instruction_RNI2QDG4[15]                          SB_LUT4          I0           In      -         5.779       -         
RV32I_CONTROL.instruction_RNI2QDG4[15]                          SB_LUT4          O            Out     0.449     6.227       -         
pop_ras                                                         Net              -            -       1.371     -           132       
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0_RNIQO1Q5        SB_LUT4          I2           In      -         7.598       -         
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0_RNIQO1Q5        SB_LUT4          O            Out     0.379     7.977       -         
rs1[9]                                                          Net              -            -       1.371     -           13        
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNIDBOE6[1]        SB_LUT4          I2           In      -         9.348       -         
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNIDBOE6[1]        SB_LUT4          O            Out     0.379     9.727       -         
data_o_2_0_dreg_RNIDBOE6[1]                                     Net              -            -       1.371     -           2         
RV32I_CONTROL.instruction_RNI45SQA_0[29]                        SB_LUT4          I1           In      -         11.098      -         
RV32I_CONTROL.instruction_RNI45SQA_0[29]                        SB_LUT4          O            Out     0.400     11.498      -         
memory_i4_mux_0                                                 Net              -            -       1.371     -           1         
RV32I_CONTROL.instruction_RNI8GPSK[30]                          SB_LUT4          I3           In      -         12.869      -         
RV32I_CONTROL.instruction_RNI8GPSK[30]                          SB_LUT4          O            Out     0.316     13.184      -         
memory_addr_o_0_axb_10                                          Net              -            -       1.371     -           1         
RV32I_CONTROL.instruction_RNICLLNV[30]                          SB_LUT4          I1           In      -         14.555      -         
RV32I_CONTROL.instruction_RNICLLNV[30]                          SB_LUT4          O            Out     0.400     14.955      -         
instruction_RNICLLNV[30]                                        Net              -            -       0.905     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_10_c                          SB_CARRY         I0           In      -         15.860      -         
RV32I_CONTROL.memory_addr_o_0_cry_10_c                          SB_CARRY         CO           Out     0.258     16.117      -         
memory_addr_o_0_cry_10                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_11_c                          SB_CARRY         CI           In      -         16.131      -         
RV32I_CONTROL.memory_addr_o_0_cry_11_c                          SB_CARRY         CO           Out     0.126     16.258      -         
memory_addr_o_0_cry_11                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_12_c                          SB_CARRY         CI           In      -         16.271      -         
RV32I_CONTROL.memory_addr_o_0_cry_12_c                          SB_CARRY         CO           Out     0.126     16.398      -         
memory_addr_o_0_cry_12                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_13_c                          SB_CARRY         CI           In      -         16.412      -         
RV32I_CONTROL.memory_addr_o_0_cry_13_c                          SB_CARRY         CO           Out     0.126     16.538      -         
memory_addr_o_0_cry_13                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_14_c                          SB_CARRY         CI           In      -         16.552      -         
RV32I_CONTROL.memory_addr_o_0_cry_14_c                          SB_CARRY         CO           Out     0.126     16.678      -         
memory_addr_o_0_cry_14                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_15_c                          SB_CARRY         CI           In      -         16.692      -         
RV32I_CONTROL.memory_addr_o_0_cry_15_c                          SB_CARRY         CO           Out     0.126     16.818      -         
memory_addr_o_0_cry_15                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_16_c                          SB_CARRY         CI           In      -         16.832      -         
RV32I_CONTROL.memory_addr_o_0_cry_16_c                          SB_CARRY         CO           Out     0.126     16.959      -         
memory_addr_o_0_cry_16                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_17_c                          SB_CARRY         CI           In      -         16.973      -         
RV32I_CONTROL.memory_addr_o_0_cry_17_c                          SB_CARRY         CO           Out     0.126     17.099      -         
memory_addr_o_0_cry_17                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_18_c                          SB_CARRY         CI           In      -         17.113      -         
RV32I_CONTROL.memory_addr_o_0_cry_18_c                          SB_CARRY         CO           Out     0.126     17.239      -         
memory_addr_o_0_cry_18                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_19_c                          SB_CARRY         CI           In      -         17.253      -         
RV32I_CONTROL.memory_addr_o_0_cry_19_c                          SB_CARRY         CO           Out     0.126     17.379      -         
memory_addr_o_0_cry_19                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_20_c                          SB_CARRY         CI           In      -         17.393      -         
RV32I_CONTROL.memory_addr_o_0_cry_20_c                          SB_CARRY         CO           Out     0.126     17.519      -         
memory_addr_o_0_cry_20                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_21_c                          SB_CARRY         CI           In      -         17.533      -         
RV32I_CONTROL.memory_addr_o_0_cry_21_c                          SB_CARRY         CO           Out     0.126     17.660      -         
memory_addr_o_0_cry_21                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_22_c                          SB_CARRY         CI           In      -         17.674      -         
RV32I_CONTROL.memory_addr_o_0_cry_22_c                          SB_CARRY         CO           Out     0.126     17.800      -         
memory_addr_o_0_cry_22                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_23_c                          SB_CARRY         CI           In      -         17.814      -         
RV32I_CONTROL.memory_addr_o_0_cry_23_c                          SB_CARRY         CO           Out     0.126     17.940      -         
memory_addr_o_0_cry_23                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_24_c                          SB_CARRY         CI           In      -         17.954      -         
RV32I_CONTROL.memory_addr_o_0_cry_24_c                          SB_CARRY         CO           Out     0.126     18.080      -         
memory_addr_o_0_cry_24                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_25_c                          SB_CARRY         CI           In      -         18.094      -         
RV32I_CONTROL.memory_addr_o_0_cry_25_c                          SB_CARRY         CO           Out     0.126     18.220      -         
memory_addr_o_0_cry_25                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_26_c                          SB_CARRY         CI           In      -         18.234      -         
RV32I_CONTROL.memory_addr_o_0_cry_26_c                          SB_CARRY         CO           Out     0.126     18.361      -         
memory_addr_o_0_cry_26                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_27_c                          SB_CARRY         CI           In      -         18.375      -         
RV32I_CONTROL.memory_addr_o_0_cry_27_c                          SB_CARRY         CO           Out     0.126     18.501      -         
memory_addr_o_0_cry_27                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_28_c                          SB_CARRY         CI           In      -         18.515      -         
RV32I_CONTROL.memory_addr_o_0_cry_28_c                          SB_CARRY         CO           Out     0.126     18.641      -         
memory_addr_o_0_cry_28                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_29_c                          SB_CARRY         CI           In      -         18.655      -         
RV32I_CONTROL.memory_addr_o_0_cry_29_c                          SB_CARRY         CO           Out     0.126     18.781      -         
memory_addr_o_0_cry_29                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_30_c                          SB_CARRY         CI           In      -         18.795      -         
RV32I_CONTROL.memory_addr_o_0_cry_30_c                          SB_CARRY         CO           Out     0.126     18.921      -         
memory_addr_o_0_cry_30                                          Net              -            -       0.386     -           1         
RV32I_CONTROL.memory_addr_o_0_cry_30_c_RNIFDMPJ                 SB_LUT4          I3           In      -         19.307      -         
RV32I_CONTROL.memory_addr_o_0_cry_30_c_RNIFDMPJ                 SB_LUT4          O            Out     0.316     19.623      -         
memory_addr[31]                                                 Net              -            -       1.371     -           2         
RV32I_MEMORY.data_o_0_i_a2_0_9[0]                               SB_LUT4          I3           In      -         20.994      -         
RV32I_MEMORY.data_o_0_i_a2_0_9[0]                               SB_LUT4          O            Out     0.316     21.309      -         
data_o_0_i_a2_0_9[0]                                            Net              -            -       1.371     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_16_c_RNIVG5JGF                SB_LUT4          I1           In      -         22.681      -         
RV32I_CONTROL.memory_addr_o_0_cry_16_c_RNIVG5JGF                SB_LUT4          O            Out     0.400     23.080      -         
N_71                                                            Net              -            -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_14_c_RNIUCV9PS                SB_LUT4          I0           In      -         24.451      -         
RV32I_CONTROL.memory_addr_o_0_cry_14_c_RNIUCV9PS                SB_LUT4          O            Out     0.449     24.900      -         
N_472                                                           Net              -            -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI08A0P92                SB_LUT4          I0           In      -         26.271      -         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI08A0P92                SB_LUT4          O            Out     0.386     26.657      -         
general_out_sn_N_4                                              Net              -            -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI7KU87K3                SB_LUT4          I1           In      -         28.028      -         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI7KU87K3                SB_LUT4          O            Out     0.379     28.406      -         
un1_general_uart_0_i_2                                          Net              -            -       1.371     -           7         
RV32I_MEMORY.data_o_1_iv[7]                                     SB_LUT4          I3           In      -         29.777      -         
RV32I_MEMORY.data_o_1_iv[7]                                     SB_LUT4          O            Out     0.316     30.093      -         
memory_out_0[7]                                                 Net              -            -       1.371     -           10        
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNI228TIG1[22]     SB_LUT4          I3           In      -         31.464      -         
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNI228TIG1[22]     SB_LUT4          O            Out     0.288     31.752      -         
N_423                                                           Net              -            -       1.371     -           13        
RV32I_CONTROL.instruction_RNIELA8NG1_1[14]                      SB_LUT4          I1           In      -         33.123      -         
RV32I_CONTROL.instruction_RNIELA8NG1_1[14]                      SB_LUT4          O            Out     0.379     33.501      -         
registers_in_o_ns_1_0[23]                                       Net              -            -       1.371     -           1         
RV32I_CONTROL.instruction_RNI2NBOQP2[14]                        SB_LUT4          I2           In      -         34.872      -         
RV32I_CONTROL.instruction_RNI2NBOQP2[14]                        SB_LUT4          O            Out     0.379     35.251      -         
registers_data[23]                                              Net              -            -       4.715     -           4         
RV32I_REGISTERS.RS2.memory_memory_0_1                           SB_RAM256x16     WDATA[7]     In      -         39.966      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 40.127 is 10.306(25.7%) logic and 29.821(74.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      34.108
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.947

    - Propagation time:                      39.966
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.019

    Number of logic level(s):                39
    Starting point:                          RV32I_CONTROL.instruction_fast[7] / Q
    Ending point:                            RV32I_REGISTERS.RS2.memory_memory_0_1 / WDATA[9]
    The start point is clocked by            rv32i|clk_i [rising] on pin C
    The end   point is clocked by            rv32i|clk_i [rising] on pin WCLK

Instance / Net                                                                   Pin          Pin               Arrival     No. of    
Name                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
RV32I_CONTROL.instruction_fast[7]                               SB_DFFE          Q            Out     0.540     0.540       -         
instruction_fast[7]                                             Net              -            -       1.599     -           2         
RV32I_CONTROL.instruction_fast_RNIEM231[7]                      SB_LUT4          I0           In      -         2.139       -         
RV32I_CONTROL.instruction_fast_RNIEM231[7]                      SB_LUT4          O            Out     0.449     2.588       -         
un1_m1_e_0                                                      Net              -            -       1.371     -           1         
RV32I_CONTROL.instruction_RNIJGL82[19]                          SB_LUT4          I0           In      -         3.959       -         
RV32I_CONTROL.instruction_RNIJGL82[19]                          SB_LUT4          O            Out     0.449     4.408       -         
N_343_0                                                         Net              -            -       1.371     -           7         
RV32I_CONTROL.instruction_RNI2QDG4[15]                          SB_LUT4          I0           In      -         5.779       -         
RV32I_CONTROL.instruction_RNI2QDG4[15]                          SB_LUT4          O            Out     0.449     6.227       -         
pop_ras                                                         Net              -            -       1.371     -           132       
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0_RNIQO1Q5        SB_LUT4          I2           In      -         7.598       -         
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0_RNIQO1Q5        SB_LUT4          O            Out     0.379     7.977       -         
rs1[9]                                                          Net              -            -       1.371     -           13        
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNIDBOE6[1]        SB_LUT4          I2           In      -         9.348       -         
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNIDBOE6[1]        SB_LUT4          O            Out     0.379     9.727       -         
data_o_2_0_dreg_RNIDBOE6[1]                                     Net              -            -       1.371     -           2         
RV32I_CONTROL.instruction_RNI45SQA_0[29]                        SB_LUT4          I1           In      -         11.098      -         
RV32I_CONTROL.instruction_RNI45SQA_0[29]                        SB_LUT4          O            Out     0.400     11.498      -         
memory_i4_mux_0                                                 Net              -            -       1.371     -           1         
RV32I_CONTROL.instruction_RNI8GPSK[30]                          SB_LUT4          I3           In      -         12.869      -         
RV32I_CONTROL.instruction_RNI8GPSK[30]                          SB_LUT4          O            Out     0.316     13.184      -         
memory_addr_o_0_axb_10                                          Net              -            -       1.371     -           1         
RV32I_CONTROL.instruction_RNICLLNV[30]                          SB_LUT4          I1           In      -         14.555      -         
RV32I_CONTROL.instruction_RNICLLNV[30]                          SB_LUT4          O            Out     0.400     14.955      -         
instruction_RNICLLNV[30]                                        Net              -            -       0.905     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_10_c                          SB_CARRY         I0           In      -         15.860      -         
RV32I_CONTROL.memory_addr_o_0_cry_10_c                          SB_CARRY         CO           Out     0.258     16.117      -         
memory_addr_o_0_cry_10                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_11_c                          SB_CARRY         CI           In      -         16.131      -         
RV32I_CONTROL.memory_addr_o_0_cry_11_c                          SB_CARRY         CO           Out     0.126     16.258      -         
memory_addr_o_0_cry_11                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_12_c                          SB_CARRY         CI           In      -         16.271      -         
RV32I_CONTROL.memory_addr_o_0_cry_12_c                          SB_CARRY         CO           Out     0.126     16.398      -         
memory_addr_o_0_cry_12                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_13_c                          SB_CARRY         CI           In      -         16.412      -         
RV32I_CONTROL.memory_addr_o_0_cry_13_c                          SB_CARRY         CO           Out     0.126     16.538      -         
memory_addr_o_0_cry_13                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_14_c                          SB_CARRY         CI           In      -         16.552      -         
RV32I_CONTROL.memory_addr_o_0_cry_14_c                          SB_CARRY         CO           Out     0.126     16.678      -         
memory_addr_o_0_cry_14                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_15_c                          SB_CARRY         CI           In      -         16.692      -         
RV32I_CONTROL.memory_addr_o_0_cry_15_c                          SB_CARRY         CO           Out     0.126     16.818      -         
memory_addr_o_0_cry_15                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_16_c                          SB_CARRY         CI           In      -         16.832      -         
RV32I_CONTROL.memory_addr_o_0_cry_16_c                          SB_CARRY         CO           Out     0.126     16.959      -         
memory_addr_o_0_cry_16                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_17_c                          SB_CARRY         CI           In      -         16.973      -         
RV32I_CONTROL.memory_addr_o_0_cry_17_c                          SB_CARRY         CO           Out     0.126     17.099      -         
memory_addr_o_0_cry_17                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_18_c                          SB_CARRY         CI           In      -         17.113      -         
RV32I_CONTROL.memory_addr_o_0_cry_18_c                          SB_CARRY         CO           Out     0.126     17.239      -         
memory_addr_o_0_cry_18                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_19_c                          SB_CARRY         CI           In      -         17.253      -         
RV32I_CONTROL.memory_addr_o_0_cry_19_c                          SB_CARRY         CO           Out     0.126     17.379      -         
memory_addr_o_0_cry_19                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_20_c                          SB_CARRY         CI           In      -         17.393      -         
RV32I_CONTROL.memory_addr_o_0_cry_20_c                          SB_CARRY         CO           Out     0.126     17.519      -         
memory_addr_o_0_cry_20                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_21_c                          SB_CARRY         CI           In      -         17.533      -         
RV32I_CONTROL.memory_addr_o_0_cry_21_c                          SB_CARRY         CO           Out     0.126     17.660      -         
memory_addr_o_0_cry_21                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_22_c                          SB_CARRY         CI           In      -         17.674      -         
RV32I_CONTROL.memory_addr_o_0_cry_22_c                          SB_CARRY         CO           Out     0.126     17.800      -         
memory_addr_o_0_cry_22                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_23_c                          SB_CARRY         CI           In      -         17.814      -         
RV32I_CONTROL.memory_addr_o_0_cry_23_c                          SB_CARRY         CO           Out     0.126     17.940      -         
memory_addr_o_0_cry_23                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_24_c                          SB_CARRY         CI           In      -         17.954      -         
RV32I_CONTROL.memory_addr_o_0_cry_24_c                          SB_CARRY         CO           Out     0.126     18.080      -         
memory_addr_o_0_cry_24                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_25_c                          SB_CARRY         CI           In      -         18.094      -         
RV32I_CONTROL.memory_addr_o_0_cry_25_c                          SB_CARRY         CO           Out     0.126     18.220      -         
memory_addr_o_0_cry_25                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_26_c                          SB_CARRY         CI           In      -         18.234      -         
RV32I_CONTROL.memory_addr_o_0_cry_26_c                          SB_CARRY         CO           Out     0.126     18.361      -         
memory_addr_o_0_cry_26                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_27_c                          SB_CARRY         CI           In      -         18.375      -         
RV32I_CONTROL.memory_addr_o_0_cry_27_c                          SB_CARRY         CO           Out     0.126     18.501      -         
memory_addr_o_0_cry_27                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_28_c                          SB_CARRY         CI           In      -         18.515      -         
RV32I_CONTROL.memory_addr_o_0_cry_28_c                          SB_CARRY         CO           Out     0.126     18.641      -         
memory_addr_o_0_cry_28                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_29_c                          SB_CARRY         CI           In      -         18.655      -         
RV32I_CONTROL.memory_addr_o_0_cry_29_c                          SB_CARRY         CO           Out     0.126     18.781      -         
memory_addr_o_0_cry_29                                          Net              -            -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_30_c                          SB_CARRY         CI           In      -         18.795      -         
RV32I_CONTROL.memory_addr_o_0_cry_30_c                          SB_CARRY         CO           Out     0.126     18.921      -         
memory_addr_o_0_cry_30                                          Net              -            -       0.386     -           1         
RV32I_CONTROL.memory_addr_o_0_cry_30_c_RNIFDMPJ                 SB_LUT4          I3           In      -         19.307      -         
RV32I_CONTROL.memory_addr_o_0_cry_30_c_RNIFDMPJ                 SB_LUT4          O            Out     0.316     19.623      -         
memory_addr[31]                                                 Net              -            -       1.371     -           2         
RV32I_MEMORY.data_o_0_i_a2_0_9[0]                               SB_LUT4          I3           In      -         20.994      -         
RV32I_MEMORY.data_o_0_i_a2_0_9[0]                               SB_LUT4          O            Out     0.316     21.309      -         
data_o_0_i_a2_0_9[0]                                            Net              -            -       1.371     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_16_c_RNIVG5JGF                SB_LUT4          I1           In      -         22.681      -         
RV32I_CONTROL.memory_addr_o_0_cry_16_c_RNIVG5JGF                SB_LUT4          O            Out     0.400     23.080      -         
N_71                                                            Net              -            -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_14_c_RNIUCV9PS                SB_LUT4          I0           In      -         24.451      -         
RV32I_CONTROL.memory_addr_o_0_cry_14_c_RNIUCV9PS                SB_LUT4          O            Out     0.449     24.900      -         
N_472                                                           Net              -            -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI08A0P92                SB_LUT4          I0           In      -         26.271      -         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI08A0P92                SB_LUT4          O            Out     0.386     26.657      -         
general_out_sn_N_4                                              Net              -            -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI7KU87K3                SB_LUT4          I1           In      -         28.028      -         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI7KU87K3                SB_LUT4          O            Out     0.379     28.406      -         
un1_general_uart_0_i_2                                          Net              -            -       1.371     -           7         
RV32I_MEMORY.data_o_1_iv[7]                                     SB_LUT4          I3           In      -         29.777      -         
RV32I_MEMORY.data_o_1_iv[7]                                     SB_LUT4          O            Out     0.316     30.093      -         
memory_out_0[7]                                                 Net              -            -       1.371     -           10        
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNI228TIG1[22]     SB_LUT4          I3           In      -         31.464      -         
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNI228TIG1[22]     SB_LUT4          O            Out     0.288     31.752      -         
N_423                                                           Net              -            -       1.371     -           13        
RV32I_CONTROL.instruction_RNIELA8NG1_0[14]                      SB_LUT4          I1           In      -         33.123      -         
RV32I_CONTROL.instruction_RNIELA8NG1_0[14]                      SB_LUT4          O            Out     0.379     33.501      -         
registers_in_o_ns_1_0[25]                                       Net              -            -       1.371     -           1         
RV32I_CONTROL.instruction_RNIBPNKSP2[14]                        SB_LUT4          I2           In      -         34.872      -         
RV32I_CONTROL.instruction_RNIBPNKSP2[14]                        SB_LUT4          O            Out     0.379     35.251      -         
registers_data[25]                                              Net              -            -       4.715     -           4         
RV32I_REGISTERS.RS2.memory_memory_0_1                           SB_RAM256x16     WDATA[9]     In      -         39.966      -         
======================================================================================================================================
Total path delay (propagation time + setup) of 40.127 is 10.306(25.7%) logic and 29.821(74.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      34.108
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.947

    - Propagation time:                      39.966
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.019

    Number of logic level(s):                39
    Starting point:                          RV32I_CONTROL.instruction_fast[7] / Q
    Ending point:                            RV32I_REGISTERS.RS1.memory_memory_0_1 / WDATA[10]
    The start point is clocked by            rv32i|clk_i [rising] on pin C
    The end   point is clocked by            rv32i|clk_i [rising] on pin WCLK

Instance / Net                                                                   Pin           Pin               Arrival     No. of    
Name                                                            Type             Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
RV32I_CONTROL.instruction_fast[7]                               SB_DFFE          Q             Out     0.540     0.540       -         
instruction_fast[7]                                             Net              -             -       1.599     -           2         
RV32I_CONTROL.instruction_fast_RNIEM231[7]                      SB_LUT4          I0            In      -         2.139       -         
RV32I_CONTROL.instruction_fast_RNIEM231[7]                      SB_LUT4          O             Out     0.449     2.588       -         
un1_m1_e_0                                                      Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNIJGL82[19]                          SB_LUT4          I0            In      -         3.959       -         
RV32I_CONTROL.instruction_RNIJGL82[19]                          SB_LUT4          O             Out     0.449     4.408       -         
N_343_0                                                         Net              -             -       1.371     -           7         
RV32I_CONTROL.instruction_RNI2QDG4[15]                          SB_LUT4          I0            In      -         5.779       -         
RV32I_CONTROL.instruction_RNI2QDG4[15]                          SB_LUT4          O             Out     0.449     6.227       -         
pop_ras                                                         Net              -             -       1.371     -           132       
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0_RNIQO1Q5        SB_LUT4          I2            In      -         7.598       -         
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0_RNIQO1Q5        SB_LUT4          O             Out     0.379     7.977       -         
rs1[9]                                                          Net              -             -       1.371     -           13        
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNIDBOE6[1]        SB_LUT4          I2            In      -         9.348       -         
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNIDBOE6[1]        SB_LUT4          O             Out     0.379     9.727       -         
data_o_2_0_dreg_RNIDBOE6[1]                                     Net              -             -       1.371     -           2         
RV32I_CONTROL.instruction_RNI45SQA_0[29]                        SB_LUT4          I1            In      -         11.098      -         
RV32I_CONTROL.instruction_RNI45SQA_0[29]                        SB_LUT4          O             Out     0.400     11.498      -         
memory_i4_mux_0                                                 Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNI8GPSK[30]                          SB_LUT4          I3            In      -         12.869      -         
RV32I_CONTROL.instruction_RNI8GPSK[30]                          SB_LUT4          O             Out     0.316     13.184      -         
memory_addr_o_0_axb_10                                          Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNICLLNV[30]                          SB_LUT4          I1            In      -         14.555      -         
RV32I_CONTROL.instruction_RNICLLNV[30]                          SB_LUT4          O             Out     0.400     14.955      -         
instruction_RNICLLNV[30]                                        Net              -             -       0.905     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_10_c                          SB_CARRY         I0            In      -         15.860      -         
RV32I_CONTROL.memory_addr_o_0_cry_10_c                          SB_CARRY         CO            Out     0.258     16.117      -         
memory_addr_o_0_cry_10                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_11_c                          SB_CARRY         CI            In      -         16.131      -         
RV32I_CONTROL.memory_addr_o_0_cry_11_c                          SB_CARRY         CO            Out     0.126     16.258      -         
memory_addr_o_0_cry_11                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_12_c                          SB_CARRY         CI            In      -         16.271      -         
RV32I_CONTROL.memory_addr_o_0_cry_12_c                          SB_CARRY         CO            Out     0.126     16.398      -         
memory_addr_o_0_cry_12                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_13_c                          SB_CARRY         CI            In      -         16.412      -         
RV32I_CONTROL.memory_addr_o_0_cry_13_c                          SB_CARRY         CO            Out     0.126     16.538      -         
memory_addr_o_0_cry_13                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_14_c                          SB_CARRY         CI            In      -         16.552      -         
RV32I_CONTROL.memory_addr_o_0_cry_14_c                          SB_CARRY         CO            Out     0.126     16.678      -         
memory_addr_o_0_cry_14                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_15_c                          SB_CARRY         CI            In      -         16.692      -         
RV32I_CONTROL.memory_addr_o_0_cry_15_c                          SB_CARRY         CO            Out     0.126     16.818      -         
memory_addr_o_0_cry_15                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_16_c                          SB_CARRY         CI            In      -         16.832      -         
RV32I_CONTROL.memory_addr_o_0_cry_16_c                          SB_CARRY         CO            Out     0.126     16.959      -         
memory_addr_o_0_cry_16                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_17_c                          SB_CARRY         CI            In      -         16.973      -         
RV32I_CONTROL.memory_addr_o_0_cry_17_c                          SB_CARRY         CO            Out     0.126     17.099      -         
memory_addr_o_0_cry_17                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_18_c                          SB_CARRY         CI            In      -         17.113      -         
RV32I_CONTROL.memory_addr_o_0_cry_18_c                          SB_CARRY         CO            Out     0.126     17.239      -         
memory_addr_o_0_cry_18                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_19_c                          SB_CARRY         CI            In      -         17.253      -         
RV32I_CONTROL.memory_addr_o_0_cry_19_c                          SB_CARRY         CO            Out     0.126     17.379      -         
memory_addr_o_0_cry_19                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_20_c                          SB_CARRY         CI            In      -         17.393      -         
RV32I_CONTROL.memory_addr_o_0_cry_20_c                          SB_CARRY         CO            Out     0.126     17.519      -         
memory_addr_o_0_cry_20                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_21_c                          SB_CARRY         CI            In      -         17.533      -         
RV32I_CONTROL.memory_addr_o_0_cry_21_c                          SB_CARRY         CO            Out     0.126     17.660      -         
memory_addr_o_0_cry_21                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_22_c                          SB_CARRY         CI            In      -         17.674      -         
RV32I_CONTROL.memory_addr_o_0_cry_22_c                          SB_CARRY         CO            Out     0.126     17.800      -         
memory_addr_o_0_cry_22                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_23_c                          SB_CARRY         CI            In      -         17.814      -         
RV32I_CONTROL.memory_addr_o_0_cry_23_c                          SB_CARRY         CO            Out     0.126     17.940      -         
memory_addr_o_0_cry_23                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_24_c                          SB_CARRY         CI            In      -         17.954      -         
RV32I_CONTROL.memory_addr_o_0_cry_24_c                          SB_CARRY         CO            Out     0.126     18.080      -         
memory_addr_o_0_cry_24                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_25_c                          SB_CARRY         CI            In      -         18.094      -         
RV32I_CONTROL.memory_addr_o_0_cry_25_c                          SB_CARRY         CO            Out     0.126     18.220      -         
memory_addr_o_0_cry_25                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_26_c                          SB_CARRY         CI            In      -         18.234      -         
RV32I_CONTROL.memory_addr_o_0_cry_26_c                          SB_CARRY         CO            Out     0.126     18.361      -         
memory_addr_o_0_cry_26                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_27_c                          SB_CARRY         CI            In      -         18.375      -         
RV32I_CONTROL.memory_addr_o_0_cry_27_c                          SB_CARRY         CO            Out     0.126     18.501      -         
memory_addr_o_0_cry_27                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_28_c                          SB_CARRY         CI            In      -         18.515      -         
RV32I_CONTROL.memory_addr_o_0_cry_28_c                          SB_CARRY         CO            Out     0.126     18.641      -         
memory_addr_o_0_cry_28                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_29_c                          SB_CARRY         CI            In      -         18.655      -         
RV32I_CONTROL.memory_addr_o_0_cry_29_c                          SB_CARRY         CO            Out     0.126     18.781      -         
memory_addr_o_0_cry_29                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_30_c                          SB_CARRY         CI            In      -         18.795      -         
RV32I_CONTROL.memory_addr_o_0_cry_30_c                          SB_CARRY         CO            Out     0.126     18.921      -         
memory_addr_o_0_cry_30                                          Net              -             -       0.386     -           1         
RV32I_CONTROL.memory_addr_o_0_cry_30_c_RNIFDMPJ                 SB_LUT4          I3            In      -         19.307      -         
RV32I_CONTROL.memory_addr_o_0_cry_30_c_RNIFDMPJ                 SB_LUT4          O             Out     0.316     19.623      -         
memory_addr[31]                                                 Net              -             -       1.371     -           2         
RV32I_MEMORY.data_o_0_i_a2_0_9[0]                               SB_LUT4          I3            In      -         20.994      -         
RV32I_MEMORY.data_o_0_i_a2_0_9[0]                               SB_LUT4          O             Out     0.316     21.309      -         
data_o_0_i_a2_0_9[0]                                            Net              -             -       1.371     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_16_c_RNIVG5JGF                SB_LUT4          I1            In      -         22.681      -         
RV32I_CONTROL.memory_addr_o_0_cry_16_c_RNIVG5JGF                SB_LUT4          O             Out     0.400     23.080      -         
N_71                                                            Net              -             -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_14_c_RNIUCV9PS                SB_LUT4          I0            In      -         24.451      -         
RV32I_CONTROL.memory_addr_o_0_cry_14_c_RNIUCV9PS                SB_LUT4          O             Out     0.449     24.900      -         
N_472                                                           Net              -             -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI08A0P92                SB_LUT4          I0            In      -         26.271      -         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI08A0P92                SB_LUT4          O             Out     0.386     26.657      -         
general_out_sn_N_4                                              Net              -             -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI7KU87K3                SB_LUT4          I1            In      -         28.028      -         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI7KU87K3                SB_LUT4          O             Out     0.379     28.406      -         
un1_general_uart_0_i_2                                          Net              -             -       1.371     -           7         
RV32I_MEMORY.data_o_1_iv[7]                                     SB_LUT4          I3            In      -         29.777      -         
RV32I_MEMORY.data_o_1_iv[7]                                     SB_LUT4          O             Out     0.316     30.093      -         
memory_out_0[7]                                                 Net              -             -       1.371     -           10        
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNI228TIG1[22]     SB_LUT4          I3            In      -         31.464      -         
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNI228TIG1[22]     SB_LUT4          O             Out     0.288     31.752      -         
N_423                                                           Net              -             -       1.371     -           13        
RV32I_CONTROL.instruction_RNIELA8NG1[14]                        SB_LUT4          I1            In      -         33.123      -         
RV32I_CONTROL.instruction_RNIELA8NG1[14]                        SB_LUT4          O             Out     0.379     33.501      -         
registers_in_o_ns_1_0[26]                                       Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNIEFVLJP2[14]                        SB_LUT4          I2            In      -         34.872      -         
RV32I_CONTROL.instruction_RNIEFVLJP2[14]                        SB_LUT4          O             Out     0.379     35.251      -         
registers_data[26]                                              Net              -             -       4.715     -           4         
RV32I_REGISTERS.RS1.memory_memory_0_1                           SB_RAM256x16     WDATA[10]     In      -         39.966      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 40.127 is 10.306(25.7%) logic and 29.821(74.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      34.108
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         33.947

    - Propagation time:                      39.966
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.019

    Number of logic level(s):                39
    Starting point:                          RV32I_CONTROL.instruction_fast[7] / Q
    Ending point:                            RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_1 / WDATA[10]
    The start point is clocked by            rv32i|clk_i [rising] on pin C
    The end   point is clocked by            rv32i|clk_i [rising] on pin WCLK

Instance / Net                                                                   Pin           Pin               Arrival     No. of    
Name                                                            Type             Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
RV32I_CONTROL.instruction_fast[7]                               SB_DFFE          Q             Out     0.540     0.540       -         
instruction_fast[7]                                             Net              -             -       1.599     -           2         
RV32I_CONTROL.instruction_fast_RNIEM231[7]                      SB_LUT4          I0            In      -         2.139       -         
RV32I_CONTROL.instruction_fast_RNIEM231[7]                      SB_LUT4          O             Out     0.449     2.588       -         
un1_m1_e_0                                                      Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNIJGL82[19]                          SB_LUT4          I0            In      -         3.959       -         
RV32I_CONTROL.instruction_RNIJGL82[19]                          SB_LUT4          O             Out     0.449     4.408       -         
N_343_0                                                         Net              -             -       1.371     -           7         
RV32I_CONTROL.instruction_RNI2QDG4[15]                          SB_LUT4          I0            In      -         5.779       -         
RV32I_CONTROL.instruction_RNI2QDG4[15]                          SB_LUT4          O             Out     0.449     6.227       -         
pop_ras                                                         Net              -             -       1.371     -           132       
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0_RNIQO1Q5        SB_LUT4          I2            In      -         7.598       -         
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0_RNIQO1Q5        SB_LUT4          O             Out     0.379     7.977       -         
rs1[9]                                                          Net              -             -       1.371     -           13        
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNIDBOE6[1]        SB_LUT4          I2            In      -         9.348       -         
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNIDBOE6[1]        SB_LUT4          O             Out     0.379     9.727       -         
data_o_2_0_dreg_RNIDBOE6[1]                                     Net              -             -       1.371     -           2         
RV32I_CONTROL.instruction_RNI45SQA_0[29]                        SB_LUT4          I1            In      -         11.098      -         
RV32I_CONTROL.instruction_RNI45SQA_0[29]                        SB_LUT4          O             Out     0.400     11.498      -         
memory_i4_mux_0                                                 Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNI8GPSK[30]                          SB_LUT4          I3            In      -         12.869      -         
RV32I_CONTROL.instruction_RNI8GPSK[30]                          SB_LUT4          O             Out     0.316     13.184      -         
memory_addr_o_0_axb_10                                          Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNICLLNV[30]                          SB_LUT4          I1            In      -         14.555      -         
RV32I_CONTROL.instruction_RNICLLNV[30]                          SB_LUT4          O             Out     0.400     14.955      -         
instruction_RNICLLNV[30]                                        Net              -             -       0.905     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_10_c                          SB_CARRY         I0            In      -         15.860      -         
RV32I_CONTROL.memory_addr_o_0_cry_10_c                          SB_CARRY         CO            Out     0.258     16.117      -         
memory_addr_o_0_cry_10                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_11_c                          SB_CARRY         CI            In      -         16.131      -         
RV32I_CONTROL.memory_addr_o_0_cry_11_c                          SB_CARRY         CO            Out     0.126     16.258      -         
memory_addr_o_0_cry_11                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_12_c                          SB_CARRY         CI            In      -         16.271      -         
RV32I_CONTROL.memory_addr_o_0_cry_12_c                          SB_CARRY         CO            Out     0.126     16.398      -         
memory_addr_o_0_cry_12                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_13_c                          SB_CARRY         CI            In      -         16.412      -         
RV32I_CONTROL.memory_addr_o_0_cry_13_c                          SB_CARRY         CO            Out     0.126     16.538      -         
memory_addr_o_0_cry_13                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_14_c                          SB_CARRY         CI            In      -         16.552      -         
RV32I_CONTROL.memory_addr_o_0_cry_14_c                          SB_CARRY         CO            Out     0.126     16.678      -         
memory_addr_o_0_cry_14                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_15_c                          SB_CARRY         CI            In      -         16.692      -         
RV32I_CONTROL.memory_addr_o_0_cry_15_c                          SB_CARRY         CO            Out     0.126     16.818      -         
memory_addr_o_0_cry_15                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_16_c                          SB_CARRY         CI            In      -         16.832      -         
RV32I_CONTROL.memory_addr_o_0_cry_16_c                          SB_CARRY         CO            Out     0.126     16.959      -         
memory_addr_o_0_cry_16                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_17_c                          SB_CARRY         CI            In      -         16.973      -         
RV32I_CONTROL.memory_addr_o_0_cry_17_c                          SB_CARRY         CO            Out     0.126     17.099      -         
memory_addr_o_0_cry_17                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_18_c                          SB_CARRY         CI            In      -         17.113      -         
RV32I_CONTROL.memory_addr_o_0_cry_18_c                          SB_CARRY         CO            Out     0.126     17.239      -         
memory_addr_o_0_cry_18                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_19_c                          SB_CARRY         CI            In      -         17.253      -         
RV32I_CONTROL.memory_addr_o_0_cry_19_c                          SB_CARRY         CO            Out     0.126     17.379      -         
memory_addr_o_0_cry_19                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_20_c                          SB_CARRY         CI            In      -         17.393      -         
RV32I_CONTROL.memory_addr_o_0_cry_20_c                          SB_CARRY         CO            Out     0.126     17.519      -         
memory_addr_o_0_cry_20                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_21_c                          SB_CARRY         CI            In      -         17.533      -         
RV32I_CONTROL.memory_addr_o_0_cry_21_c                          SB_CARRY         CO            Out     0.126     17.660      -         
memory_addr_o_0_cry_21                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_22_c                          SB_CARRY         CI            In      -         17.674      -         
RV32I_CONTROL.memory_addr_o_0_cry_22_c                          SB_CARRY         CO            Out     0.126     17.800      -         
memory_addr_o_0_cry_22                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_23_c                          SB_CARRY         CI            In      -         17.814      -         
RV32I_CONTROL.memory_addr_o_0_cry_23_c                          SB_CARRY         CO            Out     0.126     17.940      -         
memory_addr_o_0_cry_23                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_24_c                          SB_CARRY         CI            In      -         17.954      -         
RV32I_CONTROL.memory_addr_o_0_cry_24_c                          SB_CARRY         CO            Out     0.126     18.080      -         
memory_addr_o_0_cry_24                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_25_c                          SB_CARRY         CI            In      -         18.094      -         
RV32I_CONTROL.memory_addr_o_0_cry_25_c                          SB_CARRY         CO            Out     0.126     18.220      -         
memory_addr_o_0_cry_25                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_26_c                          SB_CARRY         CI            In      -         18.234      -         
RV32I_CONTROL.memory_addr_o_0_cry_26_c                          SB_CARRY         CO            Out     0.126     18.361      -         
memory_addr_o_0_cry_26                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_27_c                          SB_CARRY         CI            In      -         18.375      -         
RV32I_CONTROL.memory_addr_o_0_cry_27_c                          SB_CARRY         CO            Out     0.126     18.501      -         
memory_addr_o_0_cry_27                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_28_c                          SB_CARRY         CI            In      -         18.515      -         
RV32I_CONTROL.memory_addr_o_0_cry_28_c                          SB_CARRY         CO            Out     0.126     18.641      -         
memory_addr_o_0_cry_28                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_29_c                          SB_CARRY         CI            In      -         18.655      -         
RV32I_CONTROL.memory_addr_o_0_cry_29_c                          SB_CARRY         CO            Out     0.126     18.781      -         
memory_addr_o_0_cry_29                                          Net              -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_30_c                          SB_CARRY         CI            In      -         18.795      -         
RV32I_CONTROL.memory_addr_o_0_cry_30_c                          SB_CARRY         CO            Out     0.126     18.921      -         
memory_addr_o_0_cry_30                                          Net              -             -       0.386     -           1         
RV32I_CONTROL.memory_addr_o_0_cry_30_c_RNIFDMPJ                 SB_LUT4          I3            In      -         19.307      -         
RV32I_CONTROL.memory_addr_o_0_cry_30_c_RNIFDMPJ                 SB_LUT4          O             Out     0.316     19.623      -         
memory_addr[31]                                                 Net              -             -       1.371     -           2         
RV32I_MEMORY.data_o_0_i_a2_0_9[0]                               SB_LUT4          I3            In      -         20.994      -         
RV32I_MEMORY.data_o_0_i_a2_0_9[0]                               SB_LUT4          O             Out     0.316     21.309      -         
data_o_0_i_a2_0_9[0]                                            Net              -             -       1.371     -           2         
RV32I_CONTROL.memory_addr_o_0_cry_16_c_RNIVG5JGF                SB_LUT4          I1            In      -         22.681      -         
RV32I_CONTROL.memory_addr_o_0_cry_16_c_RNIVG5JGF                SB_LUT4          O             Out     0.400     23.080      -         
N_71                                                            Net              -             -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_14_c_RNIUCV9PS                SB_LUT4          I0            In      -         24.451      -         
RV32I_CONTROL.memory_addr_o_0_cry_14_c_RNIUCV9PS                SB_LUT4          O             Out     0.449     24.900      -         
N_472                                                           Net              -             -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI08A0P92                SB_LUT4          I0            In      -         26.271      -         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI08A0P92                SB_LUT4          O             Out     0.386     26.657      -         
general_out_sn_N_4                                              Net              -             -       1.371     -           5         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI7KU87K3                SB_LUT4          I1            In      -         28.028      -         
RV32I_CONTROL.memory_addr_o_0_cry_3_c_RNI7KU87K3                SB_LUT4          O             Out     0.379     28.406      -         
un1_general_uart_0_i_2                                          Net              -             -       1.371     -           7         
RV32I_MEMORY.data_o_1_iv[7]                                     SB_LUT4          I3            In      -         29.777      -         
RV32I_MEMORY.data_o_1_iv[7]                                     SB_LUT4          O             Out     0.316     30.093      -         
memory_out_0[7]                                                 Net              -             -       1.371     -           10        
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNI228TIG1[22]     SB_LUT4          I3            In      -         31.464      -         
RV32I_CONTROL.MICROCODE_BRAM.data_o_2_0_dreg_RNI228TIG1[22]     SB_LUT4          O             Out     0.288     31.752      -         
N_423                                                           Net              -             -       1.371     -           13        
RV32I_CONTROL.instruction_RNIELA8NG1[14]                        SB_LUT4          I1            In      -         33.123      -         
RV32I_CONTROL.instruction_RNIELA8NG1[14]                        SB_LUT4          O             Out     0.379     33.501      -         
registers_in_o_ns_1_0[26]                                       Net              -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNIEFVLJP2[14]                        SB_LUT4          I2            In      -         34.872      -         
RV32I_CONTROL.instruction_RNIEFVLJP2[14]                        SB_LUT4          O             Out     0.379     35.251      -         
registers_data[26]                                              Net              -             -       4.715     -           4         
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_1                 SB_RAM256x16     WDATA[10]     In      -         39.966      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 40.127 is 10.306(25.7%) logic and 29.821(74.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 192MB peak: 251MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 192MB peak: 251MB)

---------------------------------------
Resource Usage Report for rv32i 

Mapping to part: ice40hx8kct256
Cell usage:
GND             24 uses
SB_CARRY        479 uses
SB_DFF          301 uses
SB_DFFE         248 uses
SB_DFFESR       10 uses
SB_DFFN         10 uses
SB_DFFNE        26 uses
SB_DFFNSR       18 uses
SB_DFFSR        67 uses
SB_GB           5 uses
SB_RAM1024x4    2 uses
SB_RAM256x16    8 uses
SB_RAM512x8     6 uses
VCC             24 uses
SB_LUT4         2874 uses

I/O ports: 57
I/O primitives: 56
SB_GB_IO       1 use
SB_IO          55 uses

I/O Register bits:                  0
Register bits not including I/Os:   680 (8%)

RAM/ROM usage summary
Block Rams : 16 of 32 (50%)

Total load per clock:
   rv32i|clk_i: 1

@S |Mapping Summary:
Total  LUTs: 2874 (37%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 2874 = 2874 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 39MB peak: 251MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Wed Nov  3 22:42:48 2021

###########################################################]
