# synchronous_FIFO
This project is a small synchronous fifo written considering all the necessary rules at Vicharak.

The repo contains the FIFO module and testbench, along with icarus verilog simulation files.

### NOTE: The efinity software project isn't mapped with I/O.
