Analysis & Elaboration report for DE0_CV_Default
Wed May 23 18:10:33 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|altsyncram_kv43:altsyncram1
  6. Source assignments for MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated
  7. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component
  8. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated
  9. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_oh6:rdptr_g1p
 10. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_kvb:wrptr_g1p
 11. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram
 12. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp
 13. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12
 14. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp
 15. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15
 16. Parameter Settings for User Entity Instance: PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: ROM32K:ROM|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screennn|ILI9341:LCD
 20. Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component
 21. altsyncram Parameter Settings by Entity Instance
 22. dcfifo Parameter Settings by Entity Instance
 23. Analysis & Elaboration Settings
 24. Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst"
 25. Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|Register16:ledd"
 26. Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|Mux16:c2"
 27. Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|DMux4Way:c1"
 28. Port Connectivity Checks: "MemoryIO:MEMORY_MAPED"
 29. Port Connectivity Checks: "CPU:MAIN_CPU|PC:pcs|Register16:c1"
 30. Port Connectivity Checks: "CPU:MAIN_CPU|PC:pcs|Inc16:c2|Add16:fullader1"
 31. Port Connectivity Checks: "CPU:MAIN_CPU|PC:pcs"
 32. Port Connectivity Checks: "CPU:MAIN_CPU|ALU:ALUS|Add16:ad16|FullAdder:fulladder16"
 33. Port Connectivity Checks: "CPU:MAIN_CPU|ALU:ALUS|Add16:ad16|FullAdder:fullader1"
 34. Port Connectivity Checks: "CPU:MAIN_CPU|Register16:Aregister|Register8:r1|BinaryDigit:c1|FlipFlopD:c2"
 35. In-System Memory Content Editor Settings
 36. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed May 23 18:10:33 2018       ;
; Quartus Prime Version         ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                 ; DE0_CV_Default                              ;
; Top-level Entity Name         ; Computador                                  ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                     ;
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |Computador|PLL:PLL_inst                                                                                                                                                                                                                                                        ; ../src/rtl/Dispositivos/PLL/PLL.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|altsyncram_kv43:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                    ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                               ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_oh6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_kvb:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------+
; Parameter Name                       ; Value                  ; Type                                ;
+--------------------------------------+------------------------+-------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                              ;
; fractional_vco_multiplier            ; false                  ; String                              ;
; pll_type                             ; General                ; String                              ;
; pll_subtype                          ; General                ; String                              ;
; number_of_clocks                     ; 2                      ; Signed Integer                      ;
; operation_mode                       ; direct                 ; String                              ;
; deserialization_factor               ; 4                      ; Signed Integer                      ;
; data_rate                            ; 0                      ; Signed Integer                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                      ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                              ;
; phase_shift0                         ; 0 ps                   ; String                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency1              ; 1.000000 MHz           ; String                              ;
; phase_shift1                         ; 0 ps                   ; String                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                              ;
; phase_shift2                         ; 0 ps                   ; String                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                              ;
; phase_shift3                         ; 0 ps                   ; String                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                              ;
; phase_shift4                         ; 0 ps                   ; String                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                              ;
; phase_shift5                         ; 0 ps                   ; String                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                              ;
; phase_shift6                         ; 0 ps                   ; String                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                              ;
; phase_shift7                         ; 0 ps                   ; String                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                              ;
; phase_shift8                         ; 0 ps                   ; String                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                              ;
; phase_shift9                         ; 0 ps                   ; String                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                              ;
; phase_shift10                        ; 0 ps                   ; String                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                              ;
; phase_shift11                        ; 0 ps                   ; String                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                              ;
; phase_shift12                        ; 0 ps                   ; String                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                              ;
; phase_shift13                        ; 0 ps                   ; String                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                              ;
; phase_shift14                        ; 0 ps                   ; String                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                              ;
; phase_shift15                        ; 0 ps                   ; String                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                              ;
; phase_shift16                        ; 0 ps                   ; String                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                              ;
; phase_shift17                        ; 0 ps                   ; String                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                      ;
; clock_name_0                         ;                        ; String                              ;
; clock_name_1                         ;                        ; String                              ;
; clock_name_2                         ;                        ; String                              ;
; clock_name_3                         ;                        ; String                              ;
; clock_name_4                         ;                        ; String                              ;
; clock_name_5                         ;                        ; String                              ;
; clock_name_6                         ;                        ; String                              ;
; clock_name_7                         ;                        ; String                              ;
; clock_name_8                         ;                        ; String                              ;
; clock_name_global_0                  ; false                  ; String                              ;
; clock_name_global_1                  ; false                  ; String                              ;
; clock_name_global_2                  ; false                  ; String                              ;
; clock_name_global_3                  ; false                  ; String                              ;
; clock_name_global_4                  ; false                  ; String                              ;
; clock_name_global_5                  ; false                  ; String                              ;
; clock_name_global_6                  ; false                  ; String                              ;
; clock_name_global_7                  ; false                  ; String                              ;
; clock_name_global_8                  ; false                  ; String                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_bypass_en                      ; false                  ; String                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_bypass_en                      ; false                  ; String                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en0                     ; false                  ; String                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en1                     ; false                  ; String                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en2                     ; false                  ; String                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en3                     ; false                  ; String                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en4                     ; false                  ; String                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en5                     ; false                  ; String                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en6                     ; false                  ; String                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en7                     ; false                  ; String                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en8                     ; false                  ; String                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en9                     ; false                  ; String                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en10                    ; false                  ; String                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en11                    ; false                  ; String                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en12                    ; false                  ; String                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en13                    ; false                  ; String                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en14                    ; false                  ; String                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en15                    ; false                  ; String                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en16                    ; false                  ; String                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en17                    ; false                  ; String                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                      ;
; pll_slf_rst                          ; false                  ; String                              ;
; pll_bw_sel                           ; low                    ; String                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                              ;
; mimic_fbclk_type                     ; gclk                   ; String                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
+--------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM32K:ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer              ;
; NUMWORDS_A                         ; 16385                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; tmpROM.mif           ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_m844      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; tmpRAM.mif           ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_fn14      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screennn|ILI9341:LCD ;
+----------------+-----------+-------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                              ;
+----------------+-----------+-------------------------------------------------------------------+
; clk_freq       ; 100000000 ; Signed Integer                                                    ;
+----------------+-----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_qol1 ; Untyped                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                ;
; Entity Instance                           ; ROM32K:ROM|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 16385                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                          ;
; Entity Instance            ; MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                 ;
;     -- LPM_WIDTH           ; 32                                                                                         ;
;     -- LPM_NUMWORDS        ; 4096                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Computador         ; DE0_CV_Default     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst"                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[1..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|Register16:ledd"                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; output[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|Mux16:c2" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; a[15..10] ; Input ; Info     ; Stuck at GND                ;
+-----------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|DMux4Way:c1"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryIO:MEMORY_MAPED"                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; lcd_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|PC:pcs|Register16:c1" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|PC:pcs|Inc16:c2|Add16:fullader1" ;
+----------+-------+----------+--------------------------------------------+
; Port     ; Type  ; Severity ; Details                                    ;
+----------+-------+----------+--------------------------------------------+
; b[15..1] ; Input ; Info     ; Stuck at GND                               ;
; b[0]     ; Input ; Info     ; Stuck at VCC                               ;
+----------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|PC:pcs"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; increment  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|ALU:ALUS|Add16:ad16|FullAdder:fulladder16"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; vaium ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|ALU:ALUS|Add16:ad16|FullAdder:fullader1" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|Register16:Aregister|Register8:r1|BinaryDigit:c1|FlipFlopD:c2" ;
+--------+-------+----------+----------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------+
; clear  ; Input ; Info     ; Stuck at GND                                                               ;
; preset ; Input ; Info     ; Stuck at GND                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; 0              ; ROM         ; 16    ; 16385 ; Read/Write ; ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 23 18:10:04 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll.vhd
    Info (12022): Found design unit 1: PLL-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd Line: 21
    Info (12023): Found entity 1: PLL File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/fifo/fifo16x4096.vhd
    Info (12022): Found design unit 1: fifo16x4096-SYN File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 58
    Info (12023): Found entity 1: FIFO16x4096 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/screen.vhd
    Info (12022): Found design unit 1: Screen-logic File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 31
    Info (12023): Found entity 1: Screen File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/ili9341.vhd
    Info (12022): Found design unit 1: ILI9341-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd Line: 57
    Info (12023): Found entity 1: ILI9341 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/rom/rom32k.vhd
    Info (12022): Found design unit 1: rom32k-SYN File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 53
    Info (12023): Found entity 1: ROM32K File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/ram/ram16k.vhd
    Info (12022): Found design unit 1: ram16k-SYN File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 55
    Info (12023): Found entity 1: RAM16K File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/memoryio.vhd
    Info (12022): Found design unit 1: MemoryIO-logic File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 37
    Info (12023): Found entity 1: MemoryIO File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/cpu.vhd
    Info (12022): Found design unit 1: CPU-arch File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd Line: 22
    Info (12023): Found entity 1: CPU File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-arch File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd Line: 24
    Info (12023): Found entity 1: ControlUnit File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/computador.vhd
    Info (12022): Found design unit 1: Computador-logic File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd Line: 40
    Info (12023): Found entity 1: Computador File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register64.vhd
    Info (12022): Found design unit 1: Register64-arch File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd Line: 17
    Info (12023): Found entity 1: Register64 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register32.vhd
    Info (12022): Found design unit 1: Register32-arch File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd Line: 17
    Info (12023): Found entity 1: Register32 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register16.vhd
    Info (12022): Found design unit 1: Register16-arch File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 17
    Info (12023): Found entity 1: Register16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register8.vhd
    Info (12022): Found design unit 1: Register8-arch File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 17
    Info (12023): Found entity 1: Register8 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram512.vhd
    Info (12022): Found design unit 1: Ram512-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 18
    Info (12023): Found entity 1: Ram512 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram64.vhd
    Info (12022): Found design unit 1: Ram64-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd Line: 18
    Info (12023): Found entity 1: Ram64 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram8.vhd
    Info (12022): Found design unit 1: Ram8-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 18
    Info (12023): Found entity 1: Ram8 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram4k.vhd
    Info (12022): Found design unit 1: Ram4k-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd Line: 18
    Info (12023): Found entity 1: Ram4K File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/pc.vhd
    Info (12022): Found design unit 1: PC-arch File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 32
    Info (12023): Found entity 1: PC File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/flipflopd.vhd
    Info (12022): Found design unit 1: FlipFlopD-arch File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd Line: 14
    Info (12023): Found entity 1: FlipFlopD File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/binarydigit.vhd
    Info (12022): Found design unit 1: BinaryDigit-arch File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 17
    Info (12023): Found entity 1: BinaryDigit File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd
    Info (12022): Found design unit 1: zerador16-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd Line: 15
    Info (12023): Found entity 1: zerador16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd
    Info (12022): Found design unit 1: inversor16-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd Line: 17
    Info (12023): Found entity 1: inversor16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd
    Info (12022): Found design unit 1: Inc16-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd Line: 18
    Info (12023): Found entity 1: Inc16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd
    Info (12022): Found design unit 1: HalfAdder-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd Line: 17
    Info (12023): Found entity 1: HalfAdder File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd
    Info (12022): Found design unit 1: FullAdder-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd Line: 17
    Info (12023): Found entity 1: FullAdder File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd
    Info (12022): Found design unit 1: comparador16-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd Line: 16
    Info (12023): Found entity 1: comparador16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd
    Info (12022): Found design unit 1: alu-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 44
    Info (12023): Found entity 1: ALU File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd
    Info (12022): Found design unit 1: Add16-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 19
    Info (12023): Found entity 1: Add16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/or16.vhd
    Info (12022): Found design unit 1: Or16-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd Line: 11
    Info (12023): Found entity 1: Or16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/or8way.vhd
    Info (12022): Found design unit 1: Or8Way-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd Line: 17
    Info (12023): Found entity 1: Or8Way File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/not16.vhd
    Info (12022): Found design unit 1: Not16-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd Line: 10
    Info (12023): Found entity 1: Not16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/nor8way.vhd
    Info (12022): Found design unit 1: Nor8Way-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd Line: 17
    Info (12023): Found entity 1: Nor8Way File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/nand.vhd
    Info (12022): Found design unit 1: nand_z01-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd Line: 12
    Info (12023): Found entity 1: nand_z01 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux16.vhd
    Info (12022): Found design unit 1: Mux16-pep File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd Line: 12
    Info (12023): Found entity 1: Mux16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd
    Info (12022): Found design unit 1: Mux8Way16-pep File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd Line: 18
    Info (12023): Found entity 1: Mux8Way16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux8way.vhd
    Info (12022): Found design unit 1: Mux8Way-Behavioral File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd Line: 18
    Info (12023): Found entity 1: Mux8Way File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd
    Info (12022): Found design unit 1: Mux4Way16-pep File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd Line: 13
    Info (12023): Found entity 1: Mux4Way16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux4way.vhd
    Info (12022): Found design unit 1: Mux4way-Behavioral File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd Line: 10
    Info (12023): Found entity 1: Mux4Way File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux2way.vhd
    Info (12022): Found design unit 1: Mux2Way-Behavioral File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 12
    Info (12023): Found entity 1: Mux2Way File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd
    Info (12022): Found design unit 1: DMux8Way-jor File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd Line: 18
    Info (12023): Found entity 1: DMux8Way File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd
    Info (12022): Found design unit 1: DMux4Way-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd Line: 15
    Info (12023): Found entity 1: DMux4Way File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd
    Info (12022): Found design unit 1: DMux2Way-dmux2 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd Line: 12
    Info (12023): Found entity 1: DMux2Way File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd
    Info (12022): Found design unit 1: BarrelShifter16-Barrel16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd Line: 11
    Info (12023): Found entity 1: BarrelShifter16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd
    Info (12022): Found design unit 1: BarrelShifter8-Barrel File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd Line: 11
    Info (12023): Found entity 1: BarrelShifter8 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/and16.vhd
    Info (12022): Found design unit 1: And16-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd Line: 11
    Info (12023): Found entity 1: And16 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd Line: 4
Info (12127): Elaborating entity "Computador" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd Line: 121
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL:PLL_inst|PLL_0002:pll_inst" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd Line: 34
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 88
Info (12133): Instantiated megafunction "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ROM32K" for hierarchy "ROM32K:ROM" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ROM32K:ROM|altsyncram:altsyncram_component" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 60
Info (12133): Instantiated megafunction "ROM32K:ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "tmpROM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16385"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m844.tdf
    Info (12023): Found entity 1: altsyncram_m844 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_m844.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m844" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kv43.tdf
    Info (12023): Found entity 1: altsyncram_kv43 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_kv43.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_kv43" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|altsyncram_kv43:altsyncram1" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_m844.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|altsyncram_kv43:altsyncram1|decode_7la:decode4" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_kv43.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|altsyncram_kv43:altsyncram1|decode_01a:rden_decode_a" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_kv43.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf
    Info (12023): Found entity 1: mux_6hb File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/mux_6hb.tdf Line: 22
Info (12128): Elaborating entity "mux_6hb" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|altsyncram_kv43:altsyncram1|mux_6hb:mux6" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_kv43.tdf Line: 51
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_m844.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_m844.tdf Line: 35
Info (12133): Instantiated megafunction "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_m844.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "16385"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_m844:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:MAIN_CPU" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd Line: 135
Info (12128): Elaborating entity "Mux16" for hierarchy "CPU:MAIN_CPU|Mux16:muxALUI" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd Line: 107
Info (12128): Elaborating entity "Register16" for hierarchy "CPU:MAIN_CPU|Register16:Aregister" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd Line: 128
Info (12128): Elaborating entity "Register8" for hierarchy "CPU:MAIN_CPU|Register16:Aregister|Register8:r1" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 28
Info (12128): Elaborating entity "BinaryDigit" for hierarchy "CPU:MAIN_CPU|Register16:Aregister|Register8:r1|BinaryDigit:c1" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 27
Info (12128): Elaborating entity "Mux2Way" for hierarchy "CPU:MAIN_CPU|Register16:Aregister|Register8:r1|BinaryDigit:c1|Mux2Way:c1" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 35
Info (12128): Elaborating entity "FlipFlopD" for hierarchy "CPU:MAIN_CPU|Register16:Aregister|Register8:r1|BinaryDigit:c1|FlipFlopD:c2" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 36
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:MAIN_CPU|ALU:ALUS" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd Line: 149
Info (12128): Elaborating entity "zerador16" for hierarchy "CPU:MAIN_CPU|ALU:ALUS|zerador16:zx16" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 97
Info (12128): Elaborating entity "inversor16" for hierarchy "CPU:MAIN_CPU|ALU:ALUS|inversor16:ix16" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 109
Info (12128): Elaborating entity "And16" for hierarchy "CPU:MAIN_CPU|ALU:ALUS|And16:an16" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 121
Info (12128): Elaborating entity "Add16" for hierarchy "CPU:MAIN_CPU|ALU:ALUS|Add16:ad16" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 127
Info (12128): Elaborating entity "FullAdder" for hierarchy "CPU:MAIN_CPU|ALU:ALUS|Add16:ad16|FullAdder:fullader1" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 34
Info (12128): Elaborating entity "HalfAdder" for hierarchy "CPU:MAIN_CPU|ALU:ALUS|Add16:ad16|FullAdder:fullader1|HalfAdder:HA1" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd Line: 29
Info (12128): Elaborating entity "comparador16" for hierarchy "CPU:MAIN_CPU|ALU:ALUS|comparador16:comp16" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 147
Info (12128): Elaborating entity "PC" for hierarchy "CPU:MAIN_CPU|PC:pcs" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd Line: 163
Warning (10492): VHDL Process Statement warning at PC.vhd(69): signal "load" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 69
Info (12128): Elaborating entity "Inc16" for hierarchy "CPU:MAIN_CPU|PC:pcs|Inc16:c2" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 74
Info (12128): Elaborating entity "ControlUnit" for hierarchy "CPU:MAIN_CPU|ControlUnit:ControlUnitS" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd Line: 172
Info (12128): Elaborating entity "MemoryIO" for hierarchy "MemoryIO:MEMORY_MAPED" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd Line: 146
Warning (10540): VHDL Signal Declaration warning at MemoryIO.vhd(26): used explicit default value for signal "LCD_ON" because signal was never assigned a value File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 26
Warning (10036): Verilog HDL or VHDL warning at MemoryIO.vhd(107): object "vi" assigned a value but never read File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 107
Info (12128): Elaborating entity "DMux4Way" for hierarchy "MemoryIO:MEMORY_MAPED|DMux4Way:c1" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 125
Info (12128): Elaborating entity "RAM16K" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 127
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 62
Info (12133): Instantiated megafunction "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "tmpRAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fn14.tdf
    Info (12023): Found entity 1: altsyncram_fn14 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_fn14" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/tmpRAM.mif -- setting all initial values to 0 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|decode_5la:decode3" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|decode_u0a:rden_decode" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|mux_4hb:mux2" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf Line: 46
Info (12128): Elaborating entity "Screen" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at Screen.vhd(88): object "fifo_wfull" assigned a value but never read File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 88
Info (12128): Elaborating entity "ILI9341" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|ILI9341:LCD" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 97
Info (12128): Elaborating entity "FIFO16x4096" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 118
Info (12128): Elaborating entity "dcfifo" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 97
Info (12133): Instantiated megafunction "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_qol1.tdf
    Info (12023): Found entity 1: dcfifo_qol1 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_qol1" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_oh6.tdf
    Info (12023): Found entity 1: a_graycounter_oh6 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/a_graycounter_oh6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_oh6" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_oh6:rdptr_g1p" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kvb.tdf
    Info (12023): Found entity 1: a_graycounter_kvb File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/a_graycounter_kvb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_kvb" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_kvb:wrptr_g1p" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4la1.tdf
    Info (12023): Found entity 1: altsyncram_4la1 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_4la1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4la1" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sal File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/alt_synch_pipe_sal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_sal" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf
    Info (12023): Found entity 1: dffpipe_d09 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/dffpipe_d09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_d09" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/alt_synch_pipe_sal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tal File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/alt_synch_pipe_tal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_tal" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/dffpipe_e09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/alt_synch_pipe_tal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c06.tdf
    Info (12023): Found entity 1: cmpr_c06 File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/cmpr_c06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c06" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screennn|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|cmpr_c06:rdempty_eq_comp" File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 59
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.05.23.18:10:26 Progress: Loading sld81ef7864/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 778 megabytes
    Info: Processing ended: Wed May 23 18:10:33 2018
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:01:00


