Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Wed Apr 16 00:09:03 2025
| Host              : Desktop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    3           
TIMING-20  Warning   Non-clocked latch               36          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (868)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (868)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_rvalid_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/dc2/en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.015        0.000                      0                45001        0.012        0.000                      0                45001        1.833        0.000                       0                 20182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.015        0.000                      0                44905        0.012        0.000                      0                44905        1.833        0.000                       0                 20182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 4.949        0.000                      0                   96        0.223        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/MAXI_ip_0/inst/axi_wdata_reg[118]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.307ns (24.408%)  route 4.048ns (75.592%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 8.495 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.727ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.914     2.121    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.364     2.485 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=1, routed)           0.910     3.395    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X12Y78         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.572 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.051     3.623    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/PS8_i_2
    SLICE_X12Y78         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     3.723 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.832     4.554    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X15Y113        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.634 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=95, routed)          0.882     5.516    design_1_i/MAXI_ip_0/inst/M_AXI_WREADY
    SLICE_X30Y152        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     5.664 r  design_1_i/MAXI_ip_0/inst/FIFOout_i[0]_i_1/O
                         net (fo=123, routed)         0.932     6.597    design_1_i/MAXI_ip_0/inst/FIFOout_i[0]_i_1_n_0
    SLICE_X17Y93         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     6.745 r  design_1_i/MAXI_ip_0/inst/axi_wdata[118]_i_46/O
                         net (fo=1, routed)           0.012     6.757    design_1_i/MAXI_ip_0/inst/axi_wdata[118]_i_46_n_0
    SLICE_X17Y93         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.076     6.833 r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[118]_i_21/O
                         net (fo=1, routed)           0.000     6.833    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[118]_i_21_n_0
    SLICE_X17Y93         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027     6.860 r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[118]_i_8/O
                         net (fo=1, routed)           0.367     7.227    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[118]_i_8_n_0
    SLICE_X19Y93         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.325 r  design_1_i/MAXI_ip_0/inst/axi_wdata[118]_i_3/O
                         net (fo=1, routed)           0.023     7.348    design_1_i/MAXI_ip_0/inst/axi_wdata[118]_i_3_n_0
    SLICE_X19Y93         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     7.437 r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[118]_i_1/O
                         net (fo=1, routed)           0.039     7.476    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[118]_i_1_n_0
    SLICE_X19Y93         FDSE                                         r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.662     8.495    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X19Y93         FDSE                                         r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[118]/C
                         clock pessimism              0.121     8.616    
                         clock uncertainty           -0.152     8.464    
    SLICE_X19Y93         FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.027     8.491    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[118]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][96]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.357ns (6.632%)  route 5.026ns (93.368%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.575 - 6.666 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.803ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.727ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.900     2.107    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X16Y89         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y89         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.202 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/Q
                         net (fo=129, routed)         1.144     3.346    design_1_i/MAXI_ip_0/inst/doutBstrobe[4]
    SLICE_X21Y98         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.173     3.519 r  design_1_i/MAXI_ip_0/inst/FIFOout[5][127]_i_3/O
                         net (fo=128, routed)         3.856     7.375    design_1_i/MAXI_ip_0/inst/FIFOout[5][127]_i_3_n_0
    SLICE_X6Y164         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     7.464 r  design_1_i/MAXI_ip_0/inst/FIFOout[5][96]_i_1/O
                         net (fo=1, routed)           0.026     7.490    design_1_i/MAXI_ip_0/inst/FIFOout[5][96]_i_1_n_0
    SLICE_X6Y164         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.742     8.575    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X6Y164         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][96]/C
                         clock pessimism              0.116     8.691    
                         clock uncertainty           -0.152     8.539    
    SLICE_X6Y164         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     8.566    design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][96]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/MAXI_ip_0/inst/axi_wdata_reg[95]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 1.169ns (21.801%)  route 4.193ns (78.199%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 8.571 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.727ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.914     2.121    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.364     2.485 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=1, routed)           0.910     3.395    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X12Y78         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.572 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.051     3.623    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/PS8_i_2
    SLICE_X12Y78         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     3.723 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.832     4.554    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X15Y113        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.634 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=95, routed)          0.562     5.196    design_1_i/MAXI_ip_0/inst/M_AXI_WREADY
    SLICE_X20Y127        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.296 r  design_1_i/MAXI_ip_0/inst/axi_wdata[95]_i_12/O
                         net (fo=128, routed)         1.397     6.693    design_1_i/MAXI_ip_0/inst/axi_wdata[95]_i_12_n_0
    SLICE_X2Y175         MUXF8 (Prop_F8MUX_TOP_SLICEL_S_O)
                                                      0.089     6.782 r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[95]_i_5/O
                         net (fo=1, routed)           0.395     7.177    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[95]_i_5_n_0
    SLICE_X3Y170         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     7.354 r  design_1_i/MAXI_ip_0/inst/axi_wdata[95]_i_2/O
                         net (fo=1, routed)           0.010     7.364    design_1_i/MAXI_ip_0/inst/axi_wdata[95]_i_2_n_0
    SLICE_X3Y170         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     7.446 r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[95]_i_1/O
                         net (fo=1, routed)           0.037     7.483    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[95]_i_1_n_0
    SLICE_X3Y170         FDSE                                         r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.738     8.571    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X3Y170         FDSE                                         r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[95]/C
                         clock pessimism              0.116     8.687    
                         clock uncertainty           -0.152     8.535    
    SLICE_X3Y170         FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.027     8.562    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[95]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][91]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 0.404ns (7.517%)  route 4.971ns (92.483%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 8.585 - 6.666 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.803ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.727ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.900     2.107    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X16Y89         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y89         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.202 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/Q
                         net (fo=129, routed)         1.144     3.346    design_1_i/MAXI_ip_0/inst/doutBstrobe[4]
    SLICE_X21Y98         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.173     3.519 r  design_1_i/MAXI_ip_0/inst/FIFOout[5][127]_i_3/O
                         net (fo=128, routed)         3.789     7.308    design_1_i/MAXI_ip_0/inst/FIFOout[5][127]_i_3_n_0
    SLICE_X5Y172         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     7.444 r  design_1_i/MAXI_ip_0/inst/FIFOout[5][91]_i_1/O
                         net (fo=1, routed)           0.038     7.482    design_1_i/MAXI_ip_0/inst/FIFOout[5][91]_i_1_n_0
    SLICE_X5Y172         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.752     8.585    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X5Y172         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][91]/C
                         clock pessimism              0.116     8.701    
                         clock uncertainty           -0.152     8.549    
    SLICE_X5Y172         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     8.576    design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][91]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][93]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.436ns (8.133%)  route 4.925ns (91.867%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.575 - 6.666 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.803ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.727ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.900     2.107    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X16Y89         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y89         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.202 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/Q
                         net (fo=129, routed)         1.144     3.346    design_1_i/MAXI_ip_0/inst/doutBstrobe[4]
    SLICE_X21Y98         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.173     3.519 r  design_1_i/MAXI_ip_0/inst/FIFOout[5][127]_i_3/O
                         net (fo=128, routed)         3.758     7.277    design_1_i/MAXI_ip_0/inst/FIFOout[5][127]_i_3_n_0
    SLICE_X6Y164         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     7.445 r  design_1_i/MAXI_ip_0/inst/FIFOout[5][93]_i_1/O
                         net (fo=1, routed)           0.023     7.468    design_1_i/MAXI_ip_0/inst/FIFOout[5][93]_i_1_n_0
    SLICE_X6Y164         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.742     8.575    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X6Y164         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][93]/C
                         clock pessimism              0.116     8.691    
                         clock uncertainty           -0.152     8.539    
    SLICE_X6Y164         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     8.566    design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][93]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][89]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.432ns (8.067%)  route 4.923ns (91.933%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.575 - 6.666 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.803ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.727ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.900     2.107    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X16Y89         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y89         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.202 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/Q
                         net (fo=129, routed)         1.144     3.346    design_1_i/MAXI_ip_0/inst/doutBstrobe[4]
    SLICE_X21Y98         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.173     3.519 r  design_1_i/MAXI_ip_0/inst/FIFOout[5][127]_i_3/O
                         net (fo=128, routed)         3.757     7.276    design_1_i/MAXI_ip_0/inst/FIFOout[5][127]_i_3_n_0
    SLICE_X6Y164         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     7.440 r  design_1_i/MAXI_ip_0/inst/FIFOout[5][89]_i_1/O
                         net (fo=1, routed)           0.022     7.462    design_1_i/MAXI_ip_0/inst/FIFOout[5][89]_i_1_n_0
    SLICE_X6Y164         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.742     8.575    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X6Y164         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][89]/C
                         clock pessimism              0.116     8.691    
                         clock uncertainty           -0.152     8.539    
    SLICE_X6Y164         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     8.566    design_1_i/MAXI_ip_0/inst/FIFOout_reg[5][89]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOout_reg[38][59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 0.443ns (8.291%)  route 4.900ns (91.709%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 8.580 - 6.666 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.803ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.727ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.900     2.107    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X16Y89         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y89         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.202 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/Q
                         net (fo=129, routed)         0.979     3.181    design_1_i/MAXI_ip_0/inst/doutBstrobe[4]
    SLICE_X26Y93         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     3.355 r  design_1_i/MAXI_ip_0/inst/FIFOout[38][127]_i_3/O
                         net (fo=128, routed)         3.864     7.219    design_1_i/MAXI_ip_0/inst/FIFOout[38][127]_i_3_n_0
    SLICE_X8Y177         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     7.393 r  design_1_i/MAXI_ip_0/inst/FIFOout[38][59]_i_1/O
                         net (fo=1, routed)           0.058     7.451    design_1_i/MAXI_ip_0/inst/FIFOout[38][59]_i_1_n_0
    SLICE_X8Y177         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[38][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.747     8.580    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X8Y177         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[38][59]/C
                         clock pessimism              0.116     8.696    
                         clock uncertainty           -0.152     8.544    
    SLICE_X8Y177         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     8.571    design_1_i/MAXI_ip_0/inst/FIFOout_reg[38][59]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/MAXI_ip_0/inst/axi_wdata_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 1.180ns (21.906%)  route 4.207ns (78.094%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 8.638 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.727ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.914     2.121    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.364     2.485 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=1, routed)           0.910     3.395    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X12Y78         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.572 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.051     3.623    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/PS8_i_2
    SLICE_X12Y78         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     3.723 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.832     4.554    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X15Y113        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.634 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=95, routed)          0.684     5.318    design_1_i/MAXI_ip_0/inst/M_AXI_WREADY
    SLICE_X29Y121        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     5.384 r  design_1_i/MAXI_ip_0/inst/axi_wdata[4]_i_60/O
                         net (fo=123, routed)         1.039     6.423    design_1_i/MAXI_ip_0/inst/axi_wdata[4]_i_60_n_0
    SLICE_X40Y149        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     6.524 r  design_1_i/MAXI_ip_0/inst/axi_wdata[3]_i_47/O
                         net (fo=1, routed)           0.014     6.538    design_1_i/MAXI_ip_0/inst/axi_wdata[3]_i_47_n_0
    SLICE_X40Y149        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.079     6.617 r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[3]_i_21/O
                         net (fo=1, routed)           0.000     6.617    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[3]_i_21_n_0
    SLICE_X40Y149        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     6.645 r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[3]_i_8/O
                         net (fo=1, routed)           0.627     7.272    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[3]_i_8_n_0
    SLICE_X37Y152        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     7.372 r  design_1_i/MAXI_ip_0/inst/axi_wdata[3]_i_3/O
                         net (fo=1, routed)           0.012     7.384    design_1_i/MAXI_ip_0/inst/axi_wdata[3]_i_3_n_0
    SLICE_X37Y152        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.085     7.469 r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.038     7.507    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[3]_i_1_n_0
    SLICE_X37Y152        FDSE                                         r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.805     8.638    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X37Y152        FDSE                                         r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[3]/C
                         clock pessimism              0.116     8.754    
                         clock uncertainty           -0.152     8.602    
    SLICE_X37Y152        FDSE (Setup_BFF_SLICEM_C_D)
                                                      0.027     8.629    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/MAXI_ip_0/inst/axi_wdata_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.335ns (24.839%)  route 4.040ns (75.161%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 8.641 - 6.666 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.803ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.727ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.914     2.121    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.364     2.485 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=1, routed)           0.910     3.395    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X12Y78         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.572 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.051     3.623    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/PS8_i_2
    SLICE_X12Y78         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     3.723 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.832     4.554    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X15Y113        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     4.634 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=95, routed)          0.661     5.295    design_1_i/MAXI_ip_0/inst/M_AXI_WREADY
    SLICE_X30Y128        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     5.459 r  design_1_i/MAXI_ip_0/inst/axi_wdata[26]_i_60/O
                         net (fo=124, routed)         0.919     6.378    design_1_i/MAXI_ip_0/inst/axi_wdata[26]_i_60_n_0
    SLICE_X38Y148        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     6.494 r  design_1_i/MAXI_ip_0/inst/axi_wdata[25]_i_28/O
                         net (fo=1, routed)           0.011     6.505    design_1_i/MAXI_ip_0/inst/axi_wdata[25]_i_28_n_0
    SLICE_X38Y148        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.076     6.581 r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[25]_i_12/O
                         net (fo=1, routed)           0.000     6.581    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[25]_i_12_n_0
    SLICE_X38Y148        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     6.608 r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[25]_i_4/O
                         net (fo=1, routed)           0.607     7.215    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[25]_i_4_n_0
    SLICE_X36Y143        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     7.363 r  design_1_i/MAXI_ip_0/inst/axi_wdata[25]_i_2/O
                         net (fo=1, routed)           0.012     7.375    design_1_i/MAXI_ip_0/inst/axi_wdata[25]_i_2_n_0
    SLICE_X36Y143        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.083     7.458 r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.037     7.495    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[25]_i_1_n_0
    SLICE_X36Y143        FDSE                                         r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.808     8.641    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X36Y143        FDSE                                         r  design_1_i/MAXI_ip_0/inst/axi_wdata_reg[25]/C
                         clock pessimism              0.116     8.757    
                         clock uncertainty           -0.152     8.605    
    SLICE_X36Y143        FDSE (Setup_FFF_SLICEL_C_D)
                                                      0.027     8.632    design_1_i/MAXI_ip_0/inst/axi_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOout_reg[38][95]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 0.369ns (6.925%)  route 4.959ns (93.075%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 8.587 - 6.666 ) 
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.803ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.727ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.900     2.107    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X16Y89         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y89         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.202 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/doutBstrobe_reg[4]/Q
                         net (fo=129, routed)         0.979     3.181    design_1_i/MAXI_ip_0/inst/doutBstrobe[4]
    SLICE_X26Y93         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     3.355 r  design_1_i/MAXI_ip_0/inst/FIFOout[38][127]_i_3/O
                         net (fo=128, routed)         3.924     7.279    design_1_i/MAXI_ip_0/inst/FIFOout[38][127]_i_3_n_0
    SLICE_X2Y174         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     7.379 r  design_1_i/MAXI_ip_0/inst/FIFOout[38][95]_i_1/O
                         net (fo=1, routed)           0.057     7.436    design_1_i/MAXI_ip_0/inst/FIFOout[38][95]_i_1_n_0
    SLICE_X2Y174         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[38][95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.754     8.587    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X2Y174         FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOout_reg[38][95]/C
                         clock pessimism              0.116     8.703    
                         clock uncertainty           -0.152     8.551    
    SLICE_X2Y174         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     8.578    design_1_i/MAXI_ip_0/inst/FIFOout_reg[38][95]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  1.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_1/DINBDIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.070ns (22.971%)  route 0.235ns (77.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.730ns (routing 0.727ns, distribution 1.003ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.803ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.730     1.897    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X28Y123        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.967 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[122]/Q
                         net (fo=4, routed)           0.235     2.202    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[122]
    RAMB36_X3Y24         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_1/DINBDIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       2.188     2.395    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X3Y24         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_1/CLKBWRCLK
                         clock pessimism             -0.177     2.218    
    RAMB36_X3Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[18])
                                                     -0.029     2.189    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_1
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.070ns (29.342%)  route 0.169ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.695ns (routing 0.727ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.803ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.695     1.862    <hidden>
    SLICE_X12Y74         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.932 r  <hidden>
                         net (fo=37, routed)          0.169     2.101    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.960     2.167    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
                         clock pessimism             -0.170     1.997    
    SLICE_X9Y77          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.087    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.070ns (29.342%)  route 0.169ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.695ns (routing 0.727ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.803ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.695     1.862    <hidden>
    SLICE_X12Y74         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.932 r  <hidden>
                         net (fo=37, routed)          0.169     2.101    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.960     2.167    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
                         clock pessimism             -0.170     1.997    
    SLICE_X9Y77          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.087    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.070ns (29.342%)  route 0.169ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.695ns (routing 0.727ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.803ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.695     1.862    <hidden>
    SLICE_X12Y74         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.932 r  <hidden>
                         net (fo=37, routed)          0.169     2.101    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.960     2.167    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
                         clock pessimism             -0.170     1.997    
    SLICE_X9Y77          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.087    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.070ns (29.342%)  route 0.169ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.695ns (routing 0.727ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.803ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.695     1.862    <hidden>
    SLICE_X12Y74         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.932 r  <hidden>
                         net (fo=37, routed)          0.169     2.101    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.960     2.167    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
                         clock pessimism             -0.170     1.997    
    SLICE_X9Y77          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.087    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.070ns (29.342%)  route 0.169ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.695ns (routing 0.727ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.803ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.695     1.862    <hidden>
    SLICE_X12Y74         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.932 r  <hidden>
                         net (fo=37, routed)          0.169     2.101    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.960     2.167    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
                         clock pessimism             -0.170     1.997    
    SLICE_X9Y77          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.087    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.070ns (29.342%)  route 0.169ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.695ns (routing 0.727ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.803ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.695     1.862    <hidden>
    SLICE_X12Y74         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.932 r  <hidden>
                         net (fo=37, routed)          0.169     2.101    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.960     2.167    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
                         clock pessimism             -0.170     1.997    
    SLICE_X9Y77          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.087    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.070ns (29.342%)  route 0.169ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.695ns (routing 0.727ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.803ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.695     1.862    <hidden>
    SLICE_X12Y74         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.932 r  <hidden>
                         net (fo=37, routed)          0.169     2.101    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.960     2.167    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
                         clock pessimism             -0.170     1.997    
    SLICE_X9Y77          RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.087    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.070ns (29.342%)  route 0.169ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.695ns (routing 0.727ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.803ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.695     1.862    <hidden>
    SLICE_X12Y74         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.932 r  <hidden>
                         net (fo=37, routed)          0.169     2.101    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.960     2.167    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
                         clock pessimism             -0.170     1.997    
    SLICE_X9Y77          RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.087    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.070ns (29.342%)  route 0.169ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.695ns (routing 0.727ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.803ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.695     1.862    <hidden>
    SLICE_X12Y74         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.932 r  <hidden>
                         net (fo=37, routed)          0.169     2.101    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.960     2.167    <hidden>
    SLICE_X9Y77          RAMD32                                       r  <hidden>
                         clock pessimism             -0.170     1.997    
    SLICE_X9Y77          RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.090     2.087    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X2Y24  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X2Y24  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X3Y24  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X3Y24  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X1Y25  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X1Y25  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X2Y25  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][511]_3/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X24Y84  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X24Y84  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X24Y84  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X24Y84  <hidden>
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X24Y84  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X24Y84  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X24Y84  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X24Y84  <hidden>



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.274ns (19.585%)  route 1.125ns (80.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.532 - 6.666 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.803ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.727ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.923     2.130    <hidden>
    SLICE_X13Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.226 f  <hidden>
                         net (fo=3, routed)           0.637     2.863    <hidden>
    SLICE_X13Y77         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.041 f  <hidden>
                         net (fo=32, routed)          0.488     3.529    <hidden>
    SLICE_X12Y76         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.699     8.532    <hidden>
    SLICE_X12Y76         FDPE                                         r  <hidden>
                         clock pessimism              0.170     8.702    
                         clock uncertainty           -0.152     8.550    
    SLICE_X12Y76         FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.072     8.478    <hidden>
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.274ns (19.585%)  route 1.125ns (80.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.532 - 6.666 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.803ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.727ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.923     2.130    <hidden>
    SLICE_X13Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.226 f  <hidden>
                         net (fo=3, routed)           0.637     2.863    <hidden>
    SLICE_X13Y77         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.041 f  <hidden>
                         net (fo=32, routed)          0.488     3.529    <hidden>
    SLICE_X12Y76         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.699     8.532    <hidden>
    SLICE_X12Y76         FDPE                                         r  <hidden>
                         clock pessimism              0.170     8.702    
                         clock uncertainty           -0.152     8.550    
    SLICE_X12Y76         FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.072     8.478    <hidden>
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.274ns (19.585%)  route 1.125ns (80.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.532 - 6.666 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.803ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.727ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.923     2.130    <hidden>
    SLICE_X13Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.226 f  <hidden>
                         net (fo=3, routed)           0.637     2.863    <hidden>
    SLICE_X13Y77         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.041 f  <hidden>
                         net (fo=32, routed)          0.488     3.529    <hidden>
    SLICE_X12Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.699     8.532    <hidden>
    SLICE_X12Y76         FDCE                                         r  <hidden>
                         clock pessimism              0.170     8.702    
                         clock uncertainty           -0.152     8.550    
    SLICE_X12Y76         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072     8.478    <hidden>
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.274ns (19.585%)  route 1.125ns (80.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.532 - 6.666 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.803ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.727ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.923     2.130    <hidden>
    SLICE_X13Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.226 f  <hidden>
                         net (fo=3, routed)           0.637     2.863    <hidden>
    SLICE_X13Y77         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.041 f  <hidden>
                         net (fo=32, routed)          0.488     3.529    <hidden>
    SLICE_X12Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.699     8.532    <hidden>
    SLICE_X12Y76         FDCE                                         r  <hidden>
                         clock pessimism              0.170     8.702    
                         clock uncertainty           -0.152     8.550    
    SLICE_X12Y76         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072     8.478    <hidden>
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.274ns (19.585%)  route 1.125ns (80.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.532 - 6.666 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.803ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.727ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.923     2.130    <hidden>
    SLICE_X13Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.226 f  <hidden>
                         net (fo=3, routed)           0.637     2.863    <hidden>
    SLICE_X13Y77         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.041 f  <hidden>
                         net (fo=32, routed)          0.488     3.529    <hidden>
    SLICE_X12Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.699     8.532    <hidden>
    SLICE_X12Y76         FDCE                                         r  <hidden>
                         clock pessimism              0.170     8.702    
                         clock uncertainty           -0.152     8.550    
    SLICE_X12Y76         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072     8.478    <hidden>
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.274ns (19.585%)  route 1.125ns (80.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.532 - 6.666 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.803ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.727ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.923     2.130    <hidden>
    SLICE_X13Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.226 f  <hidden>
                         net (fo=3, routed)           0.637     2.863    <hidden>
    SLICE_X13Y77         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.041 f  <hidden>
                         net (fo=32, routed)          0.488     3.529    <hidden>
    SLICE_X12Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.699     8.532    <hidden>
    SLICE_X12Y76         FDCE                                         r  <hidden>
                         clock pessimism              0.170     8.702    
                         clock uncertainty           -0.152     8.550    
    SLICE_X12Y76         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072     8.478    <hidden>
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.274ns (19.585%)  route 1.125ns (80.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.532 - 6.666 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.803ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.727ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.923     2.130    <hidden>
    SLICE_X13Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.226 f  <hidden>
                         net (fo=3, routed)           0.637     2.863    <hidden>
    SLICE_X13Y77         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.041 f  <hidden>
                         net (fo=32, routed)          0.488     3.529    <hidden>
    SLICE_X12Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.699     8.532    <hidden>
    SLICE_X12Y76         FDCE                                         r  <hidden>
                         clock pessimism              0.170     8.702    
                         clock uncertainty           -0.152     8.550    
    SLICE_X12Y76         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     8.478    <hidden>
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.274ns (19.585%)  route 1.125ns (80.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.532 - 6.666 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.803ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.727ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.923     2.130    <hidden>
    SLICE_X13Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.226 f  <hidden>
                         net (fo=3, routed)           0.637     2.863    <hidden>
    SLICE_X13Y77         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.041 f  <hidden>
                         net (fo=32, routed)          0.488     3.529    <hidden>
    SLICE_X12Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.699     8.532    <hidden>
    SLICE_X12Y76         FDCE                                         r  <hidden>
                         clock pessimism              0.170     8.702    
                         clock uncertainty           -0.152     8.550    
    SLICE_X12Y76         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     8.478    <hidden>
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.274ns (20.128%)  route 1.087ns (79.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 8.524 - 6.666 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.803ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.727ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.923     2.130    <hidden>
    SLICE_X13Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.226 f  <hidden>
                         net (fo=3, routed)           0.637     2.863    <hidden>
    SLICE_X13Y77         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.041 f  <hidden>
                         net (fo=32, routed)          0.450     3.491    <hidden>
    SLICE_X12Y74         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.691     8.524    <hidden>
    SLICE_X12Y74         FDPE                                         r  <hidden>
                         clock pessimism              0.170     8.694    
                         clock uncertainty           -0.152     8.542    
    SLICE_X12Y74         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072     8.470    <hidden>
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.274ns (20.128%)  route 1.087ns (79.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 8.524 - 6.666 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.803ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.727ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.923     2.130    <hidden>
    SLICE_X13Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.226 f  <hidden>
                         net (fo=3, routed)           0.637     2.863    <hidden>
    SLICE_X13Y77         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.041 f  <hidden>
                         net (fo=32, routed)          0.450     3.491    <hidden>
    SLICE_X12Y74         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.691     8.524    <hidden>
    SLICE_X12Y74         FDCE                                         r  <hidden>
                         clock pessimism              0.170     8.694    
                         clock uncertainty           -0.152     8.542    
    SLICE_X12Y74         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072     8.470    <hidden>
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                  4.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.074ns (29.369%)  route 0.178ns (70.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.967ns (routing 0.405ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.452ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.967     1.078    <hidden>
    SLICE_X14Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.117 f  <hidden>
                         net (fo=3, routed)           0.030     1.147    <hidden>
    SLICE_X14Y79         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.182 f  <hidden>
                         net (fo=32, routed)          0.148     1.329    <hidden>
    SLICE_X13Y78         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.093     1.231    <hidden>
    SLICE_X13Y78         FDPE                                         r  <hidden>
                         clock pessimism             -0.105     1.126    
    SLICE_X13Y78         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.106    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.074ns (29.369%)  route 0.178ns (70.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.967ns (routing 0.405ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.452ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.967     1.078    <hidden>
    SLICE_X14Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.117 f  <hidden>
                         net (fo=3, routed)           0.030     1.147    <hidden>
    SLICE_X14Y79         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.182 f  <hidden>
                         net (fo=32, routed)          0.148     1.329    <hidden>
    SLICE_X13Y78         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.093     1.231    <hidden>
    SLICE_X13Y78         FDPE                                         r  <hidden>
                         clock pessimism             -0.105     1.126    
    SLICE_X13Y78         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.106    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.062ns (24.274%)  route 0.193ns (75.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.452ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    <hidden>
    SLICE_X21Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.111 f  <hidden>
                         net (fo=3, routed)           0.052     1.163    <hidden>
    SLICE_X21Y84         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.186 f  <hidden>
                         net (fo=32, routed)          0.141     1.327    <hidden>
    SLICE_X26Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.088     1.226    <hidden>
    SLICE_X26Y84         FDCE                                         r  <hidden>
                         clock pessimism             -0.105     1.121    
    SLICE_X26Y84         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.101    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.062ns (24.274%)  route 0.193ns (75.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.452ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    <hidden>
    SLICE_X21Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.111 f  <hidden>
                         net (fo=3, routed)           0.052     1.163    <hidden>
    SLICE_X21Y84         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.186 f  <hidden>
                         net (fo=32, routed)          0.141     1.327    <hidden>
    SLICE_X26Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.088     1.226    <hidden>
    SLICE_X26Y84         FDCE                                         r  <hidden>
                         clock pessimism             -0.105     1.121    
    SLICE_X26Y84         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.101    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.062ns (24.274%)  route 0.193ns (75.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.452ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    <hidden>
    SLICE_X21Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.111 f  <hidden>
                         net (fo=3, routed)           0.052     1.163    <hidden>
    SLICE_X21Y84         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.186 f  <hidden>
                         net (fo=32, routed)          0.141     1.327    <hidden>
    SLICE_X26Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.088     1.226    <hidden>
    SLICE_X26Y84         FDCE                                         r  <hidden>
                         clock pessimism             -0.105     1.121    
    SLICE_X26Y84         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.101    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.062ns (24.274%)  route 0.193ns (75.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.452ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    <hidden>
    SLICE_X21Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.111 f  <hidden>
                         net (fo=3, routed)           0.052     1.163    <hidden>
    SLICE_X21Y84         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.186 f  <hidden>
                         net (fo=32, routed)          0.141     1.327    <hidden>
    SLICE_X26Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.088     1.226    <hidden>
    SLICE_X26Y84         FDCE                                         r  <hidden>
                         clock pessimism             -0.105     1.121    
    SLICE_X26Y84         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.101    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.062ns (24.274%)  route 0.193ns (75.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.452ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    <hidden>
    SLICE_X21Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.111 f  <hidden>
                         net (fo=3, routed)           0.052     1.163    <hidden>
    SLICE_X21Y84         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.186 f  <hidden>
                         net (fo=32, routed)          0.141     1.327    <hidden>
    SLICE_X26Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.088     1.226    <hidden>
    SLICE_X26Y84         FDCE                                         r  <hidden>
                         clock pessimism             -0.105     1.121    
    SLICE_X26Y84         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.101    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.062ns (24.274%)  route 0.193ns (75.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.452ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    <hidden>
    SLICE_X21Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.111 f  <hidden>
                         net (fo=3, routed)           0.052     1.163    <hidden>
    SLICE_X21Y84         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.186 f  <hidden>
                         net (fo=32, routed)          0.141     1.327    <hidden>
    SLICE_X26Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.088     1.226    <hidden>
    SLICE_X26Y84         FDCE                                         r  <hidden>
                         clock pessimism             -0.105     1.121    
    SLICE_X26Y84         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.101    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.062ns (24.274%)  route 0.193ns (75.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.452ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    <hidden>
    SLICE_X21Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.111 f  <hidden>
                         net (fo=3, routed)           0.052     1.163    <hidden>
    SLICE_X21Y84         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.186 f  <hidden>
                         net (fo=32, routed)          0.141     1.327    <hidden>
    SLICE_X26Y84         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.084     1.222    <hidden>
    SLICE_X26Y84         FDPE                                         r  <hidden>
                         clock pessimism             -0.105     1.117    
    SLICE_X26Y84         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.062ns (24.274%)  route 0.193ns (75.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.452ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    <hidden>
    SLICE_X21Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.111 f  <hidden>
                         net (fo=3, routed)           0.052     1.163    <hidden>
    SLICE_X21Y84         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.186 f  <hidden>
                         net (fo=32, routed)          0.141     1.327    <hidden>
    SLICE_X26Y84         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.084     1.222    <hidden>
    SLICE_X26Y84         FDCE                                         r  <hidden>
                         clock pessimism             -0.105     1.117    
    SLICE_X26Y84         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.230    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.920ns  (logic 0.113ns (5.885%)  route 1.807ns (94.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.662ns (routing 0.727ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.468     1.468    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y93         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.581 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.339     1.920    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.662     1.829    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.040ns (4.673%)  route 0.816ns (95.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.075ns (routing 0.452ns, distribution 0.623ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.695     0.695    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y93         LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     0.735 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.121     0.856    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.075     1.213    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 0.099ns (5.727%)  route 1.630ns (94.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.803ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.727ns, distribution 0.961ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.921     2.128    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.227 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.630     3.857    <hidden>
    SLICE_X13Y77         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.688     1.855    <hidden>
    SLICE_X13Y77         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 0.099ns (5.727%)  route 1.630ns (94.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.803ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.727ns, distribution 0.961ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.921     2.128    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.227 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         1.630     3.857    <hidden>
    SLICE_X13Y77         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.688     1.855    <hidden>
    SLICE_X13Y77         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.906ns  (logic 0.099ns (10.929%)  route 0.807ns (89.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.803ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.727ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.921     2.128    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.227 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.807     3.034    <hidden>
    SLICE_X14Y79         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.693     1.860    <hidden>
    SLICE_X14Y79         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.906ns  (logic 0.099ns (10.929%)  route 0.807ns (89.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.803ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.727ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.921     2.128    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.227 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.807     3.034    <hidden>
    SLICE_X14Y79         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.693     1.860    <hidden>
    SLICE_X14Y79         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.533ns  (logic 0.099ns (18.569%)  route 0.434ns (81.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.803ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.727ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.921     2.128    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.227 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.434     2.661    <hidden>
    SLICE_X21Y84         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.675     1.842    <hidden>
    SLICE_X21Y84         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.533ns  (logic 0.099ns (18.569%)  route 0.434ns (81.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.803ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.727ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.921     2.128    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.227 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.434     2.661    <hidden>
    SLICE_X21Y84         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.675     1.842    <hidden>
    SLICE_X21Y84         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.040ns (18.177%)  route 0.180ns (81.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.452ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.112 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.180     1.292    <hidden>
    SLICE_X21Y84         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.083     1.221    <hidden>
    SLICE_X21Y84         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.040ns (18.177%)  route 0.180ns (81.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.452ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.112 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.180     1.292    <hidden>
    SLICE_X21Y84         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.083     1.221    <hidden>
    SLICE_X21Y84         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.040ns (10.312%)  route 0.348ns (89.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.452ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.112 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.348     1.459    <hidden>
    SLICE_X14Y79         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.095     1.233    <hidden>
    SLICE_X14Y79         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.040ns (10.312%)  route 0.348ns (89.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.452ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.112 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.348     1.459    <hidden>
    SLICE_X14Y79         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.095     1.233    <hidden>
    SLICE_X14Y79         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.040ns (5.382%)  route 0.703ns (94.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.452ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.112 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.703     1.815    <hidden>
    SLICE_X13Y77         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.090     1.228    <hidden>
    SLICE_X13Y77         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.040ns (5.382%)  route 0.703ns (94.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.452ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.112 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=280, routed)         0.703     1.815    <hidden>
    SLICE_X13Y77         FDPE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.090     1.228    <hidden>
    SLICE_X13Y77         FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.958ns  (logic 0.125ns (4.226%)  route 2.833ns (95.774%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.803ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.926     2.133    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X3Y80          FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.230 f  design_1_i/SAXI_ip_0/inst/reset_reg/Q
                         net (fo=1, routed)           1.501     3.731    design_1_i/SAXI_ip_0/inst/reset_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.759 f  design_1_i/SAXI_ip_0/inst/reset_reg_bufg_place/O
                         net (fo=1152, routed)        1.332     5.090    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reset
    SLICE_X10Y103        LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.914ns  (logic 0.125ns (4.290%)  route 2.789ns (95.710%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.803ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.926     2.133    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X3Y80          FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.230 f  design_1_i/SAXI_ip_0/inst/reset_reg/Q
                         net (fo=1, routed)           1.501     3.731    design_1_i/SAXI_ip_0/inst/reset_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.759 f  design_1_i/SAXI_ip_0/inst/reset_reg_bufg_place/O
                         net (fo=1152, routed)        1.288     5.047    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reset
    SLICE_X15Y103        LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.914ns  (logic 0.125ns (4.290%)  route 2.789ns (95.710%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.803ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.926     2.133    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X3Y80          FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.230 f  design_1_i/SAXI_ip_0/inst/reset_reg/Q
                         net (fo=1, routed)           1.501     3.731    design_1_i/SAXI_ip_0/inst/reset_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.759 f  design_1_i/SAXI_ip_0/inst/reset_reg_bufg_place/O
                         net (fo=1152, routed)        1.288     5.047    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reset
    SLICE_X15Y103        LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.914ns  (logic 0.125ns (4.290%)  route 2.789ns (95.710%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.803ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.926     2.133    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X3Y80          FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.230 f  design_1_i/SAXI_ip_0/inst/reset_reg/Q
                         net (fo=1, routed)           1.501     3.731    design_1_i/SAXI_ip_0/inst/reset_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.759 f  design_1_i/SAXI_ip_0/inst/reset_reg_bufg_place/O
                         net (fo=1152, routed)        1.288     5.047    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reset
    SLICE_X15Y103        LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.468ns  (logic 0.656ns (26.583%)  route 1.812ns (73.417%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.803ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.937     2.144    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X1Y89          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.240 r  design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[1]/Q
                         net (fo=1, routed)           0.439     2.679    design_1_i/SAXI_ip_0/inst/c0/c0/PC[1]
    SLICE_X5Y89          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.917 r  design_1_i/SAXI_ip_0/inst/c0/c0/PCB_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.060     2.977    design_1_i/SAXI_ip_0/inst/c0/c0/PCB_reg[7]_i_1_n_0
    SLICE_X5Y90          CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.143     3.120 r  design_1_i/SAXI_ip_0/inst/c0/c0/tag_array_reg[63][4]_i_1/O[6]
                         net (fo=68, routed)          1.255     4.375    design_1_i/SAXI_ip_0/inst/c0/c0/PCnext[9]
    SLICE_X2Y90          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.554 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.058     4.612    design_1_i/SAXI_ip_0/inst/c0_n_6
    SLICE_X2Y90          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.338ns  (logic 0.231ns (9.881%)  route 2.107ns (90.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.803ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.998     2.205    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X29Y80         FDRE                                         r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.301 r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/Q
                         net (fo=41, routed)          1.829     4.130    design_1_i/SAXI_ip_0/inst/p_0_in[0]
    SLICE_X2Y74          LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     4.265 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.278     4.543    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]_i_1_n_0
    SLICE_X2Y74          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.285ns  (logic 0.196ns (8.578%)  route 2.089ns (91.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.803ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.998     2.205    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X29Y80         FDRE                                         r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.301 r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/Q
                         net (fo=41, routed)          1.690     3.991    design_1_i/SAXI_ip_0/inst/p_0_in[0]
    SLICE_X1Y75          LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.091 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.399     4.490    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]_i_1_n_0
    SLICE_X2Y73          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.266ns  (logic 0.209ns (9.224%)  route 2.057ns (90.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.803ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.998     2.205    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X29Y80         FDRE                                         r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.301 r  design_1_i/SAXI_ip_0/inst/axi_araddr_reg[2]/Q
                         net (fo=41, routed)          1.829     4.130    design_1_i/SAXI_ip_0/inst/p_0_in[0]
    SLICE_X2Y74          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.243 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.228     4.471    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]_i_1_n_0
    SLICE_X2Y74          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.137ns  (logic 0.623ns (29.150%)  route 1.514ns (70.850%))
  Logic Levels:           4  (CARRY8=3 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.803ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.937     2.144    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X1Y89          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.240 r  design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[1]/Q
                         net (fo=1, routed)           0.439     2.679    design_1_i/SAXI_ip_0/inst/c0/c0/PC[1]
    SLICE_X5Y89          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.917 r  design_1_i/SAXI_ip_0/inst/c0/c0/PCB_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.060     2.977    design_1_i/SAXI_ip_0/inst/c0/c0/PCB_reg[7]_i_1_n_0
    SLICE_X5Y90          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/tag_array_reg[63][4]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.028    design_1_i/SAXI_ip_0/inst/c0/c0/tag_array_reg[63][4]_i_1_n_0
    SLICE_X5Y91          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.118     3.146 r  design_1_i/SAXI_ip_0/inst/c0/c0/tag_array_reg[63][9]_i_2/O[3]
                         net (fo=68, routed)          0.493     3.639    design_1_i/SAXI_ip_0/inst/c0/c0/PCnext[14]
    SLICE_X2Y91          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.787 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.494     4.281    design_1_i/SAXI_ip_0/inst/c0_n_1
    SLICE_X0Y83          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.128ns  (logic 0.635ns (29.841%)  route 1.493ns (70.159%))
  Logic Levels:           4  (CARRY8=3 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.803ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.937     2.144    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X1Y89          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.240 r  design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[1]/Q
                         net (fo=1, routed)           0.439     2.679    design_1_i/SAXI_ip_0/inst/c0/c0/PC[1]
    SLICE_X5Y89          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.917 r  design_1_i/SAXI_ip_0/inst/c0/c0/PCB_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.060     2.977    design_1_i/SAXI_ip_0/inst/c0/c0/PCB_reg[7]_i_1_n_0
    SLICE_X5Y90          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/tag_array_reg[63][4]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.028    design_1_i/SAXI_ip_0/inst/c0/c0/tag_array_reg[63][4]_i_1_n_0
    SLICE_X5Y91          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.100     3.128 r  design_1_i/SAXI_ip_0/inst/c0/c0/tag_array_reg[63][9]_i_2/O[2]
                         net (fo=68, routed)          0.389     3.517    design_1_i/SAXI_ip_0/inst/c0/c0/PCnext[13]
    SLICE_X2Y91          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     3.695 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.577     4.272    design_1_i/SAXI_ip_0/inst/c0_n_2
    SLICE_X1Y82          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.109ns  (logic 0.077ns (70.642%)  route 0.032ns (29.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.973ns (routing 0.405ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.973     1.084    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X2Y74          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.123 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[27]/Q
                         net (fo=1, routed)           0.026     1.149    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[27]
    SLICE_X2Y74          LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.038     1.187 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.006     1.193    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]_i_1_n_0
    SLICE_X2Y74          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.052ns (40.000%)  route 0.078ns (60.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.405ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.959     1.070    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X4Y91          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.108 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[12]/Q
                         net (fo=1, routed)           0.054     1.162    design_1_i/SAXI_ip_0/inst/c0/c0/WORD_LANE[3].S_AXI_RDATA_II_reg[108]
    SLICE_X4Y91          LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.176 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.024     1.200    design_1_i/SAXI_ip_0/inst/c0_n_8
    SLICE_X4Y91          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.089ns (66.917%)  route 0.044ns (33.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.405ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.960     1.071    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X0Y90          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.110 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[7]/Q
                         net (fo=1, routed)           0.029     1.139    design_1_i/SAXI_ip_0/inst/c0/c0/WORD_LANE[3].S_AXI_RDATA_II_reg[103]
    SLICE_X0Y90          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     1.189 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.015     1.204    design_1_i/SAXI_ip_0/inst/c0_n_13
    SLICE_X0Y90          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.124ns  (logic 0.071ns (57.258%)  route 0.053ns (42.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.976ns (routing 0.405ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.976     1.087    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X1Y74          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.125 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[26]/Q
                         net (fo=1, routed)           0.047     1.172    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[26]
    SLICE_X1Y74          LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.033     1.205 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.006     1.211    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[26]_i_1_n_0
    SLICE_X1Y74          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.141ns  (logic 0.074ns (52.448%)  route 0.067ns (47.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.405ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.961     1.072    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X2Y90          FDRE                                         r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.111 r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[5]/Q
                         net (fo=4, routed)           0.053     1.164    design_1_i/SAXI_ip_0/inst/c0/c0/maxi_debug[5]
    SLICE_X0Y90          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.199 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.014     1.213    design_1_i/SAXI_ip_0/inst/c0_n_15
    SLICE_X0Y90          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.143ns  (logic 0.053ns (37.063%)  route 0.090ns (62.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.405ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.959     1.070    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X4Y91          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.109 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[4]/Q
                         net (fo=1, routed)           0.068     1.177    design_1_i/SAXI_ip_0/inst/c0/c0/WORD_LANE[3].S_AXI_RDATA_II_reg[100]
    SLICE_X4Y91          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     1.191 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.022     1.213    design_1_i/SAXI_ip_0/inst/c0_n_16
    SLICE_X4Y91          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.126ns  (logic 0.071ns (56.349%)  route 0.055ns (43.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.405ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.978     1.089    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X1Y75          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.127 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[25]/Q
                         net (fo=1, routed)           0.049     1.176    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[25]
    SLICE_X1Y75          LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.033     1.209 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.006     1.215    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[25]_i_1_n_0
    SLICE_X1Y75          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.144ns  (logic 0.086ns (59.722%)  route 0.058ns (40.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.405ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.968     1.079    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X0Y75          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.118 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[29]/Q
                         net (fo=1, routed)           0.052     1.170    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[29]
    SLICE_X0Y75          LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.047     1.217 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.006     1.223    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]_i_1_n_0
    SLICE_X0Y75          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.159ns  (logic 0.098ns (61.635%)  route 0.061ns (38.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.964ns (routing 0.405ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.964     1.075    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X1Y90          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.113 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[8]/Q
                         net (fo=1, routed)           0.041     1.154    design_1_i/SAXI_ip_0/inst/c0/c0/WORD_LANE[3].S_AXI_RDATA_II_reg[104]
    SLICE_X1Y90          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.060     1.214 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.020     1.234    design_1_i/SAXI_ip_0/inst/c0_n_12
    SLICE_X1Y90          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.162ns  (logic 0.073ns (45.062%)  route 0.089ns (54.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.964ns (routing 0.405ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       0.964     1.075    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X1Y90          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.113 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[14]/Q
                         net (fo=1, routed)           0.074     1.187    design_1_i/SAXI_ip_0/inst/c0/c0/WORD_LANE[3].S_AXI_RDATA_II_reg[110]
    SLICE_X2Y90          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     1.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.015     1.237    design_1_i/SAXI_ip_0/inst/c0_n_6
    SLICE_X2Y90          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           896 Endpoints
Min Delay           896 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOin_reg[1][79]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.772ns  (logic 0.389ns (14.032%)  route 2.383ns (85.968%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.735ns (routing 0.727ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/G
    SLICE_X4Y91          LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.148     0.148 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/Q
                         net (fo=8, routed)           0.640     0.788    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[15]
    SLICE_X1Y86          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     0.965 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[79]_INST_0/O
                         net (fo=1, routed)           0.168     1.133    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[79]
    SLICE_X1Y86          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     1.197 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[79]_INST_0/O
                         net (fo=5, routed)           1.576     2.772    design_1_i/MAXI_ip_0/inst/M_AXI_RDATA[79]
    SLICE_X13Y130        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[1][79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.735     1.902    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X13Y130        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[1][79]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOin_reg[3][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.669ns  (logic 0.471ns (17.646%)  route 2.198ns (82.354%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.735ns (routing 0.727ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/G
    SLICE_X4Y91          LDCE (EnToQ_CFF2_SLICEM_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/Q
                         net (fo=8, routed)           0.658     0.807    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[4]
    SLICE_X3Y88          LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.955 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[36]_INST_0/O
                         net (fo=1, routed)           0.115     1.070    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[36]
    SLICE_X3Y88          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.244 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[36]_INST_0/O
                         net (fo=5, routed)           1.425     2.669    design_1_i/MAXI_ip_0/inst/M_AXI_RDATA[36]
    SLICE_X26Y125        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[3][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.735     1.902    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X26Y125        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[3][36]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[36]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.646ns  (logic 0.471ns (17.803%)  route 2.175ns (82.197%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.713ns (routing 0.727ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/G
    SLICE_X4Y91          LDCE (EnToQ_CFF2_SLICEM_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/Q
                         net (fo=8, routed)           0.658     0.807    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[4]
    SLICE_X3Y88          LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.955 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[36]_INST_0/O
                         net (fo=1, routed)           0.115     1.070    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[36]
    SLICE_X3Y88          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.244 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[36]_INST_0/O
                         net (fo=5, routed)           1.401     2.646    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_rdata[36]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RDATA[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.713     1.880    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOin_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.638ns  (logic 0.314ns (11.903%)  route 2.324ns (88.097%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.740ns (routing 0.727ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/G
    SLICE_X2Y74          LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.151     0.151 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[30]/Q
                         net (fo=8, routed)           0.231     0.382    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[30]
    SLICE_X2Y71          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     0.482 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[30]_INST_0/O
                         net (fo=1, routed)           0.165     0.647    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[30]
    SLICE_X2Y72          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.710 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[30]_INST_0/O
                         net (fo=5, routed)           1.928     2.638    design_1_i/MAXI_ip_0/inst/M_AXI_RDATA[30]
    SLICE_X12Y132        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.740     1.907    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X12Y132        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[1][30]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOin_reg[2][122]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.634ns  (logic 0.423ns (16.062%)  route 2.211ns (83.938%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.730ns (routing 0.727ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[26]/G
    SLICE_X1Y74          LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[26]/Q
                         net (fo=8, routed)           0.351     0.500    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[26]
    SLICE_X3Y73          LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.174     0.674 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[122]_INST_0/O
                         net (fo=1, routed)           0.210     0.884    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[122]
    SLICE_X0Y73          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     0.984 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[122]_INST_0/O
                         net (fo=5, routed)           1.649     2.634    design_1_i/MAXI_ip_0/inst/M_AXI_RDATA[122]
    SLICE_X28Y126        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[2][122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.730     1.897    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X28Y126        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[2][122]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][110]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.599ns  (logic 0.365ns (14.041%)  route 2.234ns (85.959%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.694ns (routing 0.727ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/G
    SLICE_X2Y90          LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/Q
                         net (fo=8, routed)           0.421     0.570    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[14]
    SLICE_X4Y88          LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     0.686 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[110]_INST_0/O
                         net (fo=1, routed)           0.245     0.931    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[110]
    SLICE_X0Y88          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.031 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[110]_INST_0/O
                         net (fo=5, routed)           1.569     2.599    design_1_i/MAXI_ip_0/inst/M_AXI_RDATA[110]
    SLICE_X24Y118        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.694     1.861    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X24Y118        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][110]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_5/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.593ns  (logic 0.149ns (5.746%)  route 2.444ns (94.254%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.857ns (routing 0.727ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[1]/G
    SLICE_X15Y103        LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[1]/Q
                         net (fo=32, routed)          2.444     2.593    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real[1]
    RAMB36_X4Y25         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_5/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.857     2.024    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X4Y25         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][511]_5/CLKARDCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][127]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.304ns (11.758%)  route 2.282ns (88.242%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.693ns (routing 0.727ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[31]/G
    SLICE_X1Y74          LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.151     0.151 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[31]/Q
                         net (fo=8, routed)           0.301     0.452    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[31]
    SLICE_X0Y74          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     0.566 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0/O
                         net (fo=1, routed)           0.100     0.666    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[127]
    SLICE_X0Y74          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     0.705 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[127]_INST_0/O
                         net (fo=5, routed)           1.881     2.586    design_1_i/MAXI_ip_0/inst/M_AXI_RDATA[127]
    SLICE_X27Y118        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.693     1.860    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X27Y118        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][127]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][84]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.575ns  (logic 0.362ns (14.058%)  route 2.213ns (85.942%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.692ns (routing 0.727ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[20]/G
    SLICE_X1Y90          LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[20]/Q
                         net (fo=8, routed)           0.762     0.911    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[20]
    SLICE_X0Y86          LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     1.024 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[84]_INST_0/O
                         net (fo=1, routed)           0.050     1.074    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[84]
    SLICE_X0Y86          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     1.174 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[84]_INST_0/O
                         net (fo=5, routed)           1.401     2.575    design_1_i/MAXI_ip_0/inst/M_AXI_RDATA[84]
    SLICE_X22Y119        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.692     1.859    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X22Y119        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[0][84]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/MAXI_ip_0/inst/FIFOin_reg[1][100]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.573ns  (logic 0.279ns (10.845%)  route 2.294ns (89.155%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.738ns (routing 0.727ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/G
    SLICE_X4Y91          LDCE (EnToQ_CFF2_SLICEM_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/Q
                         net (fo=8, routed)           0.679     0.828    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[4]
    SLICE_X4Y88          LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     0.894 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[100]_INST_0/O
                         net (fo=1, routed)           0.107     1.001    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_axi_rdata[100]
    SLICE_X3Y88          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     1.065 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[100]_INST_0/O
                         net (fo=5, routed)           1.508     2.573    design_1_i/MAXI_ip_0/inst/M_AXI_RDATA[100]
    SLICE_X20Y126        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[1][100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.738     1.905    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X20Y126        FDRE                                         r  design_1_i/MAXI_ip_0/inst/FIFOin_reg[1][100]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.060ns (48.245%)  route 0.064ns (51.755%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.097ns (routing 0.452ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/G
    SLICE_X0Y75          LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/Q
                         net (fo=8, routed)           0.064     0.124    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[29]
    SLICE_X0Y77          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.097     1.235    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X0Y77          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[125]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.059ns (47.000%)  route 0.067ns (53.000%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.106ns (routing 0.452ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/G
    SLICE_X2Y73          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/Q
                         net (fo=8, routed)           0.067     0.126    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[28]
    SLICE_X2Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.106     1.244    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.281%)  route 0.068ns (52.719%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.094ns (routing 0.452ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/G
    SLICE_X1Y82          LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/Q
                         net (fo=8, routed)           0.068     0.129    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[18]
    SLICE_X0Y82          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.094     1.232    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X0Y82          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[82]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.059ns (40.857%)  route 0.085ns (59.143%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.103ns (routing 0.452ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[13]/G
    SLICE_X1Y82          LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[13]/Q
                         net (fo=8, routed)           0.085     0.144    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[13]
    SLICE_X1Y82          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.103     1.241    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X1Y82          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[77]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.061ns (42.062%)  route 0.084ns (57.938%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.094ns (routing 0.452ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/G
    SLICE_X1Y82          LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[18]/Q
                         net (fo=8, routed)           0.084     0.145    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[18]
    SLICE_X0Y82          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.094     1.232    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X0Y82          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[50]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.059ns (40.543%)  route 0.087ns (59.457%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.110ns (routing 0.452ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[3]/G
    SLICE_X1Y80          LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[3]/Q
                         net (fo=8, routed)           0.087     0.146    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[3]
    SLICE_X1Y79          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.110     1.248    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X1Y79          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[35]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.061ns (41.811%)  route 0.085ns (58.189%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.106ns (routing 0.452ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
    SLICE_X2Y74          LDCE (EnToQ_GFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/Q
                         net (fo=8, routed)           0.085     0.146    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[27]
    SLICE_X2Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.106     1.244    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[123]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.061ns (41.303%)  route 0.087ns (58.697%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.092ns (routing 0.452ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[5]/G
    SLICE_X0Y90          LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[5]/Q
                         net (fo=8, routed)           0.087     0.148    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[5]
    SLICE_X0Y89          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.092     1.230    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X0Y89          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[37]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.060ns (39.817%)  route 0.091ns (60.183%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.101ns (routing 0.452ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]/G
    SLICE_X2Y74          LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[21]/Q
                         net (fo=8, routed)           0.091     0.151    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[21]
    SLICE_X3Y74          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.101     1.239    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X3Y74          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[85]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.059ns (38.959%)  route 0.092ns (61.041%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.101ns (routing 0.452ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/G
    SLICE_X2Y73          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/Q
                         net (fo=8, routed)           0.092     0.151    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[28]
    SLICE_X3Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20182, routed)       1.101     1.239    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X3Y73          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[92]/C





