0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_PIC16F873_0_0/sim/PICtoSRAM_PIC16F873_0_0.v,1610542203,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_T74LS04_0_0/sim/PICtoSRAM_T74LS04_0_0.v,,PICtoSRAM_PIC16F873_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_T74LS04_0_0/sim/PICtoSRAM_T74LS04_0_0.v,1610539811,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_T74LS373_0_0/sim/PICtoSRAM_T74LS373_0_0.v,,PICtoSRAM_T74LS04_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_T74LS373_0_0/sim/PICtoSRAM_T74LS373_0_0.v,1610539811,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_m62256_0_0/sim/PICtoSRAM_m62256_0_0.v,,PICtoSRAM_T74LS373_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_m62256_0_0/sim/PICtoSRAM_m62256_0_0.v,1610539811,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_splitter1_0_0/sim/PICtoSRAM_splitter1_0_0.v,,PICtoSRAM_m62256_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_m62256_1_0/sim/PICtoSRAM_m62256_1_0.v,1610539811,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_select_0_0/sim/PICtoSRAM_select_0_0.v,,PICtoSRAM_m62256_1_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_select_0_0/sim/PICtoSRAM_select_0_0.v,1610539811,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.srcs/sources_1/bd/PICtoSRAM/hdl/PICtoSRAM_wrapper.v,,PICtoSRAM_select_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_splitter1_0_0/sim/PICtoSRAM_splitter1_0_0.v,1610539811,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_splitter2_0_0/sim/PICtoSRAM_splitter2_0_0.v,,PICtoSRAM_splitter1_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_splitter2_0_0/sim/PICtoSRAM_splitter2_0_0.v,1610539811,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_splitter3_0_0/sim/PICtoSRAM_splitter3_0_0.v,,PICtoSRAM_splitter2_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_splitter3_0_0/sim/PICtoSRAM_splitter3_0_0.v,1610539811,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_m62256_1_0/sim/PICtoSRAM_m62256_1_0.v,,PICtoSRAM_splitter3_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/sim/PICtoSRAM.v,1610542203,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/ip/PICtoSRAM_PIC16F873_0_0/sim/PICtoSRAM_PIC16F873_0_0.v,,PICtoSRAM,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1610539812,verilog,,,,glbl,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.srcs/sources_1/bd/PICtoSRAM/hdl/PICtoSRAM_wrapper.v,1610540994,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/test.v,,PICtoSRAM_wrapper,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/lab4.V,1610539810,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/splitter1.v,,PIC16F873;T74LS04;T74LS373;m62256,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/select.v,1610539810,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab05/project_1/project_1.ip_user_files/bd/PICtoSRAM/sim/PICtoSRAM.v,,select,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/splitter1.v,1610539810,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/splitter2.v,,splitter1,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/splitter2.v,1610539810,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/splitter3.v,,splitter2,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/splitter3.v,1610539811,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/select.v,,splitter3,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab5-final/lab5-final/test.v,1610539811,verilog,,,,test,,,,,,,,
