{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650243519255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650243519255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 20:58:39 2022 " "Processing started: Sun Apr 17 20:58:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650243519255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243519255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243519255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650243519468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650243519468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650243523862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243523862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sevenseg_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sevenseg_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEVENSEG_OUTPUT " "Found entity 1: SEVENSEG_OUTPUT" {  } { { "output_files/SEVENSEG_OUTPUT.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/SEVENSEG_OUTPUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650243523863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243523863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decimaltohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decimaltohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimalToHex " "Found entity 1: decimalToHex" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650243523864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243523864 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(320) " "Verilog HDL Instantiation warning at Final_Project.sv(320): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 320 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523864 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(321) " "Verilog HDL Instantiation warning at Final_Project.sv(321): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 321 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523864 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(322) " "Verilog HDL Instantiation warning at Final_Project.sv(322): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 322 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523864 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(323) " "Verilog HDL Instantiation warning at Final_Project.sv(323): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 323 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523864 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(324) " "Verilog HDL Instantiation warning at Final_Project.sv(324): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 324 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523865 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(325) " "Verilog HDL Instantiation warning at Final_Project.sv(325): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 325 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523865 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(328) " "Verilog HDL Instantiation warning at Final_Project.sv(328): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 328 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523865 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(329) " "Verilog HDL Instantiation warning at Final_Project.sv(329): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 329 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523865 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(330) " "Verilog HDL Instantiation warning at Final_Project.sv(330): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 330 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523865 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(331) " "Verilog HDL Instantiation warning at Final_Project.sv(331): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 331 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523865 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(332) " "Verilog HDL Instantiation warning at Final_Project.sv(332): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 332 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523865 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(333) " "Verilog HDL Instantiation warning at Final_Project.sv(333): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 333 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243523865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650243523883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Final_Project.sv(129) " "Verilog HDL assignment warning at Final_Project.sv(129): truncated value with size 32 to match size of target (8)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243523885 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Final_Project.sv(154) " "Verilog HDL assignment warning at Final_Project.sv(154): truncated value with size 32 to match size of target (8)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243523885 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Final_Project.sv(155) " "Verilog HDL assignment warning at Final_Project.sv(155): truncated value with size 32 to match size of target (8)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243523885 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_Project.sv(168) " "Verilog HDL assignment warning at Final_Project.sv(168): truncated value with size 32 to match size of target (4)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243523886 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Final_Project.sv(195) " "Verilog HDL assignment warning at Final_Project.sv(195): truncated value with size 32 to match size of target (8)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243523886 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Final_Project.sv(225) " "Verilog HDL assignment warning at Final_Project.sv(225): truncated value with size 32 to match size of target (10)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243523887 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_Project.sv(253) " "Verilog HDL assignment warning at Final_Project.sv(253): truncated value with size 32 to match size of target (4)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243523887 "|Final_Project"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "USERINPUT\[7..3\] 0 Final_Project.sv(53) " "Net \"USERINPUT\[7..3\]\" at Final_Project.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650243523889 "|Final_Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimalToHex decimalToHex:comb_1249 " "Elaborating entity \"decimalToHex\" for hierarchy \"decimalToHex:comb_1249\"" {  } { { "Final_Project.sv" "comb_1249" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decimalToHex.sv(11) " "Verilog HDL Case Statement warning at decimalToHex.sv(11): incomplete case statement has no default case item" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 "|Final_Project|decimalToHex:comb_681"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decimal_reg decimalToHex.sv(11) " "Verilog HDL Always Construct warning at decimalToHex.sv(11): inferring latch(es) for variable \"decimal_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 "|Final_Project|decimalToHex:comb_681"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex\[8\] decimalToHex.sv(4) " "Output port \"Hex\[8\]\" at decimalToHex.sv(4) has no driver" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[0\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[0\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[1\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[1\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[2\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[2\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[3\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[3\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[4\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[4\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[5\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[5\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[6\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[6\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[7\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[7\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243523906 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVENSEG_OUTPUT SEVENSEG_OUTPUT:comb_1255 " "Elaborating entity \"SEVENSEG_OUTPUT\" for hierarchy \"SEVENSEG_OUTPUT:comb_1255\"" {  } { { "Final_Project.sv" "comb_1255" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650243523908 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650243524258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[1\] " "Latch decimalToHex:comb_1249\|decimal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524262 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[2\] " "Latch decimalToHex:comb_1249\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524262 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[3\] " "Latch decimalToHex:comb_1249\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524262 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[4\] " "Latch decimalToHex:comb_1249\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524262 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[5\] " "Latch decimalToHex:comb_1249\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524262 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[6\] " "Latch decimalToHex:comb_1249\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524262 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[7\] " "Latch decimalToHex:comb_1249\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524262 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[1\] " "Latch decimalToHex:comb_1250\|decimal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524262 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[2\] " "Latch decimalToHex:comb_1250\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[2\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[2\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[3\] " "Latch decimalToHex:comb_1250\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[4\] " "Latch decimalToHex:comb_1250\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[5\] " "Latch decimalToHex:comb_1250\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[2\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[2\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[6\] " "Latch decimalToHex:comb_1250\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[4\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[4\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[7\] " "Latch decimalToHex:comb_1250\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[2\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[2\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[1\] " "Latch decimalToHex:comb_1251\|decimal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[4\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[4\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[2\] " "Latch decimalToHex:comb_1251\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[3\] " "Latch decimalToHex:comb_1251\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[4\] " "Latch decimalToHex:comb_1251\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[5\] " "Latch decimalToHex:comb_1251\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[6\] " "Latch decimalToHex:comb_1251\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[7\] " "Latch decimalToHex:comb_1251\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[1\] " "Latch decimalToHex:comb_1252\|decimal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[2\] " "Latch decimalToHex:comb_1252\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[3\] " "Latch decimalToHex:comb_1252\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[4\] " "Latch decimalToHex:comb_1252\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[5\] " "Latch decimalToHex:comb_1252\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[6\] " "Latch decimalToHex:comb_1252\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[7\] " "Latch decimalToHex:comb_1252\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[2\] " "Latch decimalToHex:comb_1253\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[5\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[5\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524263 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[3\] " "Latch decimalToHex:comb_1253\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[5\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[5\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[4\] " "Latch decimalToHex:comb_1253\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX4_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX4_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[5\] " "Latch decimalToHex:comb_1253\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX4_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX4_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[6\] " "Latch decimalToHex:comb_1253\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX4_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX4_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[7\] " "Latch decimalToHex:comb_1253\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX4_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX4_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[1\] " "Latch decimalToHex:comb_1254\|decimal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[2\] " "Latch decimalToHex:comb_1254\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[3\] " "Latch decimalToHex:comb_1254\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[4\] " "Latch decimalToHex:comb_1254\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[5\] " "Latch decimalToHex:comb_1254\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[6\] " "Latch decimalToHex:comb_1254\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[7\] " "Latch decimalToHex:comb_1254\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243524264 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243524264 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243524350 "|Final_Project|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243524350 "|Final_Project|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243524350 "|Final_Project|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243524350 "|Final_Project|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243524350 "|Final_Project|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243524350 "|Final_Project|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243524350 "|Final_Project|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "moleLED\[5\] GND " "Pin \"moleLED\[5\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243524350 "|Final_Project|moleLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "moleLED\[10\] GND " "Pin \"moleLED\[10\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243524350 "|Final_Project|moleLED[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650243524350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650243524402 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650243524961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650243525078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650243525078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650243525108 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650243525108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "449 " "Implemented 449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650243525108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650243525108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650243525121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 20:58:45 2022 " "Processing ended: Sun Apr 17 20:58:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650243525121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650243525121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650243525121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243525121 ""}
