# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISING_EDGE_DETECTOR.srcs/sources_1/new/RISING_EDGE_DETECTOR.vhd" \
"../../../../RISING_EDGE_DETECTOR.srcs/sim_1/new/RISING_EDGE_DETECTOR_tst.vhd" \

# Do not sort compile order
nosort
