--------------------------------------------------------------------------------
-- Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: K.39
--  \   \         Application: netgen
--  /   /         Filename: division_module.vhd
-- /___/   /\     Timestamp: Fri Dec  8 17:36:28 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -w -sim -ofmt vhdl /afs/athena.mit.edu/user/l/c/lc2017/Desktop/6.111_Final_Project/ProjectedPiano/SensorModule/tmp/_cg/division_module.ngc /afs/athena.mit.edu/user/l/c/lc2017/Desktop/6.111_Final_Project/ProjectedPiano/SensorModule/tmp/_cg/division_module.vhd 
-- Device	: 2v6000bf957-4
-- Input file	: /afs/athena.mit.edu/user/l/c/lc2017/Desktop/6.111_Final_Project/ProjectedPiano/SensorModule/tmp/_cg/division_module.ngc
-- Output file	: /afs/athena.mit.edu/user/l/c/lc2017/Desktop/6.111_Final_Project/ProjectedPiano/SensorModule/tmp/_cg/division_module.vhd
-- # of Entities	: 1
-- Design Name	: division_module
-- Xilinx	: /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity division_module is
  port (
    rfd : out STD_LOGIC; 
    clk : in STD_LOGIC := 'X'; 
    dividend : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    quotient : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    divisor : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    fractional : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end division_module;

architecture STRUCTURE of division_module is
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_0_1_1870 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_0_0_1869 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_1_1_1868 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_1_0_1867 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_rfd_0_cmp_eq00001 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_0_mux0000_0_1 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_1_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_1_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_1_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_ce_pre_a : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_4_f5_1791 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_6_1790 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_51_1787 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_3_f5_1784 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_5_1783 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_4_1780 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_4_f5_1777 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_6_1776 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_51_1773 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_3_f5_1770 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_5_1769 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_4_1766 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_4_f5_1763 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_6_1762 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_51_1761 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_3_f5_1760 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_5_1759 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_4_1758 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_4_f5_1756 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_6_1755 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_51_1754 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_3_f5_1753 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_5_1751 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_4_1750 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_34_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_33_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_34_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_33_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_34_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_33_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_inv_not_gen_inv_thr_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_580 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_quot_det : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_484 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_357 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_231 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_sync_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_sync_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_start_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_start_first_q : STD_LOGIC;
 
  signal BU2_N1 : STD_LOGIC; 
  signal BU2_rdy : STD_LOGIC; 
  signal NLW_VCC_P_UNCONNECTED : STD_LOGIC; 
  signal NLW_GND_G_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_0_0_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_1_0_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED : STD_LOGIC;
 
  signal dividend_2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal divisor_3 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal quotient_4 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal fractional_5 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q : STD_LOGIC_VECTOR ( 34 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Result : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q : STD_LOGIC_VECTOR ( 34 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q : STD_LOGIC_VECTOR ( 34 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q : STD_LOGIC_VECTOR ( 34 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 30 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 30 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
begin
  dividend_2(31) <= dividend(31);
  dividend_2(30) <= dividend(30);
  dividend_2(29) <= dividend(29);
  dividend_2(28) <= dividend(28);
  dividend_2(27) <= dividend(27);
  dividend_2(26) <= dividend(26);
  dividend_2(25) <= dividend(25);
  dividend_2(24) <= dividend(24);
  dividend_2(23) <= dividend(23);
  dividend_2(22) <= dividend(22);
  dividend_2(21) <= dividend(21);
  dividend_2(20) <= dividend(20);
  dividend_2(19) <= dividend(19);
  dividend_2(18) <= dividend(18);
  dividend_2(17) <= dividend(17);
  dividend_2(16) <= dividend(16);
  dividend_2(15) <= dividend(15);
  dividend_2(14) <= dividend(14);
  dividend_2(13) <= dividend(13);
  dividend_2(12) <= dividend(12);
  dividend_2(11) <= dividend(11);
  dividend_2(10) <= dividend(10);
  dividend_2(9) <= dividend(9);
  dividend_2(8) <= dividend(8);
  dividend_2(7) <= dividend(7);
  dividend_2(6) <= dividend(6);
  dividend_2(5) <= dividend(5);
  dividend_2(4) <= dividend(4);
  dividend_2(3) <= dividend(3);
  dividend_2(2) <= dividend(2);
  dividend_2(1) <= dividend(1);
  dividend_2(0) <= dividend(0);
  quotient(31) <= quotient_4(31);
  quotient(30) <= quotient_4(30);
  quotient(29) <= quotient_4(29);
  quotient(28) <= quotient_4(28);
  quotient(27) <= quotient_4(27);
  quotient(26) <= quotient_4(26);
  quotient(25) <= quotient_4(25);
  quotient(24) <= quotient_4(24);
  quotient(23) <= quotient_4(23);
  quotient(22) <= quotient_4(22);
  quotient(21) <= quotient_4(21);
  quotient(20) <= quotient_4(20);
  quotient(19) <= quotient_4(19);
  quotient(18) <= quotient_4(18);
  quotient(17) <= quotient_4(17);
  quotient(16) <= quotient_4(16);
  quotient(15) <= quotient_4(15);
  quotient(14) <= quotient_4(14);
  quotient(13) <= quotient_4(13);
  quotient(12) <= quotient_4(12);
  quotient(11) <= quotient_4(11);
  quotient(10) <= quotient_4(10);
  quotient(9) <= quotient_4(9);
  quotient(8) <= quotient_4(8);
  quotient(7) <= quotient_4(7);
  quotient(6) <= quotient_4(6);
  quotient(5) <= quotient_4(5);
  quotient(4) <= quotient_4(4);
  quotient(3) <= quotient_4(3);
  quotient(2) <= quotient_4(2);
  quotient(1) <= quotient_4(1);
  quotient(0) <= quotient_4(0);
  divisor_3(31) <= divisor(31);
  divisor_3(30) <= divisor(30);
  divisor_3(29) <= divisor(29);
  divisor_3(28) <= divisor(28);
  divisor_3(27) <= divisor(27);
  divisor_3(26) <= divisor(26);
  divisor_3(25) <= divisor(25);
  divisor_3(24) <= divisor(24);
  divisor_3(23) <= divisor(23);
  divisor_3(22) <= divisor(22);
  divisor_3(21) <= divisor(21);
  divisor_3(20) <= divisor(20);
  divisor_3(19) <= divisor(19);
  divisor_3(18) <= divisor(18);
  divisor_3(17) <= divisor(17);
  divisor_3(16) <= divisor(16);
  divisor_3(15) <= divisor(15);
  divisor_3(14) <= divisor(14);
  divisor_3(13) <= divisor(13);
  divisor_3(12) <= divisor(12);
  divisor_3(11) <= divisor(11);
  divisor_3(10) <= divisor(10);
  divisor_3(9) <= divisor(9);
  divisor_3(8) <= divisor(8);
  divisor_3(7) <= divisor(7);
  divisor_3(6) <= divisor(6);
  divisor_3(5) <= divisor(5);
  divisor_3(4) <= divisor(4);
  divisor_3(3) <= divisor(3);
  divisor_3(2) <= divisor(2);
  divisor_3(1) <= divisor(1);
  divisor_3(0) <= divisor(0);
  fractional(31) <= fractional_5(31);
  fractional(30) <= fractional_5(30);
  fractional(29) <= fractional_5(29);
  fractional(28) <= fractional_5(28);
  fractional(27) <= fractional_5(27);
  fractional(26) <= fractional_5(26);
  fractional(25) <= fractional_5(25);
  fractional(24) <= fractional_5(24);
  fractional(23) <= fractional_5(23);
  fractional(22) <= fractional_5(22);
  fractional(21) <= fractional_5(21);
  fractional(20) <= fractional_5(20);
  fractional(19) <= fractional_5(19);
  fractional(18) <= fractional_5(18);
  fractional(17) <= fractional_5(17);
  fractional(16) <= fractional_5(16);
  fractional(15) <= fractional_5(15);
  fractional(14) <= fractional_5(14);
  fractional(13) <= fractional_5(13);
  fractional(12) <= fractional_5(12);
  fractional(11) <= fractional_5(11);
  fractional(10) <= fractional_5(10);
  fractional(9) <= fractional_5(9);
  fractional(8) <= fractional_5(8);
  fractional(7) <= fractional_5(7);
  fractional(6) <= fractional_5(6);
  fractional(5) <= fractional_5(5);
  fractional(4) <= fractional_5(4);
  fractional(3) <= fractional_5(3);
  fractional(2) <= fractional_5(2);
  fractional(1) <= fractional_5(1);
  fractional(0) <= fractional_5(0);
  VCC_0 : VCC
    port map (
      P => NLW_VCC_P_UNCONNECTED
    );
  GND_1 : GND
    port map (
      G => NLW_GND_G_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_0_1_1870,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_0_1 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_0_0_1869,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_0_1_1870
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_0_0 : SRLC16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q(0),
      Q => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_0_0_Q_UNCONNECTED
,
      Q15 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_0_0_1869
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_1_1_1868,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_1_1 : SRL16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_1_0_1867,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_1_1_1868
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_1_0 : SRLC16
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q(1),
      Q => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_1_0_Q_UNCONNECTED
,
      Q15 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_Mshreg_pipe_34_1_0_1867
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_0_mux0000_0_11_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_7_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_0_mux0000_0_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_1_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_1_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_1_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_1_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_1_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_1_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_580

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(0),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_484
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => divisor_3(0),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_357
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => dividend_2(0),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_231

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_31_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(31),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_30_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(30),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_29_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(29),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_28_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(28),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_27_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(27),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_26_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_25_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(25),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_24_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(24),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_23_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(23),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_22_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(22),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_21_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(21),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_20_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(20),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_19_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(19),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_18_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(18),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_17_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(17),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_16_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_15_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_14_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_13_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_12_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_11_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_10_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_9_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_8_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_7_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_6_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_5_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_4_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_3_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(3),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_2_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a_1_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_rfd_0_cmp_eq000011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(1),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_rfd_0_cmp_eq00001
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_rfd_timing_signed_d248_rfd_reg_del_rfd_first_q_0 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_rfd_0_cmp_eq00001,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(0),
      Q => rfd
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_0 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_0 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_0 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_34 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_31_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(34)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_33 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_30_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(33)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_32 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_29_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_31 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_28_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_30 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_27_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_29 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_26_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_28 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_25_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_27 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_24_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_26 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_23_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_25 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_22_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_24 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_21_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_23 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_20_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_22 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_19_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_21 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_18_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_20 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_17_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_19 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_16_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_18 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_15_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_17 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_14_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_16 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_13_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_15 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_12_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_14 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_11_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_13 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_10_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_12 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_9_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_11 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_8_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_10 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_7_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_9 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_6_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_8 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_5_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_7 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_4_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_6 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_3_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_5 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_2_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_4 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_1_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_3 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_0_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_1 : 
FDR
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_7_Q,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_0 : 
FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_0_mux0000_0_1,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_31 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(31),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_30 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(30),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_29 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(29),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_28 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(28),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_27 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(27),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_26 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(26),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_25 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(25),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_24 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(24),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_23 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(23),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_22 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(22),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_21 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(21),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_20 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(20),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_19 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(19),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_18 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(18),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_17 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(17),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_16 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(16),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_15 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_14 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_13 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_12 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_11 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_10 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_9 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_8 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_reg_quot_out_reg_quot_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_23_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_15_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_32_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_23_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_15_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_7_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(0)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_Mxor_quot_det_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_0_1832,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_quot_det
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(4)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(2)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(5)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(6)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(4)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(7)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(8)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(6)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_1_0
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(9)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(10)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(8)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(11)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(12)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(13)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(14)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(15)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(14)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(14)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(14)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(16)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(14)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_34_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_31_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_31_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_34_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_34_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_31_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_31_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_34_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_34_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_31_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_31_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_34_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(15)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(15)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(15)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(17)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(15)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_33_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_30_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_30_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_33_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_33_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_30_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_30_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_33_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_33_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_30_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_30_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_33_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(18)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(16)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(18)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(16)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(18)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(16)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(18)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(16)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_32_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_29_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_29_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_32_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_32_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_29_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_29_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_32_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_32_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_29_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_29_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_32_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(19)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(17)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(19)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(17)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(19)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(17)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(19)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(17)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_31_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_28_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_28_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_31_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_31_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_28_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_28_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_31_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_31_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_28_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_28_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_31_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(20)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(20)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(20)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_18_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(20)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_30_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_27_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_27_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_30_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_30_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_27_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_27_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_30_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_30_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_27_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_27_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_30_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_19_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(21)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(19)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_19_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(21)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(19)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_19_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(21)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(19)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_19_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(21)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(19)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_29_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_26_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_26_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_29_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_29_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_26_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_26_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_29_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_29_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_26_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_26_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_29_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_20_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(22)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(20)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_20_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(22)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(20)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_20_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(22)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(20)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_20_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(22)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(20)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_28_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_25_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_25_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_28_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_28_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_25_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_25_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_28_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_28_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_25_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_25_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_28_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_21_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(23)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(21)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_21_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(23)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(21)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_21_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(23)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(21)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_21_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(23)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(21)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_27_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_24_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_24_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_27_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_27_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_24_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_24_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_27_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_27_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_24_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_24_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_27_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_22_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(24)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(22)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_22_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(24)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(22)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_22_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(24)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(22)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_22_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(24)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(22)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_26_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_23_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_23_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_26_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_26_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_23_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_23_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_26_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_26_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_23_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_23_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_26_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_23_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(25)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(23)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_23_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(25)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(23)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_23_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(25)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(23)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_23_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(25)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(23)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_25_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_22_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_22_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_25_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_25_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_22_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_22_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_25_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_25_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_22_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_22_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_25_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_24_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(26)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(24)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_24_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(26)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(24)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_24_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(26)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(24)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_24_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(26)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(24)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_24_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_21_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_21_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_24_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_21_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_21_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_24_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_21_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_21_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_25_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(27)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(25)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_25_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(27)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(25)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_25_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(27)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(25)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_25_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(27)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(25)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_23_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_20_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_20_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_23_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_20_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_20_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_23_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_20_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_20_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_26_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(28)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(26)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_26_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(28)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(26)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_26_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(28)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(26)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_26_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(28)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(26)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_22_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_19_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_19_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_22_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_19_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_19_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_22_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_19_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_19_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_27_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(29)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(27)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_27_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(29)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(27)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_27_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(29)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(27)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_27_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(29)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(27)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_21_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_18_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_18_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_21_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_18_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_18_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_21_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_18_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_18_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_28_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(30)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(28)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_28_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(30)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(28)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_28_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(30)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(28)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_28_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(30)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(28)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(1),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(1),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_20_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_17_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_17_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_20_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_17_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_17_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_20_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_17_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_17_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_29_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(31)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(29)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_29_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(31)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(29)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_29_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(31)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(29)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_29_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(31)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(29)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(2),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_1_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_19_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_16_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_16_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_19_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_16_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_16_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_19_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_16_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_16_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_30_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(32)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(30)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_30_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(32)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(30)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_30_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(32)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(30)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_30_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(32)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(30)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(3),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(3),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_2_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_18_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_15_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_15_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_18_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_15_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_15_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_18_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_15_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_15_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_31_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(33)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(31)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_31_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(33)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(31)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_31_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(33)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(31)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_31_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(33)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(31)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_3_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_14_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_14_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_14_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_14_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_14_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_14_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(5),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_4_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_13_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_13_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_13_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_13_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_13_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_13_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(6),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_5_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_12_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_12_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_12_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_12_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_12_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_12_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(7),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_6_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_11_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_11_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_11_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_11_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_11_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_11_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(8),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_7_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_10_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_10_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_10_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_10_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_10_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_10_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(9),
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_8_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_9_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_9_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_9_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_9_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_9_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_9_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(10)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_9_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_8_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_8_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_8_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_8_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_8_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_8_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_10_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_7_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_7_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_7_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_7_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_7_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_7_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(12)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_11_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_6_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_6_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_6_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_6_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_6_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_6_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_1_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_1_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_12_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_5_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_5_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_5_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_5_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_5_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_5_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_2_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_2_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(14)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_13_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_4_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_4_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_4_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_4_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_4_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_4_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_3_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(3),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_3_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(3),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(15)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_14_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_3_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_3_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_3_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_3_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_3_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_3_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_4_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_4_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_16_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(16)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_15_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_2_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_2_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_2_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_2_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_2_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_2_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_5_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_5_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_17_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(17)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(17),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_16_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_32_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(34)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_32_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(34)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_32_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(34)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_Mxor_halfsum_Result_32_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(34)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_1_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_1_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_1_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_1_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_1_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_1_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_6_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_6_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_18_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(18)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(18),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_17_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_7_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_7_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_19_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(19)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(19),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_18_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_8_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_8_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_20_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(20)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(20),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_19_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_9_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_9_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_21_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(21)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(21),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_20_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_10_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_10_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_22_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(22)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(22),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_21_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_11_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_11_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_23_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(23)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(23),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_22_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_12_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_12_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_24_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(24)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(24),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_23_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_13_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_13_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_25_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(25)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(25),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_24_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_14_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_14_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_26_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(26)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_25_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_15_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_15_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_27_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(27)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(27),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_26_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_16_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_16_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_28_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(28)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(28),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_27_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(27)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_17_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(17),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_17_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(17),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_29_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(29)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(29),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_28_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(28)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_18_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(18),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_18_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(18),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_30_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(30)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(30),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_29_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(29)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_19_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(19),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_19_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(19),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_mux0000_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_0_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_0_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_mux0000_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_0_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_0_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_mux0000_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_0_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_0_Q,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum_31_1 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(31)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(31),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_30_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(30)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_20_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(20),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_20_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(20),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_21_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(21),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_21_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(21),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_22_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(22),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_22_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(22),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_23_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(23),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_23_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(23),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_24_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(24),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_24_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(24),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_25_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(25),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_25_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(25),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_26_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_26_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_27_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(27),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_27_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(27),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_28_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(28),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_28_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(28),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_29_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(29),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_29_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(29),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a_30_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => dividend_2(31),
      I1 => dividend_2(30),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a_30_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => divisor_3(31),
      I1 => divisor_3(30),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a_31_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(31)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mcount_dclk_phase_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(2),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Result(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_ce_pre_a_cmp_eq00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(1),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_ce_pre_a
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mcount_dclk_phase_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(1),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Result(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_ce_pre_a,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_32_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_23_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_inv_not_gen_inv_thr_first_q_0 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_inv_not_gen_inv_thr_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_7_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_6_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_5_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_4_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_3_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_2_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_1_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_15_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_14_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_13_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_12_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_11_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_10_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_9_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Result(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Result(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_dclk_phase(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_2_f6 : MUXF6
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_4_f5_1791,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_3_f5_1784,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(2)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_4_f5 : MUXF5
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_6_1790,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_51_1787,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_4_f5_1791
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_6 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(7)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(6)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_6_1790
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(5)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(4)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_51_1787
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_3_f5 : MUXF5
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_5_1783,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_4_1780,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_3_f5_1784
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_5 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(3)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(2)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_5_1783
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_4 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(1)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_first_q(0)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_24_4_1780
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_2_f6 : MUXF6
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_4_f5_1777,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_3_f5_1770,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(2)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_4_f5 : MUXF5
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_6_1776,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_51_1773,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_4_f5_1777
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_6 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(15)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(14)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_6_1776
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(13)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(12)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_51_1773
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_3_f5 : MUXF5
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_5_1769,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_4_1766,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_3_f5_1770
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_5 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(11)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(10)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_5_1769
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_4 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(9)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_first_q(8)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_16_4_1766
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_2_f6 : MUXF6
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_4_f5_1763,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_3_f5_1760,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(2)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_4_f5 : MUXF5
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_6_1762,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_51_1761,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_4_f5_1763
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_6 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(31)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(30)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_6_1762
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(29)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(28)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_51_1761
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_3_f5 : MUXF5
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_5_1759,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_4_1758,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_3_f5_1760
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_5 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(27)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(26)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_5_1759
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_4 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(25)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(24)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_0_4_1758
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_2_f6 : MUXF6
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_4_f5_1756,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_3_f5_1753,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(2)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_4_f5 : MUXF5
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_6_1755,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_51_1754,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_4_f5_1756
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_6 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(23)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(22)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_6_1755
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(21)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(20)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_51_1754
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_3_f5 : MUXF5
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_5_1751,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_4_1750,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_3_f5_1753
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_5 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(19)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_5_1751
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_4 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_first_q(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(17)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(16)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_Mmux_numer_mux_8_4_1750
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_31 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(23)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_30 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(22)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_29 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(21)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_28 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(20)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_27 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(19)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_26 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(18)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_25 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(17)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_24 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(16)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_23 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_22 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_21 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_20 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_19 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_18 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_17 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_16 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_15 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_14 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_13 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_12 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_11 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_10 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_9 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_8 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_7 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_31_inv_not_gen_inv_thr_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_6 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_30_inv_not_gen_inv_thr_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_5 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_29_inv_not_gen_inv_thr_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_4 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_28_inv_not_gen_inv_thr_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_3 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_27_inv_not_gen_inv_thr_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_26_inv_not_gen_inv_thr_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q_1 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_25_inv_not_gen_inv_thr_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_quot_sel_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_31 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(31),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_30 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(30),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_29 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(29),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(28),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(27),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(26),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(25),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(24),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(23),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(22),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(21),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(20),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(19),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(18),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(17),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(16),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_31 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(31),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_30 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(30),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_29 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(29),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_28 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(28),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_27 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(27),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_26 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(26),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(25),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(24),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(23),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(22),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(21),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(20),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(19),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(18),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(17),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(16),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(31)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q_0 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_31 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(31)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_30 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_29 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_28 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_27 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_26 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_31 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(31)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_30 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_29 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_28 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_27 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_26 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_31 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(31)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_30 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_29 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_28 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_27 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_26 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_31 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(31)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_30 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_29 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_28 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_27 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_26 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_34 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_34_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(34)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_33 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_33_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(33)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_32 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_32_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_31 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_31_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_30 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_30_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_29 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_29_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_28 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_28_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_27_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_26_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_25_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_24_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_23_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_22_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_21_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_20_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_19_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_18_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_17_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_16_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_14_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_13_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_12_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_11_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_10_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_9_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_8_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_6_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_5_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_24_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_24_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_34 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_34_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(34)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_33 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_33_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(33)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_32 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_32_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_31 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_31_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_30 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_30_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_29 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_29_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_28 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_28_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_27_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_26_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_25_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_24_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_23_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_22_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_21_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_20_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_19_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_18_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_17_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_16_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_14_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_13_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_12_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_11_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_10_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_9_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_8_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_6_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_5_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_16_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_16_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_34 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_34_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(34)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_33 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_33_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(33)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_32 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_32_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_31 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_31_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_30 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_30_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_29 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_29_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_28 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_28_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_27 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_27_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_26 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_26_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_25 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_25_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_24 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_24_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_23 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_23_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_22 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_22_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_21 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_21_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_20 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_20_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_19 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_19_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_18 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_18_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_17 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_17_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_16 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_16_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_15 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_14 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_14_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_13 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_13_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_12 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_12_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_11 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_11_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_10 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_10_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_9 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_9_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_8 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_8_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_7 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_6 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_6_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_5 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_5_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_4 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_3 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_8_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q_1 : 
FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_pre_mux_o_8_1_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_numer_mux_0_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_23_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_22_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_21_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_20_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_19_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_18_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_17_inv_not_gen_inv_thr_first_q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_23_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_32 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_32_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_31 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_31_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_30 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_30_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_29 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_29_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_28 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_28_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_27 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_27_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_26 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_26_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_25 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_25_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_24 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_24_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_23 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_23_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_22 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_22_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_21 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_21_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_20 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_20_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_19 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_19_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_18 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_18_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_17 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_17_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_16 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_16_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_15 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_15_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_14 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_14_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_13 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_13_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_12 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_12_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_11 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_11_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_10 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_10_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_9 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_9_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_8 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_8_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_7 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_7_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_6 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_6_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_5 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_5_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_4 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_4_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_3 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_3_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_2_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_1 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_1_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q_0 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_0_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_31_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_31_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_31_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(33)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_30_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_30_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_30_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(32)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_29_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_29_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_29_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(31)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_28_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_28_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_28_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(30)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_27_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_27_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_27_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(29)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_26_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_26_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_26_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(28)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_25_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(27)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(26)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(25)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(24)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(23)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(22)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(21)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(20)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(19)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(18)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(34)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)
,
      O => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_0_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_mux_div_clk_mux_sig_mux_adsu_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_31_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_31_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_31_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(33)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_30_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_30_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_30_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(32)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_29_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_29_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_29_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(31)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_28_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_28_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_28_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(30)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_27_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_27_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_27_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(29)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_26_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_26_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_26_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(28)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_25_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(27)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(26)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(25)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(24)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(23)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(22)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(21)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(20)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(19)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(18)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(34)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)
,
      O => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_8_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_mux_div_clk_mux_sig_mux_adsu_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_31_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_31_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_31_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(33)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_30_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_30_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_30_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(32)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_29_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_29_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_29_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(31)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_28_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_28_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_28_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(30)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_27_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_27_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_27_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(29)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_26_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_26_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_26_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(28)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_25_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(27)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(26)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(25)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(24)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(23)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(22)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(21)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(20)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(19)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(18)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(34)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)
,
      O => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_inv_i_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_16_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_mux_div_clk_mux_sig_mux_adsu_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_31_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_31_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_31_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(33)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_30_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_30_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_30_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(32)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_29_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_29_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_29_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(31)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_28_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_28_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_28_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(30)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_27_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_27_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_27_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(29)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_26_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_26_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_26_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(28)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_25_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(27)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(26)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(25)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(24)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(23)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(22)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(21)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(20)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(19)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(18)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(34)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)
,
      O => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(32)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_32_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_adsu_o_24_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_mux_div_clk_mux_sig_mux_adsu_first_q(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_18 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_19 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_20 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_21 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_22 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_23 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_24 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_25 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_26 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_27 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_28 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(28)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_29 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(29)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_30 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(30)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_31 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(31)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q_32 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(32)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_i_simple_qreg_first_q(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_31_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_31_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(31)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(31)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_30_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_30_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(30)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(30)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_29_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_29_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(29)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(29)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_28_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_28_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(28)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(28)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_27_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_27_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(27)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(27)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_26_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_26_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(26)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(25)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(24)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(23)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(22)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(21)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(20)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(19)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(18)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(17)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(16)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(15)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(14)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(13)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(12)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(11)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(10)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(9)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(8)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(7)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(6)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(5)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(4)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)
,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(32)
,
      S => BU2_rdy,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(31)
,
      LI => BU2_rdy,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => BU2_rdy,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_sum_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => BU2_rdy,
      DI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_halfsum(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_multandtop_carrymultand : 
MULT_AND
    port map (
      I0 => BU2_rdy,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(32)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_31_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(31),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_30_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(30),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_29_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(29),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_28_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(28),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_27_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(27),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_26_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(26),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_25_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(25),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_24_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(24),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_23_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(23),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_22_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(22),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_21_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(21),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_20_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(20),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_19_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(19),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_18_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(18),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_17_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(17),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_16_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(16),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_15_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_14_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(14),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_13_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(13),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_12_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(12),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_11_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(11),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_10_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(10),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_9_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(9),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_8_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(8),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_7_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(7),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_6_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(6),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_5_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_4_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_3_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(3),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_2_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_1_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(1),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_bypass_i_bypass_other_i_di_b_variable_i_gt_1_multandgen_0_carrymultand : 
MULT_AND
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_divisor_sel_first_q(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_final_sel_adsu_sel_first_q(32)
,
      LO => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_di(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple(32)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_remd_output_adsu_sel2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_q_c_out_i_simple_add_q_cout_q_c_outreg_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(0)
,
      Q => fractional_5(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(1)
,
      Q => fractional_5(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(2)
,
      Q => fractional_5(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(3)
,
      Q => fractional_5(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(4)
,
      Q => fractional_5(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_5 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(5)
,
      Q => fractional_5(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_6 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(6)
,
      Q => fractional_5(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_7 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(7)
,
      Q => fractional_5(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_8 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(8)
,
      Q => fractional_5(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_9 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(9)
,
      Q => fractional_5(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_10 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(10)
,
      Q => fractional_5(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_11 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(11)
,
      Q => fractional_5(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(12)
,
      Q => fractional_5(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(13)
,
      Q => fractional_5(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_14 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(14)
,
      Q => fractional_5(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_15 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(15)
,
      Q => fractional_5(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_16 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(16)
,
      Q => fractional_5(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_17 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(17)
,
      Q => fractional_5(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_18 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(18)
,
      Q => fractional_5(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_19 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(19)
,
      Q => fractional_5(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_20 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(20)
,
      Q => fractional_5(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_21 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(21)
,
      Q => fractional_5(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_22 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(22)
,
      Q => fractional_5(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_23 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(23)
,
      Q => fractional_5(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_24 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(24)
,
      Q => fractional_5(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_25 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(25)
,
      Q => fractional_5(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_26 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(26)
,
      Q => fractional_5(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_27 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(27)
,
      Q => fractional_5(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_28 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(28)
,
      Q => fractional_5(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_29 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(29)
,
      Q => fractional_5(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_30 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(30)
,
      Q => fractional_5(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_q_i_31 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(31)
,
      Q => fractional_5(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_Q : 
MUXCY
    port map (
      CI => BU2_rdy,
      DI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_pipe_34_1_582,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_580
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_0_Q : 
XORCY
    port map (
      CI => BU2_rdy,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_580
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_1_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(0)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_1_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(0)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_2_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(1)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_2_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_3_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(2)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_3_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_4_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(3)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_4_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_5_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(4)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_5_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_6_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(5)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_6_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_7_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(6)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_7_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_8_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(7)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_8_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_9_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(8)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_9_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_10_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(9)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_10_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_11_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(10)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_11_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_12_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(11)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_12_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_13_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(12)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_13_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_14_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(13)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_14_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_15_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(14)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_15_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_16_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(15)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_16_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_17_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(16)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_17_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_18_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(17)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_18_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_19_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(18)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_19_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(18)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_20_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(19)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_20_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(19)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_21_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(20)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_21_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(20)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_22_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(21)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_22_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(21)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_23_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(22)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_23_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(22)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_24_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(23)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_24_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(23)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_25_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(24)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_25_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(24)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_26_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(25)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_26_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(25)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_27_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(26)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(27)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_27_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(26)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(27)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_28_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(27)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(28)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_28_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(27)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(28)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(28)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_29_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(28)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(29)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_29_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(28)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(29)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(29)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy_30_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(29)
,
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(30)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_30_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(29)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(30)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(30)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_xor_31_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_Madd_s_i_cy(30)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_simp_addp_a(31)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_remd_not_fract_cmp_remd_twos_comp_s_i(31)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(0),
      Q => quotient_4(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(1),
      Q => quotient_4(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(2),
      Q => quotient_4(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(3),
      Q => quotient_4(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(4),
      Q => quotient_4(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(5),
      Q => quotient_4(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(6),
      Q => quotient_4(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(7),
      Q => quotient_4(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(8),
      Q => quotient_4(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(9),
      Q => quotient_4(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(10),
      Q => quotient_4(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(11),
      Q => quotient_4(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(12),
      Q => quotient_4(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(13),
      Q => quotient_4(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(14),
      Q => quotient_4(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(15),
      Q => quotient_4(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(16),
      Q => quotient_4(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(17),
      Q => quotient_4(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(18),
      Q => quotient_4(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(19),
      Q => quotient_4(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(20),
      Q => quotient_4(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(21),
      Q => quotient_4(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_22 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(22),
      Q => quotient_4(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_23 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(23),
      Q => quotient_4(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_24 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(24),
      Q => quotient_4(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_25 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(25),
      Q => quotient_4(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_26 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(26),
      Q => quotient_4(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_27 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(27),
      Q => quotient_4(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_28 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(28),
      Q => quotient_4(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_29 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(29),
      Q => quotient_4(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_30 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(30),
      Q => quotient_4(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_q_i_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(31),
      Q => quotient_4(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_Q : 
MUXCY
    port map (
      CI => BU2_rdy,
      DI => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_quot_det,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_484,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_0_Q : 
XORCY
    port map (
      CI => BU2_rdy,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_484,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_1_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_1_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_2_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_2_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_3_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_3_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_4_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_4_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_5_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_5_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_6_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_6_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_7_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_7_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_8_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_8_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_9_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_9_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_10_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_10_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_11_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_11_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_12_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_12_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_13_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_13_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_14_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_14_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_15_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_15_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_16_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_16_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_17_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(16),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(17),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_17_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(16),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_18_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(17),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(18),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_18_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(17),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_19_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(18),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(19),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_19_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(18),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(19),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_20_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(19),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(20),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_20_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(19),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(20),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_21_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(20),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(21),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_21_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(20),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(21),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_22_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(21),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(22),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_22_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(21),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(22),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_23_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(22),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(23),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_23_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(22),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(23),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_24_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(23),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(24),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_24_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(23),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(24),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_25_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(24),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(25),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_25_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(24),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(25),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_26_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(25),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_26_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(25),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(26),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_27_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(26),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(27),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_27_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(26),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(27),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_28_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(27),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(28),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_28_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(27),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(28),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_29_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(28),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(29),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_29_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(28),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(29),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_30_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(29),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(30),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_30_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(29),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(30),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_31_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(30),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_simp_addp_a(31),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_signed_output_cmp_quot_twos_comp_s_i(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_0 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(19),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(20),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(21),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_22 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(22),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_23 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(23),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_24 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(24),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_25 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(25),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_26 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(26),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_27 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(27),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_28 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(28),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_29 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(29),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_30 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(30),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(31),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_q_i(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_Q : 
MUXCY
    port map (
      CI => BU2_rdy,
      DI => divisor_3(31),
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_357
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_0_Q : 
XORCY
    port map (
      CI => BU2_rdy,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_357
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_1_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_1_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_2_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_2_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_3_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_3_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_4_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_4_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_5_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_5_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_6_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_6_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_7_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_7_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_8_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_8_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_9_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_9_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_10_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_10_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_11_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_11_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_12_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_12_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_13_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_13_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_14_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_14_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_15_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(14),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_15_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(14),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_16_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(15),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_16_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(15),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_17_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(16),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(17),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_17_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(16),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_18_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(17),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(18),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_18_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(17),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_19_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(18),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(19),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_19_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(18),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(19),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_20_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(19),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(20),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_20_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(19),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(20),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_21_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(20),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(21),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_21_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(20),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(21),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_22_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(21),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(22),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_22_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(21),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(22),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_23_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(22),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(23),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_23_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(22),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(23),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_24_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(23),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(24),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_24_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(23),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(24),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_25_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(24),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(25),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_25_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(24),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(25),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_26_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(25),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_26_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(25),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(26),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_27_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(26),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(27),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_27_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(26),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(27),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_28_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(27),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(28),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_28_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(27),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(28),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_29_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(28),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(29),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_29_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(28),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(29),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_30_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(29),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(30),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_30_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(29),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_simp_addp_a(30),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_31_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(30),
      LI => BU2_rdy,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_divisor_twos_comp_s_i(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(19),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(20),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(21),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_22 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(22),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_23 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(23),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_24 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(24),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_25 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(25),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_26 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(26),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_27 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(27),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_28 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(28),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_29 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(29),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_30 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(30),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(31),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_q_i(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_Q : 
MUXCY
    port map (
      CI => BU2_rdy,
      DI => dividend_2(31),
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_231
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_0_Q : 
XORCY
    port map (
      CI => BU2_rdy,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_231
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_1_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_1_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_2_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_2_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_3_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_3_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_4_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_4_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_5_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_5_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_6_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_6_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_7_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_7_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_8_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_8_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_9_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_9_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_10_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_10_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_11_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_11_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_12_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_12_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_13_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_13_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_14_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_14_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_15_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_15_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_16_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_16_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_17_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(16),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(17),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_17_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(16),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_18_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(17),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(18),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_18_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(17),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_19_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(18),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(19),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_19_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(18),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(19),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_20_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(19),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(20),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_20_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(19),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(20),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_21_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(20),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(21),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_21_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(20),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(21),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_22_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(21),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(22),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_22_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(21),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(22),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_23_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(22),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(23),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_23_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(22),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(23),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_24_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(23),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(24),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_24_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(23),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(24),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_25_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(24),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(25),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_25_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(24),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(25),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_26_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(25),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_26_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(25),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(26),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_27_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(26),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(27),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_27_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(26),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(27),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_28_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(27),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(28),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_28_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(27),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(28),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_29_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(28),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(29),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_29_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(28),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(29),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_30_Q : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(29),
      DI => BU2_rdy,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(30),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_30_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(29),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_simp_addp_a(30),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_31_Q : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(30),
      LI => BU2_rdy,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sgned_input_cmp_dividend_twos_comp_s_i(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_sync_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_sync_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_sign_pipe_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_sync_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_start_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_sync_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_sync_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_first_q
,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_start_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_sync_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_start_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => dividend_2(31),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_dividend_start_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_start_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => divisor_3(31),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_i_algo_r2_nr_i_sdivider_i_synth_option_i_synth_model_sign_pipeline_msb_divisor_start_first_q
    );
  BU2_XST_VCC : VCC
    port map (
      P => BU2_N1
    );
  BU2_XST_GND : GND
    port map (
      G => BU2_rdy
    );

end STRUCTURE;

-- synthesis translate_on
