# RISC-V-core

RISC-V core emulator implementation in C

## Resources
- [RISK-V Manual](https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf)
- [Assembly examples](https://erik-engheim.medium.com/risc-v-assembly-code-examples-7bca0e7ebaa3)
- [RISK-V cheatsheet](https://itnext.io/risc-v-instruction-set-cheatsheet-70961b4bbe8)
- [generated TESTS](https://github.com/SI-RISCV/e200_opensource/tree/master/riscv-tools/riscv-tests/isa/generated)
- [test files](https://github.com/riscv/sail-riscv/tree/master/test/riscv-tests)
