

================================================================
== Vitis HLS Report for 'load_mat_burst_8'
================================================================
* Date:           Thu Oct  2 22:22:47 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.906 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589838|   589838|  2.359 ms|  2.359 ms|  589837|  589837|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2  |   589836|   589836|        29|         16|          1|  36864|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1621|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      786|     -|
|Register             |        -|      -|     1312|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1312|     2407|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_223_p2                      |         +|   0|  0|  10|          10|           1|
    |add_ln25_fu_186_p2                        |         +|   0|  0|  16|          16|           1|
    |add_ln26_fu_322_p2                        |         +|   0|  0|  10|          10|           5|
    |add_ln30_10_fu_522_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_11_fu_539_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_12_fu_574_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_13_fu_591_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_14_fu_619_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_15_fu_635_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_16_fu_663_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_17_fu_679_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_18_fu_707_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_19_fu_723_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_1_fu_351_p2                      |         +|   0|  0|  20|          20|          20|
    |add_ln30_20_fu_766_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_21_fu_783_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_22_fu_814_p2                     |         +|   0|  0|  13|          13|          12|
    |add_ln30_23_fu_824_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_24_fu_841_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_25_fu_869_p2                     |         +|   0|  0|  13|          13|          13|
    |add_ln30_26_fu_878_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_27_fu_895_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_28_fu_923_p2                     |         +|   0|  0|  13|          13|          13|
    |add_ln30_29_fu_932_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_2_fu_369_p2                      |         +|   0|  0|  64|          64|          64|
    |add_ln30_30_fu_949_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln30_31_fu_995_p2                     |         +|   0|  0|  20|          20|          20|
    |add_ln30_32_fu_1012_p2                    |         +|   0|  0|  64|          64|          64|
    |add_ln30_33_fu_1037_p2                    |         +|   0|  0|  12|          12|          12|
    |add_ln30_34_fu_1050_p2                    |         +|   0|  0|  20|          20|          20|
    |add_ln30_35_fu_1067_p2                    |         +|   0|  0|  64|          64|          64|
    |add_ln30_36_fu_1092_p2                    |         +|   0|  0|  14|          14|          13|
    |add_ln30_37_fu_1102_p2                    |         +|   0|  0|  20|          20|          20|
    |add_ln30_38_fu_1119_p2                    |         +|   0|  0|  64|          64|          64|
    |add_ln30_3_fu_400_p2                      |         +|   0|  0|  11|          11|          10|
    |add_ln30_4_fu_410_p2                      |         +|   0|  0|  20|          20|          20|
    |add_ln30_5_fu_427_p2                      |         +|   0|  0|  64|          64|          64|
    |add_ln30_6_fu_458_p2                      |         +|   0|  0|  12|          12|          11|
    |add_ln30_7_fu_468_p2                      |         +|   0|  0|  20|          20|          20|
    |add_ln30_8_fu_485_p2                      |         +|   0|  0|  64|          64|          64|
    |add_ln30_9_fu_513_p2                      |         +|   0|  0|  12|          12|          12|
    |add_ln30_fu_287_p2                        |         +|   0|  0|  64|          64|          64|
    |sub_ln30_fu_257_p2                        |         -|   0|  0|  20|          20|          20|
    |ap_block_pp0_stage0_11001_grp0            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001_grp30          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001_grp9           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001_grp31          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001_grp10          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001_grp32          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001_grp11          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001_grp14          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001_grp15          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_subdone              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001_grp16          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001_grp17          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_subdone              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp20           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp21           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_subdone               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001_grp22           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp1            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001_grp23           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp2            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001_grp24           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_grp3            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001_grp25           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001_grp4            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001_grp26           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001_grp5            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001_grp27           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001_grp6            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001_grp28           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001_grp7            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001_grp29           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001_grp8            |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io_grp8                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1327                         |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_192_p2                       |      icmp|   0|  0|   7|          16|          16|
    |icmp_ln26_fu_209_p2                       |      icmp|   0|  0|   6|          10|          10|
    |ap_block_pp0_stage0_01001_grp18           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp19           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_subdone              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_subdone              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_subdone              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001_grp12          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001_grp13          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_subdone              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_subdone               |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage13_iter0_grp12  |        or|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter1_grp18   |        or|   0|  0|   2|           1|           1|
    |select_ln25_1_fu_229_p3                   |    select|   0|  0|  10|           1|          10|
    |select_ln25_fu_215_p3                     |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|1621|        1562|        1548|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |   11|         17|    1|         17|
    |ap_done_int                           |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |    1|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   16|          2|   16|         32|
    |c_fu_124                              |   16|          2|   10|         20|
    |gmem2_blk_n_AR                        |    1|          2|    1|          2|
    |gmem2_blk_n_R                         |    1|          2|    1|          2|
    |indvar_flatten_fu_128                 |   16|          2|   16|         32|
    |m_axi_gmem2_0_ARADDR                  |  704|         17|   64|       1088|
    |mat_stream_blk_n                      |    1|          2|    1|          2|
    |r_fu_120                              |   16|          2|   10|         20|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  786|         56|  124|       1223|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  16|   0|   16|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg_iter0  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp18_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp19_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage10_subdone_grp0_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage10_subdone_grp30_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage10_subdone_grp9_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage11_subdone_grp0_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage11_subdone_grp10_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage11_subdone_grp31_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage12_subdone_grp0_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage12_subdone_grp11_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage12_subdone_grp32_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage13_subdone_grp0_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage13_subdone_grp12_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage13_subdone_grp13_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage14_subdone_grp0_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage14_subdone_grp14_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage14_subdone_grp15_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage15_subdone_grp16_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage15_subdone_grp17_done_reg      |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp20_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp21_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp1_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp22_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp23_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp2_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp24_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp3_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp25_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp4_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage6_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage6_subdone_grp26_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage6_subdone_grp5_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage7_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage7_subdone_grp27_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage7_subdone_grp6_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage8_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage8_subdone_grp28_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage8_subdone_grp7_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage9_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage9_subdone_grp29_done_reg       |   1|   0|    1|          0|
    |ap_block_pp0_stage9_subdone_grp8_done_reg        |   1|   0|    1|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |c_fu_124                                         |  10|   0|   10|          0|
    |gmem2_addr_10_reg_1346                           |  64|   0|   64|          0|
    |gmem2_addr_11_reg_1353                           |  64|   0|   64|          0|
    |gmem2_addr_12_reg_1360                           |  64|   0|   64|          0|
    |gmem2_addr_13_reg_1367                           |  64|   0|   64|          0|
    |gmem2_addr_14_reg_1374                           |  64|   0|   64|          0|
    |gmem2_addr_15_reg_1381                           |  64|   0|   64|          0|
    |gmem2_addr_1_reg_1237                            |  64|   0|   64|          0|
    |gmem2_addr_2_reg_1254                            |  64|   0|   64|          0|
    |gmem2_addr_3_reg_1272                            |  64|   0|   64|          0|
    |gmem2_addr_4_reg_1284                            |  64|   0|   64|          0|
    |gmem2_addr_5_reg_1305                            |  64|   0|   64|          0|
    |gmem2_addr_6_reg_1312                            |  64|   0|   64|          0|
    |gmem2_addr_7_reg_1319                            |  64|   0|   64|          0|
    |gmem2_addr_8_reg_1326                            |  64|   0|   64|          0|
    |gmem2_addr_9_reg_1333                            |  64|   0|   64|          0|
    |gmem2_addr_reg_1213                              |  64|   0|   64|          0|
    |icmp_ln25_reg_1194                               |   1|   0|    1|          0|
    |indvar_flatten_fu_128                            |  16|   0|   16|          0|
    |mat_read_reg_1174                                |  64|   0|   64|          0|
    |or_ln30_1_reg_1291                               |   8|   0|   20|         12|
    |or_ln_reg_1230                                   |  10|   0|   20|         10|
    |r_fu_120                                         |  10|   0|   10|          0|
    |select_ln25_1_reg_1198                           |  10|   0|   10|          0|
    |tmp_reg_1208                                     |  10|   0|   10|          0|
    |tmp_s_reg_1220                                   |   8|   0|    8|          0|
    |zext_ln25_reg_1225                               |  10|   0|   20|         10|
    |zext_ln30_10_reg_1279                            |  12|   0|   20|          8|
    |zext_ln30_1_reg_1340                             |  10|   0|   13|          3|
    |zext_ln30_2_reg_1261                             |  10|   0|   12|          2|
    |zext_ln30_3_reg_1244                             |  10|   0|   11|          1|
    |zext_ln30_6_reg_1249                             |  11|   0|   20|          9|
    |zext_ln30_8_reg_1267                             |  12|   0|   20|          8|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |1312|   0| 1375|         63|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  load_mat_burst.8|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  load_mat_burst.8|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  load_mat_burst.8|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  load_mat_burst.8|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  load_mat_burst.8|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  load_mat_burst.8|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  load_mat_burst.8|  return value|
|m_axi_gmem2_0_AWVALID      |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWREADY      |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWADDR       |  out|   64|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWID         |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWLEN        |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE       |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWBURST      |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK       |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE      |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWPROT       |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWQOS        |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWREGION     |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWUSER       |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WVALID       |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WREADY       |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WDATA        |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WSTRB        |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WLAST        |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WID          |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WUSER        |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARVALID      |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARREADY      |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARADDR       |  out|   64|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARID         |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARLEN        |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE       |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARBURST      |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK       |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE      |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARPROT       |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARQOS        |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARREGION     |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARUSER       |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RVALID       |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RREADY       |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RDATA        |   in|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RLAST        |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RID          |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM     |   in|   13|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RUSER        |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RRESP        |   in|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BVALID       |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BREADY       |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BRESP        |   in|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BID          |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BUSER        |   in|    1|       m_axi|             gmem2|       pointer|
|mat_stream_din             |  out|   32|     ap_fifo|        mat_stream|       pointer|
|mat_stream_full_n          |   in|    1|     ap_fifo|        mat_stream|       pointer|
|mat_stream_write           |  out|    1|     ap_fifo|        mat_stream|       pointer|
|mat_stream_num_data_valid  |   in|    9|     ap_fifo|        mat_stream|       pointer|
|mat_stream_fifo_cap        |   in|    9|     ap_fifo|        mat_stream|       pointer|
|mat                        |   in|   64|   ap_stable|               mat|        scalar|
+---------------------------+-----+-----+------------+------------------+--------------+

