[{"DBLP title": "FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory.", "DBLP authors": ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "year": 2012, "MAG papers": [{"PaperId": 2055818721, "PaperTitle": "fpb fine grained power budgeting to improve write throughput of multi level cell phase change memory", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 60, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access.", "DBLP authors": ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "year": 2012, "MAG papers": [{"PaperId": 1993099545, "PaperTitle": "leveraging heterogeneity in dram main memories to accelerate critical word access", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 61, "Affiliations": ["intel", "intel", "university of utah", "nvidia", "university of utah", "university of utah", "university of utah"]}], "source": "ES"}, {"DBLP title": "Transactional Memory Architecture and Implementation for IBM System Z.", "DBLP authors": ["Christian Jacobi", "Timothy J. Slegel", "Dan F. Greiner"], "year": 2012, "MAG papers": [{"PaperId": 2087476542, "PaperTitle": "transactional memory architecture and implementation for ibm system z", "Year": 2012, "CitationCount": 161, "EstimatedCitation": 254, "Affiliations": ["ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Warped-DMR: Light-weight Error Detection for GPGPU.", "DBLP authors": ["Hyeran Jeon", "Murali Annavaram"], "year": 2012, "MAG papers": [{"PaperId": 2043051266, "PaperTitle": "warped dmr light weight error detection for gpgpu", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults.", "DBLP authors": ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"], "year": 2012, "MAG papers": [{"PaperId": 2060416441, "PaperTitle": "the performance vulnerability of architectural and non architectural arrays to permanent faults", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of cyprus", "university of cyprus", "university of cyprus", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures.", "DBLP authors": ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "year": 2012, "MAG papers": [{"PaperId": 2061010230, "PaperTitle": "nocalert an on line and real time fault detection mechanism for network on chip architectures", "Year": 2012, "CitationCount": 55, "EstimatedCitation": 79, "Affiliations": ["university of cyprus", "university of cyprus", "university of cyprus", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "Cache-Conscious Wavefront Scheduling.", "DBLP authors": ["Timothy G. Rogers", "Mike O'Connor", "Tor M. Aamodt"], "year": 2012, "MAG papers": [{"PaperId": 2047060659, "PaperTitle": "cache conscious wavefront scheduling", "Year": 2012, "CitationCount": 208, "EstimatedCitation": 321, "Affiliations": ["university of british columbia", "advanced micro devices", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability.", "DBLP authors": ["Yongjun Park", "Jason Jong Kyu Park", "Hyunchul Park", "Scott A. Mahlke"], "year": 2012, "MAG papers": [{"PaperId": 2085567179, "PaperTitle": "libra tailoring simd execution using heterogeneous hardware and dynamic configurability", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor.", "DBLP authors": ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "year": 2012, "MAG papers": [{"PaperId": 2084110734, "PaperTitle": "unifying primary cache scratch and register file memories in a throughput processor", "Year": 2012, "CitationCount": 73, "EstimatedCitation": 100, "Affiliations": ["university of texas at austin", "nvidia", null, "nvidia", "nvidia"]}], "source": "ES"}, {"DBLP title": "Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation.", "DBLP authors": ["Haicheng Wu", "Gregory Frederick Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"], "year": 2012, "MAG papers": [{"PaperId": 2106329447, "PaperTitle": "kernel weaver automatically fusing database primitives for efficient gpu computation", "Year": 2012, "CitationCount": 52, "EstimatedCitation": 86, "Affiliations": ["nvidia", null, "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "KnightShift: Scaling the Energy Proportionality Wall through Server-Level Heterogeneity.", "DBLP authors": ["Daniel Wong", "Murali Annavaram"], "year": 2012, "MAG papers": [{"PaperId": 1997025365, "PaperTitle": "knightshift scaling the energy proportionality wall through server level heterogeneity", "Year": 2012, "CitationCount": 54, "EstimatedCitation": 93, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Rethinking DRAM Power Modes for Energy Proportionality.", "DBLP authors": ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "year": 2012, "MAG papers": [{"PaperId": 2031961381, "PaperTitle": "rethinking dram power modes for energy proportionality", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 60, "Affiliations": ["harvard university", null, "stanford university", "stanford university", "rambus", "rambus"]}], "source": "ES"}, {"DBLP title": "CoScale: Coordinating CPU and Memory System DVFS in Server Systems.", "DBLP authors": ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "year": 2012, "MAG papers": [{"PaperId": 1979979548, "PaperTitle": "coscale coordinating cpu and memory system dvfs in server systems", "Year": 2012, "CitationCount": 101, "EstimatedCitation": 165, "Affiliations": [null, "facebook", null, null, null]}], "source": "ES"}, {"DBLP title": "Predicting Performance Impact of DVFS for Realistic Memory Systems.", "DBLP authors": ["Rustam Miftakhutdinov", "Eiman Ebrahimi", "Yale N. Patt"], "year": 2012, "MAG papers": [{"PaperId": 2086724906, "PaperTitle": "predicting performance impact of dvfs for realistic memory systems", "Year": 2012, "CitationCount": 64, "EstimatedCitation": 87, "Affiliations": ["nvidia", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Vector Extensions for Decision Support DBMS Acceleration.", "DBLP authors": ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2012, "MAG papers": [{"PaperId": 1993795298, "PaperTitle": "vector extensions for decision support dbms acceleration", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "polytechnic university of catalonia", "spanish national research council", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "NOC-Out: Microarchitecting a Scale-Out Processor.", "DBLP authors": ["Pejman Lotfi-Kamran", "Boris Grot", "Babak Falsafi"], "year": 2012, "MAG papers": [{"PaperId": 2125269644, "PaperTitle": "noc out microarchitecting a scale out processor", "Year": 2012, "CitationCount": 38, "EstimatedCitation": 53, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads.", "DBLP authors": ["Islam Atta", "Pinar T\u00f6z\u00fcn", "Anastasia Ailamaki", "Andreas Moshovos"], "year": 2012, "MAG papers": [{"PaperId": 2070328746, "PaperTitle": "slicc self assembly of instruction cache collectives for oltp workloads", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of toronto", "ecole normale superieure", "ecole normale superieure", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks.", "DBLP authors": ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonz\u00e1lez", "Pradip Bose"], "year": 2012, "MAG papers": [{"PaperId": 1988005842, "PaperTitle": "systematic energy characterization of cmp smt processor systems via automated micro benchmarks", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "AUDIT: Stress Testing the Automatic Way.", "DBLP authors": ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "year": 2012, "MAG papers": [{"PaperId": 2023304380, "PaperTitle": "audit stress testing the automatic way", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["advanced micro devices", "university of texas at austin", "advanced micro devices", "university of texas at austin", "advanced micro devices", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Accurate Fine-Grained Processor Power Proxies.", "DBLP authors": ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "year": 2012, "MAG papers": [{"PaperId": 2024946198, "PaperTitle": "accurate fine grained processor power proxies", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "advanced micro devices", "ibm"]}], "source": "ES"}, {"DBLP title": "Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design.", "DBLP authors": ["Moinuddin K. Qureshi", "Gabriel H. Loh"], "year": 2012, "MAG papers": [{"PaperId": 2082982763, "PaperTitle": "fundamental latency trade off in architecting dram caches outperforming impractical sram tags with a simple and practical design", "Year": 2012, "CitationCount": 108, "EstimatedCitation": 203, "Affiliations": ["georgia institute of technology", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch.", "DBLP authors": ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike O'Connor", "Mithuna Thottethodi"], "year": 2012, "MAG papers": [{"PaperId": 1979978831, "PaperTitle": "a mostly clean dram cache for effective hit speculation and self balancing dispatch", "Year": 2012, "CitationCount": 51, "EstimatedCitation": 87, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "purdue university", "advanced micro devices", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "CoLT: Coalesced Large-Reach TLBs.", "DBLP authors": ["Binh Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"], "year": 2012, "MAG papers": [{"PaperId": 2004807638, "PaperTitle": "colt coalesced large reach tlbs", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 90, "Affiliations": ["rutgers university", null, "intel", "rutgers university"]}], "source": "ES"}, {"DBLP title": "NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers.", "DBLP authors": ["Lizhong Chen", "Timothy Mark Pinkston"], "year": 2012, "MAG papers": [{"PaperId": 2010840089, "PaperTitle": "nord node router decoupling for effective power gating of on chip routers", "Year": 2012, "CitationCount": 73, "EstimatedCitation": 113, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance.", "DBLP authors": ["Randy Morris", "Avinash Karanth Kodi", "Ahmed Louri"], "year": 2012, "MAG papers": [{"PaperId": 2116036846, "PaperTitle": "dynamic reconfiguration of 3d photonic networks on chip for maximizing performance and improving fault tolerance", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["ohio university", "ohio university", "university of arizona"]}], "source": "ES"}, {"DBLP title": "Addressing End-to-End Memory Access Latency in NoC-Based Multicores.", "DBLP authors": ["Akbar Sharifi", "Emre Kultursay", "Mahmut T. Kandemir", "Chita R. Das"], "year": 2012, "MAG papers": [{"PaperId": 2061537881, "PaperTitle": "addressing end to end memory access latency in noc based multicores", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP.", "DBLP authors": ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "year": 2012, "MAG papers": [{"PaperId": 1980242590, "PaperTitle": "morphcore an energy efficient microarchitecture for high performance ilp and high throughput tlp", "Year": 2012, "CitationCount": 56, "EstimatedCitation": 82, "Affiliations": [null, "university of texas at austin", "intel", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Composite Cores: Pushing Heterogeneity Into a Core.", "DBLP authors": ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "year": 2012, "MAG papers": [{"PaperId": 2013281054, "PaperTitle": "composite cores pushing heterogeneity into a core", "Year": 2012, "CitationCount": 87, "EstimatedCitation": 147, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Control-Flow Decoupling.", "DBLP authors": ["Rami Sheikh", "James Tuck", "Eric Rotenberg"], "year": 2012, "MAG papers": [{"PaperId": 2035472111, "PaperTitle": "control flow decoupling", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["north carolina state university", "north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Spatiotemporal Coherence Tracking.", "DBLP authors": ["Mohammad Alisafaee"], "year": 2012, "MAG papers": [{"PaperId": 1997319712, "PaperTitle": "spatiotemporal coherence tracking", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 68, "Affiliations": ["ecole normale superieure"]}], "source": "ES"}, {"DBLP title": "Predicting Coherence Communication by Tracking Synchronization Points at Run Time.", "DBLP authors": ["Socrates Demetriades", "Sangyeun Cho"], "year": 2012, "MAG papers": [{"PaperId": 2082301131, "PaperTitle": "predicting coherence communication by tracking synchronization points at run time", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of pittsburgh", "samsung"]}], "source": "ES"}, {"DBLP title": "Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically.", "DBLP authors": ["Abdullah Muzahid", "Shanxiang Qi", "Josep Torrellas"], "year": 2012, "MAG papers": [{"PaperId": 2104966361, "PaperTitle": "vulcan hardware support for detecting sequential consistency violations dynamically", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy.", "DBLP authors": ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "year": 2012, "MAG papers": [{"PaperId": 2091583059, "PaperTitle": "amoeba cache adaptive blocks for eliminating waste in the memory hierarchy", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 57, "Affiliations": ["university of rochester", "simon fraser university", "university of rochester", "university of rochester", "university of rochester", "simon fraser university"]}], "source": "ES"}, {"DBLP title": "Improving Cache Management Policies Using Dynamic Reuse Distances.", "DBLP authors": ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "year": 2012, "MAG papers": [{"PaperId": 2109432325, "PaperTitle": "improving cache management policies using dynamic reuse distances", "Year": 2012, "CitationCount": 80, "EstimatedCitation": 113, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine", null, "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem.", "DBLP authors": ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moret\u00f3", "Alex Ram\u00edrez", "Francisco J. Cazorla"], "year": 2012, "MAG papers": [{"PaperId": 2164767739, "PaperTitle": "kernel partitioning of streaming applications a statistical approach to an np complete problem", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["barcelona supercomputing center", "polytechnic university of catalonia", "barcelona supercomputing center", "polytechnic university of catalonia", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "Inferred Models for Dynamic and Sparse Hardware-Software Spaces.", "DBLP authors": ["Weidan Wu", "Benjamin C. Lee"], "year": 2012, "MAG papers": [{"PaperId": 2123004270, "PaperTitle": "inferred models for dynamic and sparse hardware software spaces", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["harvard university", "duke university"]}], "source": "ES"}, {"DBLP title": "SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations.", "DBLP authors": ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"], "year": 2012, "MAG papers": [{"PaperId": 2038999733, "PaperTitle": "smarq software managed alias register queue for dynamic optimizations", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["intel", "intel", "university of michigan", "intel"]}], "source": "ES"}, {"DBLP title": "Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and Optimization.", "DBLP authors": ["Alain Ketterlin", "Philippe Clauss"], "year": 2012, "MAG papers": [{"PaperId": 1965693583, "PaperTitle": "profiling data dependence to assist parallelization framework scope and optimization", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "Neural Acceleration for General-Purpose Approximate Programs.", "DBLP authors": ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "year": 2012, "MAG papers": [{"PaperId": 2187230075, "PaperTitle": "neural acceleration for general purpose approximate programs", "Year": 2012, "CitationCount": 299, "EstimatedCitation": 464, "Affiliations": ["university of washington", "university of washington", "microsoft", "university of washington"]}], "source": "ES"}, {"DBLP title": "Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator.", "DBLP authors": ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "year": 2012, "MAG papers": [{"PaperId": 2083826366, "PaperTitle": "designing a programmable wire speed regular expression matching accelerator", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "university of rochester"]}], "source": "ES"}]