# signal_sig.fdo : Include file with signals 
# Copyright (C) 2019 CESNET z. s. p. o.
# Author(s): Jakub Cabal <cabal@cesnet.cz>
#
# SPDX-License-Identifier: BSD-3-Clause

source "./signals.fdo"

add wave -divider "UMII_ENC"
add_wave "-noupdate -color yellow -label CLK"   /testbench/CLK
add_wave "-noupdate -color yellow -label RESET" /testbench/RESET

rx   RX     /testbench/DUT_U/VHDL_DUT_U
mii  MII    /testbench/DUT_U/VHDL_DUT_U
#int  INT    /testbench/DUT_U/VHDL_DUT_U
