# Single-Cycle-MIPS-Processor
- MIPS single cycle processor system using Verilog code. Instruction Memory, Data Memory, Control Unit, Datapath Unit. Where Control Unit and Datapath Unit are sub-modules of “MIPS”.

<p align="center">
  <img src="https://media.cheggcdn.com/study/950/950fd081-9c6b-4b72-82c7-e60182463929/2009431318246337436150401462503453.png" width="600" height="300" title="hover text">
</p>
