/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/include/p10_scom_omi_5.H $            */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019                                                         */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_omi_5_H_
#define __p10_scom_omi_5_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace omi
{
#endif


static const uint64_t RXCTL_DATASM_12_PLREGS_RX_CNTL1_PL = 0x8003c04310012c3full;

static const uint32_t RXCTL_DATASM_12_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_12_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
// omi/reg00010.H

static const uint64_t RXCTL_DATASM_12_PLREGS_RX_STAT1_PL = 0x8003e04310012c3full;

static const uint32_t RXCTL_DATASM_12_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_12_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_12_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_12_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_12_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_12_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
// omi/reg00010.H

static const uint64_t RXCTL_DATASM_2_PLREGS_RX_CNTL3_PL = 0x8003d84210012c3full;

static const uint32_t RXCTL_DATASM_2_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_2_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
// omi/reg00010.H

static const uint64_t RXCTL_DATASM_4_PLREGS_RX_MODE1_PL = 0x8003d04410012c3full;

static const uint32_t RXCTL_DATASM_4_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_4_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_4_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_4_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_4_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
// omi/reg00010.H

static const uint64_t RXCTL_DATASM_6_PLREGS_RX_CNTL2_PL = 0x8003c84610012c3full;

static const uint32_t RXCTL_DATASM_6_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_6_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_6_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_6_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_6_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE1_PL = 0x8003204010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE1_PL_PSAVE_DIG_REQ_DIS = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE1_PL_PSAVE_ANA_REQ_DIS = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE1_PL_BERPL_COUNT_EN = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE1_PL_BERPL_EXP_DATA_SEL = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE1_PL_BERPL_PATTERN_SEL = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE1_PL_BERPL_PATTERN_SEL_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE1_PL_BERPL_MASK_MODE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE1_PL_BUMP_SL_1UI_REQ_DL_MASK = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE1_PL_BUMP_SL_1UI_DONE_DL_MASK = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE1_PL_BERPL_LANE_INVERT = 59;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX34_PL = 0x8001104010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX34_PL_RX_AD_LATCH_DAC_N111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX34_PL_RX_AD_LATCH_DAC_N111_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX44_PL = 0x8001604010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX44_PL_RX_AD_LATCH_DAC_S001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX44_PL_RX_AD_LATCH_DAC_S001_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX54_PL = 0x8001b04010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX54_PL_RX_AD_LATCH_DAC_W011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX54_PL_RX_AD_LATCH_DAC_W011_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX68_PL = 0x8002204010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX68_PL_RX_BD_LATCH_DAC_E001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX68_PL_RX_BD_LATCH_DAC_E001_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX78_PL = 0x8002704010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX78_PL_RX_BD_LATCH_DAC_S011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX78_PL_RX_BD_LATCH_DAC_S011_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX83_PL = 0x8002984010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX83_PL_RX_BD_LATCH_DAC_W000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX83_PL_RX_BD_LATCH_DAC_W000_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL15_PL = 0x8000784010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL15_PL_A_FENCE_EN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL15_PL_B_FENCE_EN = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL15_PL_MINI_PR_GRAY_ENCODE_DIS = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL15_PL_TINY_PR_GRAY_ENCODE_DIS = 51;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX23_PL = 0x8000b84110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX23_PL_RX_BE_LATCH_DAC_N = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX23_PL_RX_BE_LATCH_DAC_N_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX63_PL = 0x8001f84110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX63_PL_RX_BD_LATCH_DAC_N100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX63_PL_RX_BD_LATCH_DAC_N100_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX73_PL = 0x8002484110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX73_PL_RX_BD_LATCH_DAC_E110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX73_PL_RX_BD_LATCH_DAC_E110_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX88_PL = 0x8002c04110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX88_PL_RX_BD_LATCH_DAC_W101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX88_PL_RX_BD_LATCH_DAC_W101_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL13_PL = 0x8000684110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL13_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL13_PL_GAIN_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL13_PL_PEAK1 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL13_PL_PEAK1_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL13_PL_PEAK2 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL13_PL_PEAK2_LEN = 4;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL = 0x8003804210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL
    = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL
    = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL =
    61;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL =
    62;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX21_PL = 0x8000a84210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX31_PL = 0x8000f84210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX41_PL = 0x8001484210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX51_PL = 0x8001984210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX86_PL = 0x8002b04210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL4_PL = 0x8000204210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL4_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL4_PL_GAIN_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL4_PL_ZERO = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL4_PL_ZERO_LEN = 3;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE6_PL = 0x8003484310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE6_PL_TIME_VAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE6_PL_TIME_VAL_LEN = 13;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE6_PL_TIMER_DOUBLE_MODE = 62;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE6_PL_DISABLE_SM = 63;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX26_PL = 0x8000d04310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX66_PL = 0x8002104310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX76_PL = 0x8002604310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL14_PL = 0x8000704310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL14_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL14_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL14_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL14_PL_EDGE_LEN = 5;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL1_PL = 0x8000084310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS_LEN = 6;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS_LEN = 6;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL2_PL = 0x8003684410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL2_PL_ENABLE_A = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_A = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_A = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL2_PL_ENABLE_B = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_B = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_B = 53;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE4_PL = 0x8003384410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE4_PL_PHASE_STEP = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE4_PL_PHASE_STEP_LEN = 7;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_STAT2_PL = 0x8003984410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL_LEN = 15;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_FIR_PL = 0x8003084410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL_LEN = 3;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX35_PL = 0x8001184410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX45_PL = 0x8001684410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX55_PL = 0x8001b84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX59_PL = 0x8001d84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX69_PL = 0x8002284410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX79_PL = 0x8002784410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX82_PL = 0x8002904410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL2_PL = 0x8000104410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL2_PL_NS_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL2_PL_NS_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL2_PL_EW_DATA = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL2_PL_EW_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL2_PL_NS_EDGE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL2_PL_NS_EDGE_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL2_PL_EW_EDGE = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL2_PL_EW_EDGE_LEN = 4;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE8_PL = 0x8003584510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH_LEN = 12;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX62_PL = 0x8001f04510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX72_PL = 0x8002404510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX89_PL = 0x8002c84510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110_LEN = 8;
// omi/reg00010.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL7_PL = 0x8000384510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL7_PL_EN_DC = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL7_PL_PR_POS = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL7_PL_PR_POS_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL7_PL_PR_GRAY_ENCODE_DIS = 54;
// omi/reg00010.H

static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE6_PL = 0x8003484710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE6_PL_TIME_VAL = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE6_PL_TIME_VAL_LEN = 13;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE6_PL_TIMER_DOUBLE_MODE = 62;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE6_PL_DISABLE_SM = 63;
// omi/reg00010.H

static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8003184710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ_LEN = 3;
// omi/reg00010.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX27_PL = 0x8000d84710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000_LEN = 8;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX37_PL = 0x8001284710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010_LEN = 8;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX47_PL = 0x8001784710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100_LEN = 8;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX57_PL = 0x8001c84710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110_LEN = 8;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX80_PL = 0x8002804710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101_LEN = 8;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX90_PL = 0x8002d04710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111_LEN = 8;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL15_PL = 0x8000784710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL15_PL_A_FENCE_EN = 48;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL15_PL_B_FENCE_EN = 49;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL15_PL_MINI_PR_GRAY_ENCODE_DIS = 50;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL15_PL_TINY_PR_GRAY_ENCODE_DIS = 51;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL6_PL = 0x8000304710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL6_PL_GAIN = 48;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL6_PL_GAIN_LEN = 4;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL6_PL_PEAK1 = 52;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL6_PL_PEAK1_LEN = 4;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL6_PL_PEAK2 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL6_PL_PEAK2_LEN = 4;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_3_RX_BIT_REGS_SPARE_MODE_PL = 0x8003004610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_SPARE_MODE_PL_0 = 48;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_SPARE_MODE_PL_1 = 49;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_SPARE_MODE_PL_2 = 50;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_SPARE_MODE_PL_3 = 51;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_SPARE_MODE_PL_4 = 52;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_SPARE_MODE_PL_5 = 53;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_SPARE_MODE_PL_6 = 54;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_SPARE_MODE_PL_7 = 55;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX60_PL = 0x8001e04610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001_LEN = 8;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX70_PL = 0x8002304610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011_LEN = 8;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL13_PL = 0x8000684610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL13_PL_GAIN = 48;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL13_PL_GAIN_LEN = 4;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK1 = 52;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK1_LEN = 4;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK2 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK2_LEN = 4;
// omi/reg00011.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL3_PL = 0x8000184610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL3_PL_GAIN = 48;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL3_PL_GAIN_LEN = 3;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL3_PL_ZERO = 51;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL3_PL_ZERO_LEN = 3;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL5_PL = 0x8004544010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL5_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL5_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL5_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL5_PL_SEL_LEN = 5;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE3_PL = 0x80042c4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE3_PL_D2_CTRL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE3_PL_D2_CTRL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL = 50;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE3_PL_FFE_BOOST_EN = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE3_PL_SEG_TEST_LEAKAGE_CTRL = 53;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL17_PL = 0x8004b44110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL = 49;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL17_PL_DCC_PAT = 57;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL17_PL_DCC_PAT_LEN = 4;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL17_PL_DCC_AZ = 61;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL8_PL = 0x80046c4110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN_LEN = 16;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL11_PL = 0x8004844210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN_LEN = 9;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL1G_PL = 0x8004344210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL1G_PL_FIFO_INIT_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL1G_PL_SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL1G_PL_CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 61;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL21_PL = 0x8004d44210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL21_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL21_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL21_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL21_PL_SEL_LEN = 5;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_STAT1_PL = 0x8005244310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_STAT1_PL_TX_BIST_PRBS_ERR_DET_RO_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_STAT1_PL_TX_BIST_PRBS_ACTIVITY_DET_RO_SIGNAL = 49;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_STAT1_PL_TX_SEG_TEST_STATUS = 50;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_STAT1_PL_TX_SEG_TEST_STATUS_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_STAT1_PL_TX_TDR_CAPT_VAL_RO_SIGNAL = 63;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL16_PL = 0x8004ac4410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL16_PL_I_TUNE = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL16_PL_I_TUNE_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL16_PL_Q_TUNE = 54;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL16_PL_Q_TUNE_LEN = 6;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL26_PL = 0x8004fc4410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN_LEN = 9;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL2_PL = 0x80043c4510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL2_PL_RESET = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL2_PL_DOM_IORESET = 49;
// omi/reg00011.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_STAT2_PL = 0x80052c4510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_STAT2_PL_TX_DCC_OUT_VEC_RO_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_STAT2_PL_TX_DCC_OUT_VEC_RO_SIGNAL_LEN = 16;
// omi/reg00011.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL10_PL = 0x80047c4610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN_LEN = 16;
// omi/reg00011.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL20_PL = 0x8004cc4610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL20_PL_EN = 51;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL20_PL_EN_LEN = 5;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL20_PL_SEL = 56;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL20_PL_SEL_LEN = 5;
// omi/reg00011.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL30_PL = 0x80051c4610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL30_PL_TX_FORCE_HS_FFE = 48;
// omi/reg00011.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL6_PL = 0x80045c4610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL6_PL_EN = 51;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL6_PL_EN_LEN = 5;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL6_PL_SEL = 56;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL6_PL_SEL_LEN = 5;
// omi/reg00011.H

#ifndef __PPE_HCODE__
}
}
#include "omi/reg00010.H"
#include "omi/reg00011.H"
#endif
#endif
