//*#*********************************************************************************************************************/
//*
//*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
//*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
//*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
//*# Library Version: 120a                                                */
//*# Generated Time : 2025/06/23, 08:27:44                                        */
//*#*********************************************************************************************************************/
//*#                                                            */
//*# STATEMENT OF USE                                                    */
//*#                                                            */
//*# This information contains confidential and proprietary information of TSMC.                    */
//*# No part of this information may be reproduced, transmitted, transcribed,                        */
//*# stored in a retrieval system, or translated into any human or computer                        */
//*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
//*# optical, chemical, manual, or otherwise, without the prior written permission                    */
//*# of TSMC. This information was prepared for informational purpose and is for                    */
//*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
//*# information at any time and without notice.                                    */
//*#                                                            */
//*#*********************************************************************************************************************/

//* Template Version : S_09_74801   
MemoryTemplate (TS1N16FFCLLSVTA8192X32M8SW) {

      CellName        : TS1N16FFCLLSVTA8192X32M8SW;
      Algorithm       : SMarchCHKBvcd;
      logicalPorts    : 1rw;
      NumberOfWords   : 8192;
      MinHold         : 0.5;
      MilliWattsPerMegaHertz : 0.016;
      TransparentMode : None; 		//User options for DFT:
      					// AsyncMux: 	for low speed scan
					// SyncMux: 	for at-speed scan
					// AsyncWriteThru: if there is AWT in this memory
      

      Port (CLK)  {
          Function: Clock;
      }
      Port (CEB)  {
                    Function: Select;
	            Polarity: ActiveLow;	

      }

      Port (WEB) {
            Function: WriteEnable; 
	    Polarity: ActiveLow;

      }

      Port (BWEB[31:0]) {
            Function: GroupWriteEnable; 
	    Polarity: ActiveLow;

      }

      Port (D[31:0]) { 
          Function: Data; 
          Direction:   Input;
      }
      Port (Q[31:0]) { 
          Function: Data; 
          Direction:   Output; 
      }
      port (A[12:0]) {
          function:    address;
      }







      Port (RTSEL[1:0]) {
          Direction : Input;
	  function  : None;
	  SafeValue : 2'b01;
      }
      Port (WTSEL[1:0]) {
          Direction : Input;
	  function  : None;
	  SafeValue : 2'b00;
      }


// 1024 rows by 8 columns.
      AddressCounter {
          Function ( Address ) {
	      LogicalAddressMap {
                  ColumnAddress[2:0]:Address[2:0];  // number of columns
		  RowAddress[0]:Address[3];  // number of rows
		  RowAddress[1]:Address[4];  // number of rows
		  RowAddress[2]:Address[6];  // number of rows
		  RowAddress[3]:Address[7];  // number of rows
		  RowAddress[4]:Address[8];  // number of rows
		  RowAddress[5]:Address[9];  // number of rows
		  RowAddress[6]:Address[10];  // number of rows
		  RowAddress[7]:Address[11];  // number of rows
		  BankAddress[0]:Address[5];  
		  BankAddress[1]:Address[12];  
	      }
	  }
	  Function ( ColumnAddress ) {
              CountRange[0:7];
	  }
	  Function  ( RowAddress ) {
              CountRange[0:255];
	  }
	  Function  ( BankAddress ) {
              CountRange[0:3];
	  }
      }

      OperationSet : syncWR;
      bitGrouping : 1;
}
