Timing Violation Report Min Delay Analysis

SmartTime Version v12.1
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Thu Aug 29 21:25:03 2019


Design: creative
Family: IGLOO2
Die: M2GL025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[23]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[23]:D
  Delay (ns):              0.303
  Slack (ns):              0.293
  Arrival (ns):            2.872
  Required (ns):           2.579

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[18]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[18]:D
  Delay (ns):              0.314
  Slack (ns):              0.295
  Arrival (ns):            2.882
  Required (ns):           2.587

Path 3
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[24]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[24]:D
  Delay (ns):              0.316
  Slack (ns):              0.297
  Arrival (ns):            2.883
  Required (ns):           2.586

Path 4
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[13]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[13]:D
  Delay (ns):              0.316
  Slack (ns):              0.297
  Arrival (ns):            2.876
  Required (ns):           2.579

Path 5
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.start_addr_reg[22]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[22]:D
  Delay (ns):              0.317
  Slack (ns):              0.297
  Arrival (ns):            2.890
  Required (ns):           2.593

Path 6
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[1]:CLK
  To:   Rattlesnake_0/actual_start_addr[1]:D
  Delay (ns):              0.316
  Slack (ns):              0.298
  Arrival (ns):            2.868
  Required (ns):           2.570

Path 7
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:CLK
  To:   Rattlesnake_0/ocd_i.debug_UART_i.UART_i.rxd_sr[1]:D
  Delay (ns):              0.316
  Slack (ns):              0.299
  Arrival (ns):            2.863
  Required (ns):           2.564

Path 8
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.mem_read_addr_d1[27]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_156[27]:D
  Delay (ns):              0.312
  Slack (ns):              0.300
  Arrival (ns):            2.893
  Required (ns):           2.593

Path 9
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[13]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[14]:D
  Delay (ns):              0.312
  Slack (ns):              0.301
  Arrival (ns):            2.880
  Required (ns):           2.579

Path 10
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[31]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[31]:D
  Delay (ns):              0.304
  Slack (ns):              0.301
  Arrival (ns):            2.880
  Required (ns):           2.579

Path 11
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.mem_read_addr_reg[4]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[4]:D
  Delay (ns):              0.312
  Slack (ns):              0.301
  Arrival (ns):            2.865
  Required (ns):           2.564

Path 12
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.mem_read_addr_reg[7]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[7]:D
  Delay (ns):              0.311
  Slack (ns):              0.301
  Arrival (ns):            2.875
  Required (ns):           2.574

Path 13
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.mem_read_addr_reg[8]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[8]:D
  Delay (ns):              0.319
  Slack (ns):              0.301
  Arrival (ns):            2.872
  Required (ns):           2.571

Path 14
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[14]:CLK
  To:   Rattlesnake_0/actual_start_addr[14]:D
  Delay (ns):              0.312
  Slack (ns):              0.301
  Arrival (ns):            2.883
  Required (ns):           2.582

Path 15
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[12]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[20]:D
  Delay (ns):              0.316
  Slack (ns):              0.301
  Arrival (ns):            2.842
  Required (ns):           2.541

Path 16
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[20]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[20]:D
  Delay (ns):              0.320
  Slack (ns):              0.302
  Arrival (ns):            2.850
  Required (ns):           2.548

Path 17
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.start_addr_reg[28]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[28]:D
  Delay (ns):              0.320
  Slack (ns):              0.302
  Arrival (ns):            2.872
  Required (ns):           2.570

Path 18
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[28]:CLK
  To:   Rattlesnake_0/actual_start_addr[28]:D
  Delay (ns):              0.320
  Slack (ns):              0.302
  Arrival (ns):            2.877
  Required (ns):           2.575

Path 19
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[30]:CLK
  To:   Rattlesnake_0/actual_start_addr[30]:D
  Delay (ns):              0.312
  Slack (ns):              0.302
  Arrival (ns):            2.877
  Required (ns):           2.575

Path 20
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[23]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[23]:D
  Delay (ns):              0.314
  Slack (ns):              0.303
  Arrival (ns):            2.890
  Required (ns):           2.587

Path 21
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[19]:CLK
  To:   Rattlesnake_0/actual_start_addr[19]:D
  Delay (ns):              0.323
  Slack (ns):              0.305
  Arrival (ns):            2.886
  Required (ns):           2.581

Path 22
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.enable_in_d2:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.enable_in_d3:D
  Delay (ns):              0.317
  Slack (ns):              0.306
  Arrival (ns):            2.854
  Required (ns):           2.548

Path 23
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.mem_read_addr_reg[11]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[11]:D
  Delay (ns):              0.316
  Slack (ns):              0.306
  Arrival (ns):            2.863
  Required (ns):           2.557

Path 24
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[14]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[15]:D
  Delay (ns):              0.326
  Slack (ns):              0.307
  Arrival (ns):            2.874
  Required (ns):           2.567

Path 25
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[2]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[3]:D
  Delay (ns):              0.326
  Slack (ns):              0.307
  Arrival (ns):            2.871
  Required (ns):           2.564

Path 26
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.instruction_out_1[10]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[10]:D
  Delay (ns):              0.319
  Slack (ns):              0.307
  Arrival (ns):            2.849
  Required (ns):           2.542

Path 27
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[17]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[17]:D
  Delay (ns):              0.311
  Slack (ns):              0.307
  Arrival (ns):            2.870
  Required (ns):           2.563

Path 28
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[1]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[1]:D
  Delay (ns):              0.325
  Slack (ns):              0.307
  Arrival (ns):            2.882
  Required (ns):           2.575

Path 29
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[6]:CLK
  To:   Rattlesnake_0/actual_start_addr[6]:D
  Delay (ns):              0.325
  Slack (ns):              0.307
  Arrival (ns):            2.878
  Required (ns):           2.571

Path 30
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.dout_high_d1[6]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.mem_read_data_d1[22]:D
  Delay (ns):              0.319
  Slack (ns):              0.308
  Arrival (ns):            2.862
  Required (ns):           2.554

Path 31
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[21]:CLK
  To:   Rattlesnake_0/actual_start_addr[21]:D
  Delay (ns):              0.312
  Slack (ns):              0.308
  Arrival (ns):            2.869
  Required (ns):           2.561

Path 32
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[29]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[29]:D
  Delay (ns):              0.312
  Slack (ns):              0.309
  Arrival (ns):            2.883
  Required (ns):           2.574

Path 33
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.mem_read_addr_d1[19]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_156[19]:D
  Delay (ns):              0.313
  Slack (ns):              0.309
  Arrival (ns):            2.874
  Required (ns):           2.565

Path 34
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[26]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[27]:D
  Delay (ns):              0.326
  Slack (ns):              0.309
  Arrival (ns):            2.865
  Required (ns):           2.556

Path 35
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[24]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[24]:D
  Delay (ns):              0.312
  Slack (ns):              0.309
  Arrival (ns):            2.888
  Required (ns):           2.579

Path 36
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[25]:CLK
  To:   Rattlesnake_0/actual_start_addr[25]:D
  Delay (ns):              0.311
  Slack (ns):              0.309
  Arrival (ns):            2.871
  Required (ns):           2.562

Path 37
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[4]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[4]:D
  Delay (ns):              0.320
  Slack (ns):              0.310
  Arrival (ns):            2.877
  Required (ns):           2.567

Path 38
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.mem_read_addr_reg[9]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[9]:D
  Delay (ns):              0.321
  Slack (ns):              0.310
  Arrival (ns):            2.876
  Required (ns):           2.566

Path 39
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[3]:CLK
  To:   Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[2]:D
  Delay (ns):              0.329
  Slack (ns):              0.310
  Arrival (ns):            2.886
  Required (ns):           2.576

Path 40
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[13]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[21]:D
  Delay (ns):              0.320
  Slack (ns):              0.310
  Arrival (ns):            2.878
  Required (ns):           2.568

Path 41
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[41]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[25]:D
  Delay (ns):              0.320
  Slack (ns):              0.310
  Arrival (ns):            2.880
  Required (ns):           2.570

Path 42
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.PC_out[7]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_17[7]:D
  Delay (ns):              0.329
  Slack (ns):              0.311
  Arrival (ns):            2.887
  Required (ns):           2.576

Path 43
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[14]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[15]:D
  Delay (ns):              0.321
  Slack (ns):              0.311
  Arrival (ns):            2.873
  Required (ns):           2.562

Path 44
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[16]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[16]:D
  Delay (ns):              0.321
  Slack (ns):              0.311
  Arrival (ns):            2.864
  Required (ns):           2.553

Path 45
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[4]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[4]:D
  Delay (ns):              0.330
  Slack (ns):              0.311
  Arrival (ns):            2.887
  Required (ns):           2.576

Path 46
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[10]:CLK
  To:   Rattlesnake_0/actual_start_addr[10]:D
  Delay (ns):              0.313
  Slack (ns):              0.311
  Arrival (ns):            2.878
  Required (ns):           2.567

Path 47
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[18]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[19]:D
  Delay (ns):              0.331
  Slack (ns):              0.312
  Arrival (ns):            2.879
  Required (ns):           2.567

Path 48
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[24]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[25]:D
  Delay (ns):              0.329
  Slack (ns):              0.312
  Arrival (ns):            2.868
  Required (ns):           2.556

Path 49
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.instruction_out_1[9]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[9]:D
  Delay (ns):              0.322
  Slack (ns):              0.312
  Arrival (ns):            2.860
  Required (ns):           2.548

Path 50
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[5]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.IR_out[5]:D
  Delay (ns):              0.322
  Slack (ns):              0.312
  Arrival (ns):            2.866
  Required (ns):           2.554

Path 51
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.dout_high_d1[12]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.mem_read_data_d1[28]:D
  Delay (ns):              0.329
  Slack (ns):              0.312
  Arrival (ns):            2.866
  Required (ns):           2.554

Path 52
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_init_active:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_1:D
  Delay (ns):              0.322
  Slack (ns):              0.313
  Arrival (ns):            2.870
  Required (ns):           2.557

Path 53
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.PC_out[18]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[18]:D
  Delay (ns):              0.323
  Slack (ns):              0.313
  Arrival (ns):            2.886
  Required (ns):           2.573

Path 54
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[6]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[7]:D
  Delay (ns):              0.331
  Slack (ns):              0.313
  Arrival (ns):            2.876
  Required (ns):           2.563

Path 55
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[25]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.IR_out[25]:D
  Delay (ns):              0.330
  Slack (ns):              0.313
  Arrival (ns):            2.864
  Required (ns):           2.551

Path 56
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.dout_high_d1[0]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.mem_read_data_d1[16]:D
  Delay (ns):              0.330
  Slack (ns):              0.313
  Arrival (ns):            2.867
  Required (ns):           2.554

Path 57
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset_sr[1]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset_sr[2]:D
  Delay (ns):              0.317
  Slack (ns):              0.313
  Arrival (ns):            2.868
  Required (ns):           2.555

Path 58
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[64]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[72]:D
  Delay (ns):              0.323
  Slack (ns):              0.313
  Arrival (ns):            2.891
  Required (ns):           2.578

Path 59
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.mem_read_addr_d1[4]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_156[4]:D
  Delay (ns):              0.324
  Slack (ns):              0.314
  Arrival (ns):            2.873
  Required (ns):           2.559

Path 60
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[16]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[17]:D
  Delay (ns):              0.333
  Slack (ns):              0.314
  Arrival (ns):            2.881
  Required (ns):           2.567

Path 61
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[30]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[31]:D
  Delay (ns):              0.331
  Slack (ns):              0.314
  Arrival (ns):            2.870
  Required (ns):           2.556

Path 62
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[2]:CLK
  To:   Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[1]:D
  Delay (ns):              0.324
  Slack (ns):              0.314
  Arrival (ns):            2.890
  Required (ns):           2.576

Path 63
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[7]:CLK
  To:   Rattlesnake_0/actual_start_addr[7]:D
  Delay (ns):              0.318
  Slack (ns):              0.314
  Arrival (ns):            2.875
  Required (ns):           2.561

Path 64
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[62]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[70]:D
  Delay (ns):              0.333
  Slack (ns):              0.314
  Arrival (ns):            2.895
  Required (ns):           2.581

Path 65
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mtvec[28]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_start_addr_ret_161[28]:D
  Delay (ns):              0.331
  Slack (ns):              0.315
  Arrival (ns):            2.883
  Required (ns):           2.568

Path 66
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_data_access_i.mem_data_to_write[2]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk2.mtimecmp[34]:D
  Delay (ns):              0.332
  Slack (ns):              0.315
  Arrival (ns):            2.880
  Required (ns):           2.565

Path 67
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.PC_out[20]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[20]:D
  Delay (ns):              0.332
  Slack (ns):              0.315
  Arrival (ns):            2.895
  Required (ns):           2.580

Path 68
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[10]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[11]:D
  Delay (ns):              0.334
  Slack (ns):              0.315
  Arrival (ns):            2.879
  Required (ns):           2.564

Path 69
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[22]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[23]:D
  Delay (ns):              0.334
  Slack (ns):              0.315
  Arrival (ns):            2.882
  Required (ns):           2.567

Path 70
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[37]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_write_data_out_1[21]:D
  Delay (ns):              0.318
  Slack (ns):              0.315
  Arrival (ns):            2.879
  Required (ns):           2.564

Path 71
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[70]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[78]:D
  Delay (ns):              0.326
  Slack (ns):              0.315
  Arrival (ns):            2.896
  Required (ns):           2.581

Path 72
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mcycle_i[60]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mcycleh[28]:D
  Delay (ns):              0.327
  Slack (ns):              0.316
  Arrival (ns):            2.881
  Required (ns):           2.565

Path 73
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[28]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[29]:D
  Delay (ns):              0.333
  Slack (ns):              0.316
  Arrival (ns):            2.872
  Required (ns):           2.556

Path 74
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[2]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[3]:D
  Delay (ns):              0.318
  Slack (ns):              0.316
  Arrival (ns):            2.879
  Required (ns):           2.563

Path 75
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[17]:CLK
  To:   Rattlesnake_0/actual_start_addr[17]:D
  Delay (ns):              0.318
  Slack (ns):              0.316
  Arrival (ns):            2.878
  Required (ns):           2.562

Path 76
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[40]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[48]:D
  Delay (ns):              0.327
  Slack (ns):              0.317
  Arrival (ns):            2.890
  Required (ns):           2.573

Path 77
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[25]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[26]:D
  Delay (ns):              0.321
  Slack (ns):              0.318
  Arrival (ns):            2.867
  Required (ns):           2.549

Path 78
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[67]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[75]:D
  Delay (ns):              0.329
  Slack (ns):              0.318
  Arrival (ns):            2.889
  Required (ns):           2.571

Path 79
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[13]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[14]:D
  Delay (ns):              0.321
  Slack (ns):              0.319
  Arrival (ns):            2.877
  Required (ns):           2.558

Path 80
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[1]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.quotient_i[2]:D
  Delay (ns):              0.321
  Slack (ns):              0.319
  Arrival (ns):            2.874
  Required (ns):           2.555

Path 81
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[27]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[27]:D
  Delay (ns):              0.323
  Slack (ns):              0.319
  Arrival (ns):            2.882
  Required (ns):           2.563

Path 82
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.dout_high_d1[1]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.mem_read_data_d1[17]:D
  Delay (ns):              0.329
  Slack (ns):              0.319
  Arrival (ns):            2.859
  Required (ns):           2.540

Path 83
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[3]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[3]:D
  Delay (ns):              0.329
  Slack (ns):              0.319
  Arrival (ns):            2.886
  Required (ns):           2.567

Path 84
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[4]:CLK
  To:   Rattlesnake_0/actual_start_addr[4]:D
  Delay (ns):              0.322
  Slack (ns):              0.319
  Arrival (ns):            2.876
  Required (ns):           2.557

Path 85
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[42]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[26]:D
  Delay (ns):              0.330
  Slack (ns):              0.319
  Arrival (ns):            2.891
  Required (ns):           2.572

Path 86
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[42]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_write_data_out_1[26]:D
  Delay (ns):              0.330
  Slack (ns):              0.319
  Arrival (ns):            2.891
  Required (ns):           2.572

Path 87
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[20]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_0[20]:D
  Delay (ns):              0.323
  Slack (ns):              0.320
  Arrival (ns):            2.892
  Required (ns):           2.572

Path 88
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.C_extension_i.mem_addr_ack_out[7]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[8]:D
  Delay (ns):              0.322
  Slack (ns):              0.320
  Arrival (ns):            2.886
  Required (ns):           2.566

Path 89
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.dout_low_d1[2]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.mem_read_data_d1[2]:D
  Delay (ns):              0.332
  Slack (ns):              0.320
  Arrival (ns):            2.891
  Required (ns):           2.571

Path 90
  From: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[4]:CLK
  To:   Rattlesnake_0/ocd_i.debug_UART_i.UART_i.SBUF_out[3]:D
  Delay (ns):              0.330
  Slack (ns):              0.320
  Arrival (ns):            2.887
  Required (ns):           2.567

Path 91
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[14]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[22]:D
  Delay (ns):              0.324
  Slack (ns):              0.320
  Arrival (ns):            2.868
  Required (ns):           2.548

Path 92
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[33]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[17]:D
  Delay (ns):              0.338
  Slack (ns):              0.320
  Arrival (ns):            2.890
  Required (ns):           2.570

Path 93
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[33]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[41]:D
  Delay (ns):              0.338
  Slack (ns):              0.320
  Arrival (ns):            2.890
  Required (ns):           2.570

Path 94
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[46]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[30]:D
  Delay (ns):              0.338
  Slack (ns):              0.320
  Arrival (ns):            2.895
  Required (ns):           2.575

Path 95
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_data_access_i.mem_data_to_write[29]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk2.mtimecmp[61]:D
  Delay (ns):              0.331
  Slack (ns):              0.321
  Arrival (ns):            2.897
  Required (ns):           2.576

Path 96
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.PC_out[8]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_124[8]:D
  Delay (ns):              0.332
  Slack (ns):              0.321
  Arrival (ns):            2.889
  Required (ns):           2.568

Path 97
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.PC_out_1[6]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.PC_out[6]:D
  Delay (ns):              0.323
  Slack (ns):              0.321
  Arrival (ns):            2.888
  Required (ns):           2.567

Path 98
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[30]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_write_data_out_1[14]:D
  Delay (ns):              0.324
  Slack (ns):              0.321
  Arrival (ns):            2.882
  Required (ns):           2.561

Path 99
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[35]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_start_addr[19]:D
  Delay (ns):              0.323
  Slack (ns):              0.321
  Arrival (ns):            2.894
  Required (ns):           2.573

Path 100
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.data_in_sr[39]:CLK
  To:   Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_write_data_out_1[23]:D
  Delay (ns):              0.332
  Slack (ns):              0.321
  Arrival (ns):            2.885
  Required (ns):           2.564

