
Project_mega.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002a  00800200  00000460  000004d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000460  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  000004fe  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000530  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000b8  00000000  00000000  00000570  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001648  00000000  00000000  00000628  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000f0b  00000000  00000000  00001c70  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000971  00000000  00000000  00002b7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000184  00000000  00000000  000034ec  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000068c  00000000  00000000  00003670  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000074d  00000000  00000000  00003cfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000098  00000000  00000000  00004449  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	86 c0       	rjmp	.+268    	; 0x112 <__bad_interrupt>
   6:	00 00       	nop
   8:	84 c0       	rjmp	.+264    	; 0x112 <__bad_interrupt>
   a:	00 00       	nop
   c:	82 c0       	rjmp	.+260    	; 0x112 <__bad_interrupt>
   e:	00 00       	nop
  10:	80 c0       	rjmp	.+256    	; 0x112 <__bad_interrupt>
  12:	00 00       	nop
  14:	7e c0       	rjmp	.+252    	; 0x112 <__bad_interrupt>
  16:	00 00       	nop
  18:	7c c0       	rjmp	.+248    	; 0x112 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	7a c0       	rjmp	.+244    	; 0x112 <__bad_interrupt>
  1e:	00 00       	nop
  20:	78 c0       	rjmp	.+240    	; 0x112 <__bad_interrupt>
  22:	00 00       	nop
  24:	76 c0       	rjmp	.+236    	; 0x112 <__bad_interrupt>
  26:	00 00       	nop
  28:	74 c0       	rjmp	.+232    	; 0x112 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	72 c0       	rjmp	.+228    	; 0x112 <__bad_interrupt>
  2e:	00 00       	nop
  30:	70 c0       	rjmp	.+224    	; 0x112 <__bad_interrupt>
  32:	00 00       	nop
  34:	6e c0       	rjmp	.+220    	; 0x112 <__bad_interrupt>
  36:	00 00       	nop
  38:	6c c0       	rjmp	.+216    	; 0x112 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	6a c0       	rjmp	.+212    	; 0x112 <__bad_interrupt>
  3e:	00 00       	nop
  40:	68 c0       	rjmp	.+208    	; 0x112 <__bad_interrupt>
  42:	00 00       	nop
  44:	66 c0       	rjmp	.+204    	; 0x112 <__bad_interrupt>
  46:	00 00       	nop
  48:	64 c0       	rjmp	.+200    	; 0x112 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	62 c0       	rjmp	.+196    	; 0x112 <__bad_interrupt>
  4e:	00 00       	nop
  50:	60 c0       	rjmp	.+192    	; 0x112 <__bad_interrupt>
  52:	00 00       	nop
  54:	5e c0       	rjmp	.+188    	; 0x112 <__bad_interrupt>
  56:	00 00       	nop
  58:	5c c0       	rjmp	.+184    	; 0x112 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	5a c0       	rjmp	.+180    	; 0x112 <__bad_interrupt>
  5e:	00 00       	nop
  60:	58 c0       	rjmp	.+176    	; 0x112 <__bad_interrupt>
  62:	00 00       	nop
  64:	56 c0       	rjmp	.+172    	; 0x112 <__bad_interrupt>
  66:	00 00       	nop
  68:	54 c0       	rjmp	.+168    	; 0x112 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	52 c0       	rjmp	.+164    	; 0x112 <__bad_interrupt>
  6e:	00 00       	nop
  70:	50 c0       	rjmp	.+160    	; 0x112 <__bad_interrupt>
  72:	00 00       	nop
  74:	4e c0       	rjmp	.+156    	; 0x112 <__bad_interrupt>
  76:	00 00       	nop
  78:	4c c0       	rjmp	.+152    	; 0x112 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	4a c0       	rjmp	.+148    	; 0x112 <__bad_interrupt>
  7e:	00 00       	nop
  80:	48 c0       	rjmp	.+144    	; 0x112 <__bad_interrupt>
  82:	00 00       	nop
  84:	46 c0       	rjmp	.+140    	; 0x112 <__bad_interrupt>
  86:	00 00       	nop
  88:	44 c0       	rjmp	.+136    	; 0x112 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	42 c0       	rjmp	.+132    	; 0x112 <__bad_interrupt>
  8e:	00 00       	nop
  90:	40 c0       	rjmp	.+128    	; 0x112 <__bad_interrupt>
  92:	00 00       	nop
  94:	3e c0       	rjmp	.+124    	; 0x112 <__bad_interrupt>
  96:	00 00       	nop
  98:	3c c0       	rjmp	.+120    	; 0x112 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	3a c0       	rjmp	.+116    	; 0x112 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	38 c0       	rjmp	.+112    	; 0x112 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	36 c0       	rjmp	.+108    	; 0x112 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	34 c0       	rjmp	.+104    	; 0x112 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	32 c0       	rjmp	.+100    	; 0x112 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	30 c0       	rjmp	.+96     	; 0x112 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	2e c0       	rjmp	.+92     	; 0x112 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	2c c0       	rjmp	.+88     	; 0x112 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	2a c0       	rjmp	.+84     	; 0x112 <__bad_interrupt>
  be:	00 00       	nop
  c0:	28 c0       	rjmp	.+80     	; 0x112 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	26 c0       	rjmp	.+76     	; 0x112 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	24 c0       	rjmp	.+72     	; 0x112 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	22 c0       	rjmp	.+68     	; 0x112 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	20 c0       	rjmp	.+64     	; 0x112 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	1e c0       	rjmp	.+60     	; 0x112 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	1c c0       	rjmp	.+56     	; 0x112 <__bad_interrupt>
  da:	00 00       	nop
  dc:	1a c0       	rjmp	.+52     	; 0x112 <__bad_interrupt>
  de:	00 00       	nop
  e0:	18 c0       	rjmp	.+48     	; 0x112 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e0 e6       	ldi	r30, 0x60	; 96
  fc:	f4 e0       	ldi	r31, 0x04	; 4
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	aa 32       	cpi	r26, 0x2A	; 42
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>
 10e:	67 d1       	rcall	.+718    	; 0x3de <main>
 110:	a5 c1       	rjmp	.+842    	; 0x45c <_exit>

00000112 <__bad_interrupt>:
 112:	76 cf       	rjmp	.-276    	; 0x0 <__vectors>

00000114 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
 114:	85 b1       	in	r24, 0x05	; 5
 116:	80 62       	ori	r24, 0x20	; 32
 118:	85 b9       	out	0x05, r24	; 5
 11a:	00 00       	nop
 11c:	85 b1       	in	r24, 0x05	; 5
 11e:	8f 7d       	andi	r24, 0xDF	; 223
 120:	85 b9       	out	0x05, r24	; 5
 122:	08 95       	ret

00000124 <lcd_write>:
 124:	cf 93       	push	r28
 126:	c8 2f       	mov	r28, r24
 128:	66 23       	and	r22, r22
 12a:	31 f0       	breq	.+12     	; 0x138 <lcd_write+0x14>
 12c:	e2 e0       	ldi	r30, 0x02	; 2
 12e:	f1 e0       	ldi	r31, 0x01	; 1
 130:	80 81       	ld	r24, Z
 132:	80 64       	ori	r24, 0x40	; 64
 134:	80 83       	st	Z, r24
 136:	05 c0       	rjmp	.+10     	; 0x142 <lcd_write+0x1e>
 138:	e2 e0       	ldi	r30, 0x02	; 2
 13a:	f1 e0       	ldi	r31, 0x01	; 1
 13c:	80 81       	ld	r24, Z
 13e:	8f 7b       	andi	r24, 0xBF	; 191
 140:	80 83       	st	Z, r24
 142:	85 b1       	in	r24, 0x05	; 5
 144:	8f 7e       	andi	r24, 0xEF	; 239
 146:	85 b9       	out	0x05, r24	; 5
 148:	8d b1       	in	r24, 0x0d	; 13
 14a:	80 62       	ori	r24, 0x20	; 32
 14c:	8d b9       	out	0x0d, r24	; 13
 14e:	83 b3       	in	r24, 0x13	; 19
 150:	80 62       	ori	r24, 0x20	; 32
 152:	83 bb       	out	0x13, r24	; 19
 154:	8d b1       	in	r24, 0x0d	; 13
 156:	88 60       	ori	r24, 0x08	; 8
 158:	8d b9       	out	0x0d, r24	; 13
 15a:	e1 e0       	ldi	r30, 0x01	; 1
 15c:	f1 e0       	ldi	r31, 0x01	; 1
 15e:	80 81       	ld	r24, Z
 160:	88 60       	ori	r24, 0x08	; 8
 162:	80 83       	st	Z, r24
 164:	e2 e0       	ldi	r30, 0x02	; 2
 166:	f1 e0       	ldi	r31, 0x01	; 1
 168:	80 81       	ld	r24, Z
 16a:	87 7f       	andi	r24, 0xF7	; 247
 16c:	80 83       	st	Z, r24
 16e:	8e b1       	in	r24, 0x0e	; 14
 170:	87 7f       	andi	r24, 0xF7	; 247
 172:	8e b9       	out	0x0e, r24	; 14
 174:	84 b3       	in	r24, 0x14	; 20
 176:	8f 7d       	andi	r24, 0xDF	; 223
 178:	84 bb       	out	0x14, r24	; 20
 17a:	8e b1       	in	r24, 0x0e	; 14
 17c:	8f 7d       	andi	r24, 0xDF	; 223
 17e:	8e b9       	out	0x0e, r24	; 14
 180:	cc 23       	and	r28, r28
 182:	1c f4       	brge	.+6      	; 0x18a <lcd_write+0x66>
 184:	80 81       	ld	r24, Z
 186:	88 60       	ori	r24, 0x08	; 8
 188:	80 83       	st	Z, r24
 18a:	c6 ff       	sbrs	r28, 6
 18c:	03 c0       	rjmp	.+6      	; 0x194 <lcd_write+0x70>
 18e:	8e b1       	in	r24, 0x0e	; 14
 190:	88 60       	ori	r24, 0x08	; 8
 192:	8e b9       	out	0x0e, r24	; 14
 194:	c5 ff       	sbrs	r28, 5
 196:	03 c0       	rjmp	.+6      	; 0x19e <lcd_write+0x7a>
 198:	84 b3       	in	r24, 0x14	; 20
 19a:	80 62       	ori	r24, 0x20	; 32
 19c:	84 bb       	out	0x14, r24	; 20
 19e:	c4 ff       	sbrs	r28, 4
 1a0:	03 c0       	rjmp	.+6      	; 0x1a8 <lcd_write+0x84>
 1a2:	8e b1       	in	r24, 0x0e	; 14
 1a4:	80 62       	ori	r24, 0x20	; 32
 1a6:	8e b9       	out	0x0e, r24	; 14
 1a8:	b5 df       	rcall	.-150    	; 0x114 <toggle_e>
 1aa:	e2 e0       	ldi	r30, 0x02	; 2
 1ac:	f1 e0       	ldi	r31, 0x01	; 1
 1ae:	80 81       	ld	r24, Z
 1b0:	87 7f       	andi	r24, 0xF7	; 247
 1b2:	80 83       	st	Z, r24
 1b4:	8e b1       	in	r24, 0x0e	; 14
 1b6:	87 7f       	andi	r24, 0xF7	; 247
 1b8:	8e b9       	out	0x0e, r24	; 14
 1ba:	84 b3       	in	r24, 0x14	; 20
 1bc:	8f 7d       	andi	r24, 0xDF	; 223
 1be:	84 bb       	out	0x14, r24	; 20
 1c0:	8e b1       	in	r24, 0x0e	; 14
 1c2:	8f 7d       	andi	r24, 0xDF	; 223
 1c4:	8e b9       	out	0x0e, r24	; 14
 1c6:	c3 ff       	sbrs	r28, 3
 1c8:	03 c0       	rjmp	.+6      	; 0x1d0 <lcd_write+0xac>
 1ca:	80 81       	ld	r24, Z
 1cc:	88 60       	ori	r24, 0x08	; 8
 1ce:	80 83       	st	Z, r24
 1d0:	c2 ff       	sbrs	r28, 2
 1d2:	03 c0       	rjmp	.+6      	; 0x1da <lcd_write+0xb6>
 1d4:	8e b1       	in	r24, 0x0e	; 14
 1d6:	88 60       	ori	r24, 0x08	; 8
 1d8:	8e b9       	out	0x0e, r24	; 14
 1da:	c1 ff       	sbrs	r28, 1
 1dc:	03 c0       	rjmp	.+6      	; 0x1e4 <lcd_write+0xc0>
 1de:	84 b3       	in	r24, 0x14	; 20
 1e0:	80 62       	ori	r24, 0x20	; 32
 1e2:	84 bb       	out	0x14, r24	; 20
 1e4:	c0 ff       	sbrs	r28, 0
 1e6:	03 c0       	rjmp	.+6      	; 0x1ee <lcd_write+0xca>
 1e8:	8e b1       	in	r24, 0x0e	; 14
 1ea:	80 62       	ori	r24, 0x20	; 32
 1ec:	8e b9       	out	0x0e, r24	; 14
 1ee:	92 df       	rcall	.-220    	; 0x114 <toggle_e>
 1f0:	8e b1       	in	r24, 0x0e	; 14
 1f2:	80 62       	ori	r24, 0x20	; 32
 1f4:	8e b9       	out	0x0e, r24	; 14
 1f6:	84 b3       	in	r24, 0x14	; 20
 1f8:	80 62       	ori	r24, 0x20	; 32
 1fa:	84 bb       	out	0x14, r24	; 20
 1fc:	8e b1       	in	r24, 0x0e	; 14
 1fe:	88 60       	ori	r24, 0x08	; 8
 200:	8e b9       	out	0x0e, r24	; 14
 202:	e2 e0       	ldi	r30, 0x02	; 2
 204:	f1 e0       	ldi	r31, 0x01	; 1
 206:	80 81       	ld	r24, Z
 208:	88 60       	ori	r24, 0x08	; 8
 20a:	80 83       	st	Z, r24
 20c:	cf 91       	pop	r28
 20e:	08 95       	ret

00000210 <lcd_read>:
 210:	88 23       	and	r24, r24
 212:	31 f0       	breq	.+12     	; 0x220 <lcd_read+0x10>
 214:	e2 e0       	ldi	r30, 0x02	; 2
 216:	f1 e0       	ldi	r31, 0x01	; 1
 218:	80 81       	ld	r24, Z
 21a:	80 64       	ori	r24, 0x40	; 64
 21c:	80 83       	st	Z, r24
 21e:	05 c0       	rjmp	.+10     	; 0x22a <lcd_read+0x1a>
 220:	e2 e0       	ldi	r30, 0x02	; 2
 222:	f1 e0       	ldi	r31, 0x01	; 1
 224:	80 81       	ld	r24, Z
 226:	8f 7b       	andi	r24, 0xBF	; 191
 228:	80 83       	st	Z, r24
 22a:	85 b1       	in	r24, 0x05	; 5
 22c:	80 61       	ori	r24, 0x10	; 16
 22e:	85 b9       	out	0x05, r24	; 5
 230:	8d b1       	in	r24, 0x0d	; 13
 232:	8f 7d       	andi	r24, 0xDF	; 223
 234:	8d b9       	out	0x0d, r24	; 13
 236:	83 b3       	in	r24, 0x13	; 19
 238:	8f 7d       	andi	r24, 0xDF	; 223
 23a:	83 bb       	out	0x13, r24	; 19
 23c:	8d b1       	in	r24, 0x0d	; 13
 23e:	87 7f       	andi	r24, 0xF7	; 247
 240:	8d b9       	out	0x0d, r24	; 13
 242:	e1 e0       	ldi	r30, 0x01	; 1
 244:	f1 e0       	ldi	r31, 0x01	; 1
 246:	80 81       	ld	r24, Z
 248:	87 7f       	andi	r24, 0xF7	; 247
 24a:	80 83       	st	Z, r24
 24c:	85 b1       	in	r24, 0x05	; 5
 24e:	80 62       	ori	r24, 0x20	; 32
 250:	85 b9       	out	0x05, r24	; 5
 252:	00 00       	nop
 254:	65 99       	sbic	0x0c, 5	; 12
 256:	02 c0       	rjmp	.+4      	; 0x25c <lcd_read+0x4c>
 258:	80 e0       	ldi	r24, 0x00	; 0
 25a:	01 c0       	rjmp	.+2      	; 0x25e <lcd_read+0x4e>
 25c:	80 e1       	ldi	r24, 0x10	; 16
 25e:	95 99       	sbic	0x12, 5	; 18
 260:	80 62       	ori	r24, 0x20	; 32
 262:	63 99       	sbic	0x0c, 3	; 12
 264:	80 64       	ori	r24, 0x40	; 64
 266:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7c0100>
 26a:	93 fd       	sbrc	r25, 3
 26c:	80 68       	ori	r24, 0x80	; 128
 26e:	95 b1       	in	r25, 0x05	; 5
 270:	9f 7d       	andi	r25, 0xDF	; 223
 272:	95 b9       	out	0x05, r25	; 5
 274:	00 00       	nop
 276:	95 b1       	in	r25, 0x05	; 5
 278:	90 62       	ori	r25, 0x20	; 32
 27a:	95 b9       	out	0x05, r25	; 5
 27c:	00 00       	nop
 27e:	65 99       	sbic	0x0c, 5	; 12
 280:	81 60       	ori	r24, 0x01	; 1
 282:	95 99       	sbic	0x12, 5	; 18
 284:	82 60       	ori	r24, 0x02	; 2
 286:	63 99       	sbic	0x0c, 3	; 12
 288:	84 60       	ori	r24, 0x04	; 4
 28a:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7c0100>
 28e:	93 fd       	sbrc	r25, 3
 290:	88 60       	ori	r24, 0x08	; 8
 292:	95 b1       	in	r25, 0x05	; 5
 294:	9f 7d       	andi	r25, 0xDF	; 223
 296:	95 b9       	out	0x05, r25	; 5
 298:	08 95       	ret

0000029a <lcd_waitbusy>:
 29a:	80 e0       	ldi	r24, 0x00	; 0
 29c:	b9 df       	rcall	.-142    	; 0x210 <lcd_read>
 29e:	88 23       	and	r24, r24
 2a0:	e4 f3       	brlt	.-8      	; 0x29a <lcd_waitbusy>
 2a2:	00 c0       	rjmp	.+0      	; 0x2a4 <lcd_waitbusy+0xa>
 2a4:	00 c0       	rjmp	.+0      	; 0x2a6 <lcd_waitbusy+0xc>
 2a6:	80 e0       	ldi	r24, 0x00	; 0
 2a8:	b3 cf       	rjmp	.-154    	; 0x210 <lcd_read>
 2aa:	08 95       	ret

000002ac <lcd_command>:
 2ac:	cf 93       	push	r28
 2ae:	c8 2f       	mov	r28, r24
 2b0:	f4 df       	rcall	.-24     	; 0x29a <lcd_waitbusy>
 2b2:	60 e0       	ldi	r22, 0x00	; 0
 2b4:	8c 2f       	mov	r24, r28
 2b6:	36 df       	rcall	.-404    	; 0x124 <lcd_write>
 2b8:	cf 91       	pop	r28
 2ba:	08 95       	ret

000002bc <lcd_gotoxy>:
 2bc:	61 11       	cpse	r22, r1
 2be:	03 c0       	rjmp	.+6      	; 0x2c6 <lcd_gotoxy+0xa>
 2c0:	80 58       	subi	r24, 0x80	; 128
 2c2:	f4 cf       	rjmp	.-24     	; 0x2ac <lcd_command>
 2c4:	08 95       	ret
 2c6:	80 54       	subi	r24, 0x40	; 64
 2c8:	f1 cf       	rjmp	.-30     	; 0x2ac <lcd_command>
 2ca:	08 95       	ret

000002cc <lcd_clrscr>:
 2cc:	81 e0       	ldi	r24, 0x01	; 1
 2ce:	ee cf       	rjmp	.-36     	; 0x2ac <lcd_command>
 2d0:	08 95       	ret

000002d2 <lcd_putc>:
 2d2:	cf 93       	push	r28
 2d4:	c8 2f       	mov	r28, r24
 2d6:	e1 df       	rcall	.-62     	; 0x29a <lcd_waitbusy>
 2d8:	ca 30       	cpi	r28, 0x0A	; 10
 2da:	41 f4       	brne	.+16     	; 0x2ec <lcd_putc+0x1a>
 2dc:	80 34       	cpi	r24, 0x40	; 64
 2de:	10 f4       	brcc	.+4      	; 0x2e4 <lcd_putc+0x12>
 2e0:	80 e4       	ldi	r24, 0x40	; 64
 2e2:	01 c0       	rjmp	.+2      	; 0x2e6 <lcd_putc+0x14>
 2e4:	80 e0       	ldi	r24, 0x00	; 0
 2e6:	80 58       	subi	r24, 0x80	; 128
 2e8:	e1 df       	rcall	.-62     	; 0x2ac <lcd_command>
 2ea:	03 c0       	rjmp	.+6      	; 0x2f2 <lcd_putc+0x20>
 2ec:	61 e0       	ldi	r22, 0x01	; 1
 2ee:	8c 2f       	mov	r24, r28
 2f0:	19 df       	rcall	.-462    	; 0x124 <lcd_write>
 2f2:	cf 91       	pop	r28
 2f4:	08 95       	ret

000002f6 <lcd_puts>:
 2f6:	cf 93       	push	r28
 2f8:	df 93       	push	r29
 2fa:	fc 01       	movw	r30, r24
 2fc:	02 c0       	rjmp	.+4      	; 0x302 <lcd_puts+0xc>
 2fe:	e9 df       	rcall	.-46     	; 0x2d2 <lcd_putc>
 300:	fe 01       	movw	r30, r28
 302:	ef 01       	movw	r28, r30
 304:	21 96       	adiw	r28, 0x01	; 1
 306:	80 81       	ld	r24, Z
 308:	81 11       	cpse	r24, r1
 30a:	f9 cf       	rjmp	.-14     	; 0x2fe <lcd_puts+0x8>
 30c:	df 91       	pop	r29
 30e:	cf 91       	pop	r28
 310:	08 95       	ret

00000312 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 312:	cf 93       	push	r28
 314:	c8 2f       	mov	r28, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
 316:	e1 e0       	ldi	r30, 0x01	; 1
 318:	f1 e0       	ldi	r31, 0x01	; 1
 31a:	80 81       	ld	r24, Z
 31c:	80 64       	ori	r24, 0x40	; 64
 31e:	80 83       	st	Z, r24
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
 320:	84 b1       	in	r24, 0x04	; 4
 322:	80 61       	ori	r24, 0x10	; 16
 324:	84 b9       	out	0x04, r24	; 4
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
 326:	84 b1       	in	r24, 0x04	; 4
 328:	80 62       	ori	r24, 0x20	; 32
 32a:	84 b9       	out	0x04, r24	; 4
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 32c:	8d b1       	in	r24, 0x0d	; 13
 32e:	80 62       	ori	r24, 0x20	; 32
 330:	8d b9       	out	0x0d, r24	; 13
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 332:	83 b3       	in	r24, 0x13	; 19
 334:	80 62       	ori	r24, 0x20	; 32
 336:	83 bb       	out	0x13, r24	; 19
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 338:	8d b1       	in	r24, 0x0d	; 13
 33a:	88 60       	ori	r24, 0x08	; 8
 33c:	8d b9       	out	0x0d, r24	; 13
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 33e:	80 81       	ld	r24, Z
 340:	88 60       	ori	r24, 0x08	; 8
 342:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 344:	8f e9       	ldi	r24, 0x9F	; 159
 346:	9f e0       	ldi	r25, 0x0F	; 15
 348:	01 97       	sbiw	r24, 0x01	; 1
 34a:	f1 f7       	brne	.-4      	; 0x348 <lcd_init+0x36>
 34c:	00 c0       	rjmp	.+0      	; 0x34e <lcd_init+0x3c>
 34e:	00 00       	nop
    }
    delay(LCD_DELAY_BOOTUP);             /* wait 16ms or more after power-on       */
    
    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);    // LCD_FUNCTION>>4;
 350:	84 b3       	in	r24, 0x14	; 20
 352:	80 62       	ori	r24, 0x20	; 32
 354:	84 bb       	out	0x14, r24	; 20
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);    // LCD_FUNCTION_8BIT>>4;
 356:	8e b1       	in	r24, 0x0e	; 14
 358:	80 62       	ori	r24, 0x20	; 32
 35a:	8e b9       	out	0x0e, r24	; 14
    lcd_e_toggle();
 35c:	db de       	rcall	.-586    	; 0x114 <toggle_e>
 35e:	81 ee       	ldi	r24, 0xE1	; 225
 360:	94 e0       	ldi	r25, 0x04	; 4
 362:	01 97       	sbiw	r24, 0x01	; 1
 364:	f1 f7       	brne	.-4      	; 0x362 <lcd_init+0x50>
 366:	00 c0       	rjmp	.+0      	; 0x368 <lcd_init+0x56>
    delay(LCD_DELAY_INIT);               /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
 368:	00 00       	nop
 36a:	d4 de       	rcall	.-600    	; 0x114 <toggle_e>
 36c:	95 e1       	ldi	r25, 0x15	; 21
 36e:	9a 95       	dec	r25
 370:	f1 f7       	brne	.-4      	; 0x36e <lcd_init+0x5c>
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
 372:	00 00       	nop
 374:	cf de       	rcall	.-610    	; 0x114 <toggle_e>
 376:	85 e1       	ldi	r24, 0x15	; 21
 378:	8a 95       	dec	r24
 37a:	f1 f7       	brne	.-4      	; 0x378 <lcd_init+0x66>
 37c:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
 37e:	8e b1       	in	r24, 0x0e	; 14
 380:	8f 7d       	andi	r24, 0xDF	; 223
    lcd_e_toggle();
 382:	8e b9       	out	0x0e, r24	; 14
 384:	c7 de       	rcall	.-626    	; 0x114 <toggle_e>
 386:	95 e1       	ldi	r25, 0x15	; 21
 388:	9a 95       	dec	r25
 38a:	f1 f7       	brne	.-4      	; 0x388 <lcd_init+0x76>
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
 38c:	00 00       	nop
 38e:	88 e2       	ldi	r24, 0x28	; 40
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
 390:	8d df       	rcall	.-230    	; 0x2ac <lcd_command>
 392:	88 e0       	ldi	r24, 0x08	; 8
    lcd_clrscr();                           /* display clear                */ 
 394:	8b df       	rcall	.-234    	; 0x2ac <lcd_command>
 396:	9a df       	rcall	.-204    	; 0x2cc <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
 398:	86 e0       	ldi	r24, 0x06	; 6
 39a:	88 df       	rcall	.-240    	; 0x2ac <lcd_command>
 39c:	8c 2f       	mov	r24, r28
    lcd_command(dispAttr);                  /* display/cursor control       */
 39e:	86 df       	rcall	.-244    	; 0x2ac <lcd_command>
 3a0:	cf 91       	pop	r28
 3a2:	08 95       	ret

000003a4 <sendCommand>:

void sendCommand(uint8_t command)
{
	/* send byte to slave */
	
	PORTB &= ~(1 << PB0); // SS LOW
 3a4:	95 b1       	in	r25, 0x05	; 5
 3a6:	9e 7f       	andi	r25, 0xFE	; 254
 3a8:	95 b9       	out	0x05, r25	; 5
	
	
	SPDR = command; // send byte using SPI data register
 3aa:	8e bd       	out	0x2e, r24	; 46
	
	while(!(SPSR & (1 << SPIF)))
 3ac:	0d b4       	in	r0, 0x2d	; 45
 3ae:	07 fe       	sbrs	r0, 7
 3b0:	fd cf       	rjmp	.-6      	; 0x3ac <sendCommand+0x8>
		/* wait until the transmission is complete */
		;
	}
	
	
	PORTB |= (1 << PB0); // SS HIGH
 3b2:	85 b1       	in	r24, 0x05	; 5
 3b4:	81 60       	ori	r24, 0x01	; 1
 3b6:	85 b9       	out	0x05, r24	; 5
 3b8:	08 95       	ret

000003ba <lcd_clearRow>:
}

void lcd_clearRow(uint8_t row)
{
 3ba:	cf 93       	push	r28
 3bc:	df 93       	push	r29
	lcd_gotoxy(0,row);
 3be:	68 2f       	mov	r22, r24
 3c0:	80 e0       	ldi	r24, 0x00	; 0
 3c2:	7c df       	rcall	.-264    	; 0x2bc <lcd_gotoxy>
	for (int i = 0; i< CHARCOUNT; i++)
 3c4:	c0 e0       	ldi	r28, 0x00	; 0
 3c6:	d0 e0       	ldi	r29, 0x00	; 0
 3c8:	04 c0       	rjmp	.+8      	; 0x3d2 <lcd_clearRow+0x18>
	{
		lcd_puts(" ");
 3ca:	80 e0       	ldi	r24, 0x00	; 0
 3cc:	92 e0       	ldi	r25, 0x02	; 2
 3ce:	93 df       	rcall	.-218    	; 0x2f6 <lcd_puts>
}

void lcd_clearRow(uint8_t row)
{
	lcd_gotoxy(0,row);
	for (int i = 0; i< CHARCOUNT; i++)
 3d0:	21 96       	adiw	r28, 0x01	; 1
 3d2:	c0 31       	cpi	r28, 0x10	; 16
 3d4:	d1 05       	cpc	r29, r1
 3d6:	cc f3       	brlt	.-14     	; 0x3ca <lcd_clearRow+0x10>
	{
		lcd_puts(" ");
	}
}
 3d8:	df 91       	pop	r29
 3da:	cf 91       	pop	r28
 3dc:	08 95       	ret

000003de <main>:

int
main(void)
{
	/* set SS, MOSI and SCK as output, pins 53 (PB0), 51 (PB2) and 52 (PB1) */
	DDRB |= (1 << PB0) | (1 << PB1) | (1 << PB2); // SS as output
 3de:	84 b1       	in	r24, 0x04	; 4
 3e0:	87 60       	ori	r24, 0x07	; 7
 3e2:	84 b9       	out	0x04, r24	; 4
	/* set SPI enable and master/slave select, making MEGA the master */
	SPCR |= (1 << 6) | (1 << 4);
 3e4:	8c b5       	in	r24, 0x2c	; 44
 3e6:	80 65       	ori	r24, 0x50	; 80
 3e8:	8c bd       	out	0x2c, r24	; 44
	/* set SPI clock rate to 1 MHz */
	SPCR |= (1 << 0);
 3ea:	8c b5       	in	r24, 0x2c	; 44
 3ec:	81 60       	ori	r24, 0x01	; 1
 3ee:	8c bd       	out	0x2c, r24	; 44
	
	/* Set PIR as input */
	DDRH &= ~(1 << PH4);
 3f0:	e1 e0       	ldi	r30, 0x01	; 1
 3f2:	f1 e0       	ldi	r31, 0x01	; 1
 3f4:	80 81       	ld	r24, Z
 3f6:	8f 7e       	andi	r24, 0xEF	; 239
 3f8:	80 83       	st	Z, r24
	
	/* Initialize lcd */
	lcd_init(LCD_DISP_ON);
 3fa:	8c e0       	ldi	r24, 0x0C	; 12
 3fc:	8a df       	rcall	.-236    	; 0x312 <lcd_init>
	
	lcd_puts("Alarm system");
 3fe:	82 e0       	ldi	r24, 0x02	; 2
 400:	92 e0       	ldi	r25, 0x02	; 2
 402:	79 df       	rcall	.-270    	; 0x2f6 <lcd_puts>
	/* send message to slave */
	while (1)
	{
		
		/* Check PIR value */
		if ((PINH & (1 << PH4)) == (1 << PH4))
 404:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x7c0100>
 408:	84 ff       	sbrs	r24, 4
		{
			//motion detected
			sendCommand(20);
 40a:	14 c0       	rjmp	.+40     	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
 40c:	84 e1       	ldi	r24, 0x14	; 20
			lcd_clearRow(1);
 40e:	ca df       	rcall	.-108    	; 0x3a4 <sendCommand>
 410:	81 e0       	ldi	r24, 0x01	; 1
			lcd_gotoxy(0,1);
 412:	d3 df       	rcall	.-90     	; 0x3ba <lcd_clearRow>
 414:	61 e0       	ldi	r22, 0x01	; 1
 416:	80 e0       	ldi	r24, 0x00	; 0
			lcd_puts("Motion detected");
 418:	51 df       	rcall	.-350    	; 0x2bc <lcd_gotoxy>
 41a:	8f e0       	ldi	r24, 0x0F	; 15
 41c:	92 e0       	ldi	r25, 0x02	; 2
 41e:	6b df       	rcall	.-298    	; 0x2f6 <lcd_puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 420:	2f ef       	ldi	r18, 0xFF	; 255
 422:	81 ee       	ldi	r24, 0xE1	; 225
 424:	94 e0       	ldi	r25, 0x04	; 4
 426:	21 50       	subi	r18, 0x01	; 1
 428:	80 40       	sbci	r24, 0x00	; 0
 42a:	90 40       	sbci	r25, 0x00	; 0
 42c:	e1 f7       	brne	.-8      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
 42e:	00 c0       	rjmp	.+0      	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
			_delay_ms(100);
		} else {
			//no motion
			sendCommand(19);
 430:	00 00       	nop
 432:	e8 cf       	rjmp	.-48     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
			lcd_clearRow(1);
 434:	83 e1       	ldi	r24, 0x13	; 19
 436:	b6 df       	rcall	.-148    	; 0x3a4 <sendCommand>
			lcd_gotoxy(0,1);
 438:	81 e0       	ldi	r24, 0x01	; 1
 43a:	bf df       	rcall	.-130    	; 0x3ba <lcd_clearRow>
 43c:	61 e0       	ldi	r22, 0x01	; 1
 43e:	80 e0       	ldi	r24, 0x00	; 0
			lcd_puts("No motion");
 440:	3d df       	rcall	.-390    	; 0x2bc <lcd_gotoxy>
 442:	8f e1       	ldi	r24, 0x1F	; 31
 444:	92 e0       	ldi	r25, 0x02	; 2
 446:	57 df       	rcall	.-338    	; 0x2f6 <lcd_puts>
 448:	2f ef       	ldi	r18, 0xFF	; 255
 44a:	81 ee       	ldi	r24, 0xE1	; 225
 44c:	94 e0       	ldi	r25, 0x04	; 4
 44e:	21 50       	subi	r18, 0x01	; 1
 450:	80 40       	sbci	r24, 0x00	; 0
 452:	90 40       	sbci	r25, 0x00	; 0
 454:	e1 f7       	brne	.-8      	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
 456:	00 c0       	rjmp	.+0      	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
 458:	00 00       	nop
 45a:	d4 cf       	rjmp	.-88     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>

0000045c <_exit>:
 45c:	f8 94       	cli

0000045e <__stop_program>:
 45e:	ff cf       	rjmp	.-2      	; 0x45e <__stop_program>
