Allegro Design Entry HDL 16.3-S021 (v16-3-85AK) 12/6/2010
Copyright 2009 Cadence Design Systems, Inc

WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
INFO(SPCOCN-1737): Reading .\cds.lib file.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
INFO(SPCOCN-1446): New schematic BUTTONS.SCH.1.1 started as drawing #1.
INFO(SPCOCN-195): The following file will be used to identify the list of modules to be excluded: 'C:\Cadence\SPB_16.3\share\cdssetup\xmodules.dat'.
INFO(SPCOCN-1507): Adding version 1 of part J_3_ST from library j_connector2fjumper
INFO(SPCOCN-1070): Checking drawing...
INFO(SPCOCN-1028): writing <buttons_lib>BUTTONS.SCH.1.1:
INFO(SPCOCN-1043): Logical page 1 is already mapped to Schematic page 1. 
Mapping page 1 to Logical page 1.
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-S021 (v16-3-85AK) 12/6/2010 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   BUTTONS(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view buttons_lib.buttons:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
