*****************************************************************

  Operator   [GTP_PLL_E2]

  Author      []

  Abstract    []

  Copyright 2014 (c). SHENZHEN PANGO MICROSYSTEMS CO.,LTD.
  All Right Reserved.

  Revision History:
     06/18/14 - Initial version.

********************************************************************************/
implementation impl of GTP_PLL_E2
{
    wire ntpllinmuxd_c;
    operator gopPLLINMUXD goppllinmuxd
      //parameter map
      //(
      //    CP_CLKIN_STASEL  => CLKIN_SSEL,
      //    CP_DYNSEL_ENABLE => DYNAMIC_CLKIN_EN
      //)
        port map
        (
            CLK_IN[0]     => CLKIN1,
            CLK_IN[1]     => CLKIN2,
            DYNSEL_CLKIN  => CLKIN_SEL,
            CLK_OUT       => ntpllinmuxd_c
        );
    
    operator gopPLL goppll
        parameter map
        (
            CLKIN_FREQ          => CLKIN_FREQ,
            PFDEN_EN            => PFDEN_EN,
            PFDEN_APB_EN        => PFDEN_APB_EN,
            LOCK_MODE           => LOCK_MODE,
            STATIC_RATIOI       => STATIC_RATIOI,
            STATIC_RATIO0       => STATIC_RATIO0,
            STATIC_RATIO1       => STATIC_RATIO1,
            STATIC_RATIO2       => STATIC_RATIO2,
            STATIC_RATIO3       => STATIC_RATIO3,
            STATIC_RATIOF       => STATIC_RATIOF,
            FRACN_EN            => FRACN_EN,
            FRACN_DIV           => FRACN_DIV,
            PHASE_APB_EN        => PHASE_APB_EN,
            STATIC_PHASE0       => STATIC_PHASE0,
            STATIC_PHASE1       => STATIC_PHASE1,
            STATIC_PHASE2       => STATIC_PHASE2,
            STATIC_PHASE3       => STATIC_PHASE3,
            STATIC_CPHASE0      => STATIC_CPHASE0,
            STATIC_CPHASE1      => STATIC_CPHASE1,
            STATIC_CPHASE2      => STATIC_CPHASE2,
            STATIC_CPHASE3      => STATIC_CPHASE3,
            VCOCLK_BYPASS0      => VCOCLK_BYPASS0,
            VCOCLK_BYPASS1      => VCOCLK_BYPASS1,
            VCOCLK_BYPASS2      => VCOCLK_BYPASS2,
            VCOCLK_BYPASS3      => VCOCLK_BYPASS3,
            ODIV0_CLKIN_SEL     => ODIV0_CLKIN_SEL,
            ODIV1_CLKIN_SEL     => ODIV1_CLKIN_SEL,
            ODIV2_CLKIN_SEL     => ODIV2_CLKIN_SEL,
            ODIV3_CLKIN_SEL     => ODIV3_CLKIN_SEL,
            CLKOUT0_SEL         => CLKOUT0_SEL,
            CLKOUT1_SEL         => CLKOUT1_SEL,
            CLKOUT2_SEL         => CLKOUT2_SEL,
            CLKOUT3_SEL         => CLKOUT3_SEL,
            CLKOUT0_SYN_EN      => CLKOUT0_SYN_EN,
            CLKOUT1_SYN_EN      => CLKOUT1_SYN_EN,
            CLKOUT2_SYN_EN      => CLKOUT2_SYN_EN,
            CLKOUT3_SYN_EN      => CLKOUT3_SYN_EN, 
            INTERNAL_FB         => INTERNAL_FB, 
            EXTERNAL_FB         => EXTERNAL_FB,  
            BANDWIDTH           => BANDWIDTH,                   
            STDBY_EN            => STDBY_EN,
            RST_INNER_EN        => RST_INNER_EN,
            RSTODIV_EN          => RSTODIV_EN,
            RSTODIV2_EN         => RSTODIV2_EN,
            RSTODIV3_EN         => RSTODIV3_EN
        )                    
        port map
        (
             CLKFB          => CLKFB       ,
             CLKOUT         => CLKOUT      ,
             CLKOUT0        => CLKOUT0     ,
             CLKOUT1        => CLKOUT1     ,
             CLKOUT2        => CLKOUT2     ,
             CLKOUT3        => CLKOUT3     ,
             PHASE_SOURCE   => PHASE_SOURCE,
             LOCK           => LOCK        ,
             PFDEN          => PFDEN       ,
             PHASE_SEL      => PHASE_SEL   ,
             PHASE_DIR      => PHASE_DIR   ,
             PHASE_STEP_N   => PHASE_STEP_N,
             LOAD_PHASE     => LOAD_PHASE  ,
             CPHASE_STEP_N  => CPHASE_STEP_N,
             CLKOUT0_SYN    => CLKOUT0_SYN ,
             CLKOUT1_SYN    => CLKOUT1_SYN ,
             CLKOUT2_SYN    => CLKOUT2_SYN ,
             CLKOUT3_SYN    => CLKOUT3_SYN ,
             STDBY          => STDBY       ,
             PLL_PWD        => PLL_PWD     ,
             RST            => RST         ,
             RSTODIV        => RSTODIV     ,
             RSTODIV2       => RSTODIV2    ,
             RSTODIV3       => RSTODIV3    ,
             APB_CLK        => APB_CLK     ,
             APB_RST_N      => APB_RST_N   ,
             APB_ADDR       => APB_ADDR    ,
             APB_SEL        => APB_SEL     ,
             APB_EN         => APB_EN      ,
             APB_WRITE      => APB_WRITE   ,
             APB_WDATA      => APB_WDATA,             
             CLKI           => ntpllinmuxd_c
        );
};
