# Component constraints for D:\h_da\Lecturs\Basic Embedded\Embedded_basics\14_DAC_ADC_UART_MATLAB_data_transfer.cydsn\TopDesign\TopDesign.cysch
# Project: D:\h_da\Lecturs\Basic Embedded\Embedded_basics\14_DAC_ADC_UART_MATLAB_data_transfer.cydsn\14_DAC_ADC_UART_MATLAB_data_transfer.cyprj
# Date: Wed, 10 Jun 2020 00:14:32 GMT
