Analysis & Synthesis report for cpu
Fri Jun 19 11:41:39 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RAM:MEM|altsyncram:Ram_rtl_0|altsyncram_41h1:auto_generated
 18. Source assignments for ROM:inst1|altsyncram:Mux7_rtl_0|altsyncram_tsu:auto_generated
 19. Parameter Settings for User Entity Instance: control:inst9
 20. Parameter Settings for User Entity Instance: ROM:inst1
 21. Parameter Settings for User Entity Instance: control:inst10
 22. Parameter Settings for User Entity Instance: control:inst2
 23. Parameter Settings for User Entity Instance: mux16_8:srcALU|LPM_MUX:LPM_MUX_component
 24. Parameter Settings for User Entity Instance: REG:REG1
 25. Parameter Settings for User Entity Instance: mux16_8:inst3|LPM_MUX:LPM_MUX_component
 26. Parameter Settings for User Entity Instance: EX:inst
 27. Parameter Settings for User Entity Instance: RAM:MEM
 28. Parameter Settings for Inferred Entity Instance: RAM:MEM|altsyncram:Ram_rtl_0
 29. Parameter Settings for Inferred Entity Instance: ROM:inst1|altsyncram:Mux7_rtl_0
 30. altsyncram Parameter Settings by Entity Instance
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 19 11:41:39 2020            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; cpu                                              ;
; Top-level Entity Name              ; cpu                                              ;
; Family                             ; Cyclone IV GX                                    ;
; Total logic elements               ; 254                                              ;
;     Total combinational functions  ; 143                                              ;
;     Dedicated logic registers      ; 185                                              ;
; Total registers                    ; 185                                              ;
; Total pins                         ; 141                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 3,072                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total GXB Receiver Channel PCS     ; 0                                                ;
; Total GXB Receiver Channel PMA     ; 0                                                ;
; Total GXB Transmitter Channel PCS  ; 0                                                ;
; Total GXB Transmitter Channel PMA  ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; cpu                ; cpu                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+---------+
; cpu.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/Quartus II 13.1/cpu/cpu.bdf                                   ;         ;
; PC.vhd                           ; yes             ; User VHDL File                     ; E:/Quartus II 13.1/cpu/PC.vhd                                    ;         ;
; EX.vhd                           ; yes             ; User VHDL File                     ; E:/Quartus II 13.1/cpu/EX.vhd                                    ;         ;
; RAM.vhd                          ; yes             ; User VHDL File                     ; E:/Quartus II 13.1/cpu/RAM.vhd                                   ;         ;
; reg.vhd                          ; yes             ; User VHDL File                     ; E:/Quartus II 13.1/cpu/reg.vhd                                   ;         ;
; control.vhd                      ; yes             ; User VHDL File                     ; E:/Quartus II 13.1/cpu/control.vhd                               ;         ;
; mux16_8.vhd                      ; yes             ; User Wizard-Generated File         ; E:/Quartus II 13.1/cpu/mux16_8.vhd                               ;         ;
; rg.vhd                           ; yes             ; User VHDL File                     ; E:/Quartus II 13.1/cpu/rg.vhd                                    ;         ;
; ROM.vhd                          ; yes             ; User VHDL File                     ; E:/Quartus II 13.1/cpu/ROM.vhd                                   ;         ;
; ImmGen.vhd                       ; yes             ; User VHDL File                     ; E:/Quartus II 13.1/cpu/ImmGen.vhd                                ;         ;
; ADD1.vhd                         ; yes             ; User VHDL File                     ; E:/Quartus II 13.1/cpu/ADD1.vhd                                  ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf           ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/muxlut.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mux_jbe.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/Quartus II 13.1/cpu/db/mux_jbe.tdf                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_41h1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/Quartus II 13.1/cpu/db/altsyncram_41h1.tdf                    ;         ;
; db/altsyncram_tsu.tdf            ; yes             ; Auto-Generated Megafunction        ; E:/Quartus II 13.1/cpu/db/altsyncram_tsu.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 141              ;
; Total memory bits        ; 3072             ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 197              ;
; Total fan-out            ; 1375             ;
; Average fan-out          ; 2.21             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------+--------------+
; |cpu                                      ; 143 (0)           ; 185 (0)      ; 3072        ; 0            ; 0       ; 0         ; 0         ; 141  ; 0            ; |cpu                                                                 ; work         ;
;    |EX:inst|                              ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|EX:inst                                                         ; work         ;
;    |PC:inst4|                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|PC:inst4                                                        ; work         ;
;    |RAM:MEM|                              ; 26 (26)           ; 73 (73)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|RAM:MEM                                                         ; work         ;
;       |altsyncram:Ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|RAM:MEM|altsyncram:Ram_rtl_0                                    ; work         ;
;          |altsyncram_41h1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|RAM:MEM|altsyncram:Ram_rtl_0|altsyncram_41h1:auto_generated     ; work         ;
;    |REG:REG1|                             ; 57 (57)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|REG:REG1                                                        ; work         ;
;    |ROM:inst1|                            ; 11 (11)           ; 11 (11)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|ROM:inst1                                                       ; work         ;
;       |altsyncram:Mux7_rtl_0|             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|ROM:inst1|altsyncram:Mux7_rtl_0                                 ; work         ;
;          |altsyncram_tsu:auto_generated|  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|ROM:inst1|altsyncram:Mux7_rtl_0|altsyncram_tsu:auto_generated   ; work         ;
;    |control:inst10|                       ; 2 (2)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|control:inst10                                                  ; work         ;
;    |control:inst2|                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|control:inst2                                                   ; work         ;
;    |control:inst9|                        ; 4 (4)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|control:inst9                                                   ; work         ;
;    |mux16_8:inst3|                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|mux16_8:inst3                                                   ; work         ;
;       |lpm_mux:LPM_MUX_component|         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|mux16_8:inst3|lpm_mux:LPM_MUX_component                         ; work         ;
;          |mux_jbe:auto_generated|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|mux16_8:inst3|lpm_mux:LPM_MUX_component|mux_jbe:auto_generated  ; work         ;
;    |mux16_8:srcALU|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|mux16_8:srcALU                                                  ; work         ;
;       |lpm_mux:LPM_MUX_component|         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|mux16_8:srcALU|lpm_mux:LPM_MUX_component                        ; work         ;
;          |mux_jbe:auto_generated|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|mux16_8:srcALU|lpm_mux:LPM_MUX_component|mux_jbe:auto_generated ; work         ;
;    |rg:inst11|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|rg:inst11                                                       ; work         ;
;    |rg:inst12|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|rg:inst12                                                       ; work         ;
;    |rg:inst13|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|rg:inst13                                                       ; work         ;
;    |rg:inst15|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|rg:inst15                                                       ; work         ;
;    |rg:inst16|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|rg:inst16                                                       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+--------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+--------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------+
; RAM:MEM|altsyncram:Ram_rtl_0|altsyncram_41h1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None             ;
; ROM:inst1|altsyncram:Mux7_rtl_0|altsyncram_tsu:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 4            ; --           ; --           ; 1024 ; cpu.cpu0.rtl.mif ;
+--------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                    ;
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File                    ;
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------+
; Altera ; LPM_MUX      ; 13.1    ; N/A          ; N/A          ; |cpu|mux16_8:inst3  ; E:/Quartus II 13.1/cpu/mux16_8.vhd ;
; Altera ; LPM_MUX      ; 13.1    ; N/A          ; N/A          ; |cpu|mux16_8:srcALU ; E:/Quartus II 13.1/cpu/mux16_8.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; ImmGen:2TO8|immOUT[0,1]                ; Stuck at GND due to stuck port data_in ;
; RAM:MEM|DataOut[0]~en                  ; Lost fanout                            ;
; RAM:MEM|DataOut[1]~en                  ; Lost fanout                            ;
; RAM:MEM|DataOut[2]~en                  ; Lost fanout                            ;
; RAM:MEM|DataOut[3]~en                  ; Lost fanout                            ;
; RAM:MEM|DataOut[4]~en                  ; Lost fanout                            ;
; RAM:MEM|DataOut[5]~en                  ; Lost fanout                            ;
; RAM:MEM|DataOut[6]~en                  ; Lost fanout                            ;
; RAM:MEM|DataOut[7]~en                  ; Lost fanout                            ;
; ROM:inst1|DataOut[4]~reg0              ; Stuck at GND due to stuck port data_in ;
; control:inst9|ALop[1]                  ; Stuck at GND due to stuck port data_in ;
; REG:REG1|DataOut1[0]~en                ; Merged with REG:REG1|DataOut1[1]~en    ;
; REG:REG1|DataOut1[1]~en                ; Merged with REG:REG1|DataOut1[2]~en    ;
; REG:REG1|DataOut1[2]~en                ; Merged with REG:REG1|DataOut1[3]~en    ;
; REG:REG1|DataOut1[3]~en                ; Merged with REG:REG1|DataOut1[4]~en    ;
; REG:REG1|DataOut1[4]~en                ; Merged with REG:REG1|DataOut1[5]~en    ;
; REG:REG1|DataOut1[5]~en                ; Merged with REG:REG1|DataOut1[6]~en    ;
; REG:REG1|DataOut1[6]~en                ; Merged with REG:REG1|DataOut1[7]~en    ;
; REG:REG1|DataOut1[7]~en                ; Merged with REG:REG1|DataOut2[0]~en    ;
; REG:REG1|DataOut2[0]~en                ; Merged with REG:REG1|DataOut2[1]~en    ;
; REG:REG1|DataOut2[1]~en                ; Merged with REG:REG1|DataOut2[2]~en    ;
; REG:REG1|DataOut2[2]~en                ; Merged with REG:REG1|DataOut2[3]~en    ;
; REG:REG1|DataOut2[3]~en                ; Merged with REG:REG1|DataOut2[4]~en    ;
; REG:REG1|DataOut2[4]~en                ; Merged with REG:REG1|DataOut2[5]~en    ;
; REG:REG1|DataOut2[5]~en                ; Merged with REG:REG1|DataOut2[6]~en    ;
; REG:REG1|DataOut2[6]~en                ; Merged with REG:REG1|DataOut2[7]~en    ;
; Total Number of Removed Registers = 27 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                    ;
+---------------------------+---------------------------+----------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------+---------------------------+----------------------------------------+
; ROM:inst1|DataOut[4]~reg0 ; Stuck at GND              ; control:inst9|ALop[1]                  ;
;                           ; due to stuck port data_in ;                                        ;
+---------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 185   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 86    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; REG:REG1|Ram[0][0]                     ; 3       ;
; REG:REG1|Ram[1][1]                     ; 3       ;
; REG:REG1|Ram[2][1]                     ; 3       ;
; REG:REG1|Ram[2][0]                     ; 3       ;
; REG:REG1|Ram[3][2]                     ; 3       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------+
; Registers Added for RAM Pass-Through Logic       ;
+------------------------------+-------------------+
; Register Name                ; RAM Name          ;
+------------------------------+-------------------+
; RAM:MEM|Ram_rtl_0_bypass[0]  ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[1]  ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[2]  ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[3]  ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[4]  ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[5]  ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[6]  ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[7]  ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[8]  ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[9]  ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[10] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[11] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[12] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[13] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[14] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[15] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[16] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[17] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[18] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[19] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[20] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[21] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[22] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[23] ; RAM:MEM|Ram_rtl_0 ;
; RAM:MEM|Ram_rtl_0_bypass[24] ; RAM:MEM|Ram_rtl_0 ;
+------------------------------+-------------------+


+---------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions            ;
+---------------------------+----------------------+------+
; Register Name             ; Megafunction         ; Type ;
+---------------------------+----------------------+------+
; RAM:MEM|Ram[5..255][0..7] ; RAM:MEM|Ram_rtl_0    ; RAM  ;
; ROM:inst1|DataOut[0]~reg0 ; ROM:inst1|Mux7_rtl_0 ; ROM  ;
; ROM:inst1|DataOut[6]~reg0 ; ROM:inst1|Mux7_rtl_0 ; ROM  ;
; ROM:inst1|DataOut[3]~reg0 ; ROM:inst1|Mux7_rtl_0 ; ROM  ;
; ROM:inst1|DataOut[1]~reg0 ; ROM:inst1|Mux7_rtl_0 ; ROM  ;
+---------------------------+----------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 16:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |cpu|control:inst9|ALUSrc      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |cpu|control:inst10|MemWrite   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |cpu|control:inst2|RegWrite    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cpu|REG:REG1|DataOut1[0]~reg0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cpu|REG:REG1|DataOut2[0]~reg0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|EX:inst|Mux0              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for RAM:MEM|altsyncram:Ram_rtl_0|altsyncram_41h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for ROM:inst1|altsyncram:Mux7_rtl_0|altsyncram_tsu:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:inst9 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; mode           ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; width          ; 8     ; Signed Integer                ;
; depth          ; 8     ; Signed Integer                ;
; mode           ; 0     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:inst10 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; mode           ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:inst2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; mode           ; 3     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux16_8:srcALU|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+----------------------------------------------+
; Parameter Name         ; Value         ; Type                                         ;
+------------------------+---------------+----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                               ;
; LPM_WIDTH              ; 8             ; Signed Integer                               ;
; LPM_SIZE               ; 2             ; Signed Integer                               ;
; LPM_WIDTHS             ; 1             ; Signed Integer                               ;
; LPM_PIPELINE           ; 0             ; Signed Integer                               ;
; CBXI_PARAMETER         ; mux_jbe       ; Untyped                                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                      ;
+------------------------+---------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG:REG1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; width          ; 8     ; Signed Integer               ;
; depth          ; 2     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux16_8:inst3|LPM_MUX:LPM_MUX_component ;
+------------------------+---------------+---------------------------------------------+
; Parameter Name         ; Value         ; Type                                        ;
+------------------------+---------------+---------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                              ;
; LPM_WIDTH              ; 8             ; Signed Integer                              ;
; LPM_SIZE               ; 2             ; Signed Integer                              ;
; LPM_WIDTHS             ; 1             ; Signed Integer                              ;
; LPM_PIPELINE           ; 0             ; Signed Integer                              ;
; CBXI_PARAMETER         ; mux_jbe       ; Untyped                                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                     ;
+------------------------+---------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX:inst ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; width          ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:MEM ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; width          ; 8     ; Signed Integer              ;
; depth          ; 8     ; Signed Integer              ;
; mode           ; 0     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:MEM|altsyncram:Ram_rtl_0 ;
+------------------------------------+----------------------+-------------------+
; Parameter Name                     ; Value                ; Type              ;
+------------------------------------+----------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped           ;
; WIDTH_A                            ; 8                    ; Untyped           ;
; WIDTHAD_A                          ; 8                    ; Untyped           ;
; NUMWORDS_A                         ; 256                  ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped           ;
; WIDTH_B                            ; 8                    ; Untyped           ;
; WIDTHAD_B                          ; 8                    ; Untyped           ;
; NUMWORDS_B                         ; 256                  ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped           ;
; BYTE_SIZE                          ; 8                    ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped           ;
; INIT_FILE                          ; UNUSED               ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped           ;
; ENABLE_ECC                         ; FALSE                ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_41h1      ; Untyped           ;
+------------------------------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ROM:inst1|altsyncram:Mux7_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; ROM                  ; Untyped              ;
; WIDTH_A                            ; 4                    ; Untyped              ;
; WIDTHAD_A                          ; 8                    ; Untyped              ;
; NUMWORDS_A                         ; 256                  ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; cpu.cpu0.rtl.mif     ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_tsu       ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 2                               ;
; Entity Instance                           ; RAM:MEM|altsyncram:Ram_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                       ;
;     -- WIDTH_A                            ; 8                               ;
;     -- NUMWORDS_A                         ; 256                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 8                               ;
;     -- NUMWORDS_B                         ; 256                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ;
; Entity Instance                           ; ROM:inst1|altsyncram:Mux7_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                             ;
;     -- WIDTH_A                            ; 4                               ;
;     -- NUMWORDS_A                         ; 256                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jun 19 11:41:29 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 44 design units, including 22 entities, in source file add.vhd
    Info (12022): Found design unit 1: add_altbarrel_shift_t8e-RTL
    Info (12022): Found design unit 2: add_altbarrel_shift_3cg-RTL
    Info (12022): Found design unit 3: add_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: add_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 5: add_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 6: add_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 7: add_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 8: add_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 9: add_altpriority_encoder_uv8-RTL
    Info (12022): Found design unit 10: add_altpriority_encoder_ue9-RTL
    Info (12022): Found design unit 11: add_altpriority_encoder_ou8-RTL
    Info (12022): Found design unit 12: add_altpriority_encoder_nh8-RTL
    Info (12022): Found design unit 13: add_altpriority_encoder_qh8-RTL
    Info (12022): Found design unit 14: add_altpriority_encoder_vh8-RTL
    Info (12022): Found design unit 15: add_altpriority_encoder_ii9-RTL
    Info (12022): Found design unit 16: add_altpriority_encoder_n28-RTL
    Info (12022): Found design unit 17: add_altpriority_encoder_q28-RTL
    Info (12022): Found design unit 18: add_altpriority_encoder_v28-RTL
    Info (12022): Found design unit 19: add_altpriority_encoder_i39-RTL
    Info (12022): Found design unit 20: add_altpriority_encoder_cna-RTL
    Info (12022): Found design unit 21: add_altfp_add_sub_daj-RTL
    Info (12022): Found design unit 22: add-RTL
    Info (12023): Found entity 1: add_altbarrel_shift_t8e
    Info (12023): Found entity 2: add_altbarrel_shift_3cg
    Info (12023): Found entity 3: add_altpriority_encoder_3e8
    Info (12023): Found entity 4: add_altpriority_encoder_6e8
    Info (12023): Found entity 5: add_altpriority_encoder_be8
    Info (12023): Found entity 6: add_altpriority_encoder_3v7
    Info (12023): Found entity 7: add_altpriority_encoder_6v7
    Info (12023): Found entity 8: add_altpriority_encoder_bv7
    Info (12023): Found entity 9: add_altpriority_encoder_uv8
    Info (12023): Found entity 10: add_altpriority_encoder_ue9
    Info (12023): Found entity 11: add_altpriority_encoder_ou8
    Info (12023): Found entity 12: add_altpriority_encoder_nh8
    Info (12023): Found entity 13: add_altpriority_encoder_qh8
    Info (12023): Found entity 14: add_altpriority_encoder_vh8
    Info (12023): Found entity 15: add_altpriority_encoder_ii9
    Info (12023): Found entity 16: add_altpriority_encoder_n28
    Info (12023): Found entity 17: add_altpriority_encoder_q28
    Info (12023): Found entity 18: add_altpriority_encoder_v28
    Info (12023): Found entity 19: add_altpriority_encoder_i39
    Info (12023): Found entity 20: add_altpriority_encoder_cna
    Info (12023): Found entity 21: add_altfp_add_sub_daj
    Info (12023): Found entity 22: add
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: cpu
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-behav
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file if.vhd
    Info (12022): Found design unit 1: IM-behav
    Info (12023): Found entity 1: IM
Info (12021): Found 2 design units, including 1 entities, in source file ex.vhd
    Info (12022): Found design unit 1: EX-behav
    Info (12023): Found entity 1: EX
Info (12021): Found 2 design units, including 1 entities, in source file id.vhd
    Info (12022): Found design unit 1: ID-behav
    Info (12023): Found entity 1: ID
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-behav
    Info (12023): Found entity 1: RAM
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: REG-behav
    Info (12023): Found entity 1: REG
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-behav
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file mux16_8.vhd
    Info (12022): Found design unit 1: mux16_8-SYN
    Info (12023): Found entity 1: mux16_8
Info (12021): Found 2 design units, including 1 entities, in source file rg.vhd
    Info (12022): Found design unit 1: rg-behav
    Info (12023): Found entity 1: rg
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-behav
    Info (12023): Found entity 1: ROM
Info (12021): Found 2 design units, including 1 entities, in source file immgen.vhd
    Info (12022): Found design unit 1: ImmGen-behav
    Info (12023): Found entity 1: ImmGen
Info (12021): Found 2 design units, including 1 entities, in source file add1.vhd
    Info (12022): Found design unit 1: ADD1-behav
    Info (12023): Found entity 1: ADD1
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Warning (275011): Block or symbol "control" of instance "inst9" overlaps another block or symbol
Warning (275011): Block or symbol "rg" of instance "inst11" overlaps another block or symbol
Info (12128): Elaborating entity "control" for hierarchy "control:inst9"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst1"
Warning (10873): Using initial value X (don't care) for net "Ram[255..9]" at ROM.vhd(30)
Warning (10873): Using initial value X (don't care) for net "Ram[7]" at ROM.vhd(30)
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst4"
Info (12128): Elaborating entity "ADD1" for hierarchy "ADD1:inst14"
Info (12128): Elaborating entity "control" for hierarchy "control:inst10"
Info (12128): Elaborating entity "control" for hierarchy "control:inst2"
Info (12128): Elaborating entity "mux16_8" for hierarchy "mux16_8:srcALU"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "mux16_8:srcALU|LPM_MUX:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "mux16_8:srcALU|LPM_MUX:LPM_MUX_component"
Info (12133): Instantiated megafunction "mux16_8:srcALU|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jbe.tdf
    Info (12023): Found entity 1: mux_jbe
Info (12128): Elaborating entity "mux_jbe" for hierarchy "mux16_8:srcALU|LPM_MUX:LPM_MUX_component|mux_jbe:auto_generated"
Info (12128): Elaborating entity "REG" for hierarchy "REG:REG1"
Warning (10492): VHDL Process Statement warning at reg.vhd(51): signal "Ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at reg.vhd(52): signal "Ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at reg.vhd(53): signal "Ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at reg.vhd(54): signal "Ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "rg" for hierarchy "rg:inst16"
Info (12128): Elaborating entity "EX" for hierarchy "EX:inst"
Warning (10541): VHDL Signal Declaration warning at EX.vhd(13): used implicit default value for signal "zero" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:MEM"
Warning (10492): VHDL Process Statement warning at RAM.vhd(64): signal "Ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAM.vhd(65): signal "Ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAM.vhd(66): signal "Ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAM.vhd(67): signal "Ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAM.vhd(68): signal "Ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ImmGen" for hierarchy "ImmGen:2TO8"
Warning (10543): VHDL Variable Declaration warning at ImmGen.vhd(14): used default initial value for variable "p" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations.
Warning (10543): VHDL Variable Declaration warning at ImmGen.vhd(15): used default initial value for variable "n" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "immOUT[7..2]" at ImmGen.vhd(6)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "RAM:MEM|DataOut[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:MEM|DataOut[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:MEM|DataOut[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:MEM|DataOut[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:MEM|DataOut[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:MEM|DataOut[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:MEM|DataOut[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "RAM:MEM|DataOut[7]" feeding internal logic into a wire
Warning (276020): Inferred RAM node "RAM:MEM|Ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:MEM|Ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ROM:inst1|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to cpu.cpu0.rtl.mif
Info (12130): Elaborated megafunction instantiation "RAM:MEM|altsyncram:Ram_rtl_0"
Info (12133): Instantiated megafunction "RAM:MEM|altsyncram:Ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_41h1.tdf
    Info (12023): Found entity 1: altsyncram_41h1
Info (12130): Elaborated megafunction instantiation "ROM:inst1|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "ROM:inst1|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "cpu.cpu0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tsu.tdf
    Info (12023): Found entity 1: altsyncram_tsu
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "ROM:inst1|DataOut[4]" to the node "control:inst9|outinstruction[0]" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "ROM:inst1|DataOut[7]" to the node "control:inst9|outinstruction[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ROM:inst1|DataOut[6]" to the node "control:inst9|outinstruction[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ROM:inst1|DataOut[5]" to the node "control:inst9|outinstruction[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ROM:inst1|DataOut[3]" to the node "REG:REG1|Mux0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ROM:inst1|DataOut[2]" to the node "REG:REG1|Mux0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ROM:inst1|DataOut[1]" to the node "rg:inst13|DATAOUT[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ROM:inst1|DataOut[0]" to the node "rg:inst13|DATAOUT[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut2[7]" to the node "mux16_8:srcALU|lpm_mux:LPM_MUX_component|mux_jbe:auto_generated|result_node[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut2[6]" to the node "mux16_8:srcALU|lpm_mux:LPM_MUX_component|mux_jbe:auto_generated|result_node[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut2[5]" to the node "mux16_8:srcALU|lpm_mux:LPM_MUX_component|mux_jbe:auto_generated|result_node[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut2[4]" to the node "mux16_8:srcALU|lpm_mux:LPM_MUX_component|mux_jbe:auto_generated|result_node[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut2[3]" to the node "mux16_8:srcALU|lpm_mux:LPM_MUX_component|mux_jbe:auto_generated|result_node[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut2[2]" to the node "mux16_8:srcALU|lpm_mux:LPM_MUX_component|mux_jbe:auto_generated|result_node[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut2[1]" to the node "mux16_8:srcALU|lpm_mux:LPM_MUX_component|mux_jbe:auto_generated|result_node[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut2[0]" to the node "mux16_8:srcALU|lpm_mux:LPM_MUX_component|mux_jbe:auto_generated|result_node[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut1[7]" to the node "EX:inst|Add0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut1[6]" to the node "EX:inst|Add0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut1[5]" to the node "EX:inst|Add0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut1[4]" to the node "EX:inst|Add0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut1[3]" to the node "EX:inst|Add0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut1[2]" to the node "EX:inst|Add0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut1[1]" to the node "EX:inst|Add0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "REG:REG1|DataOut1[0]" to the node "EX:inst|Add0" into an OR gate
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 429 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 140 output pins
    Info (21061): Implemented 276 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4725 megabytes
    Info: Processing ended: Fri Jun 19 11:41:39 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:03


