                                                                               Si8450/51/52/55
L O W P O W E R F I V E - C H A N N E L D I G I TA L I S O L A T O R
Features
   High-speed operation                    Up to 2500 VRMS isolation
    DC    to 150 Mbps                60-year life at rated working
 No start-up initialization required   voltage
 Wide Operating Supply Voltage:  Precise timing (typical)
  2.70–5.5 V                            <10 ns worst case
 Ultra-low-power (typical)             1.5 ns pulse width distortion
  5 V Operation:
    <
    <
                  N
          1.6 mA per channel at 1 Mbps
                    ot
          6 mA per channel at 100 Mbps
    2.70 V Operation:
                                        0.5 ns channel-channel skew
                                         
                                             2
                                             6
                                                   ns propagation delay skew
                                                   ns minimum pulse width
                                             Transient Immunity 25 kV/µs            Ordering Information:
    < 1.4 mA per channel at 1 Mbps  Wide temperature range                           See page 28.

                fo R
    < 4 mA per channel at 100 Mbps
    High electromagnetic immunity
                                       –40 to 125 °C at 150 Mbps
                                            RoHS-compliant packages
                  r N ec                     SOIC-16    narrow body
                       e w om
Applications
 Industrial automation systems           Isolated ADC, DAC
 Hybrid electric vehicles                Motor control
                          D e m
 Isolated switch mode supplies           Power inverters
                                          Communications systems
Safety Regulatory Approvals
   UL 1577 recognized     e s nd           VDE certification conformity

    Up
    CSA component notice 5A
                              ig e
           to 2500 VRMS for 1 minute         IEC60747-5-2
                                               (VDE0884 Part 2)
    approval
    IEC  60950-1, 61010-1
      (reinforced insulation)   ns d
Description
Silicon Lab's family of ultra-low-power digital isolators are CMOS
devices offering substantial data rate, propagation delay, power, size,
reliability, and external BOM advantages when compared to legacy
isolation technologies. The operating parameters of these products
remain stable across wide temperature ranges throughout their
service life. For ease of design, only VDD bypass capacitors are
required.
Data rates up to 150 Mbps are supported, and all devices achieve
worst-case propagation delays of less than 10 ns. All products are
safety certified by UL, CSA, and VDE and support withstand voltages
of up to 2.5 kVrms. These devices are available in a 16-pin narrow-
body SOIC package.
Rev. 1.6 4/18                            Copyright © 2018 by Silicon Laboratories                  Si8450/51/52/55


                                                                                             Si8450/51/52/55
TABLE O F C ONTENTS
Section                                                                                                                       Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3
2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
     2.1. Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
     2.2. Eye Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
     2.3. Device Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
     2.4. Layout Recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
                  N
     2.5. Typical Performance Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
3. Errata and Design Migration Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
                    ot
     3.1. Enable Pin Causes Outputs to Go Low (Revision A Only) . . . . . . . . . . . . . . . . . . . . 25
     3.2. Power Supply Bypass Capacitors (Revision A and Revision B) . . . . . . . . . . . . . . . . 25
                fo R
     3.3. Latch Up Immunity (Revision A Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4. Pin Descriptions (Si8450/51/52) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
                  r N ec
5. Pin Descriptions (Si8455) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27
6. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
                       e w om
7. Package Outline: 16-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
8. Land Pattern: 16-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
9. Top Marking: 16-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
     9.1. 16-Pin Narrow Body SOIC Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
                          D e m
     9.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
                           e s nd
                              ig e
                                ns d
                                                               Rev. 1.6                                                               2


                                                                                 Si8450/51/52/55
1. Electrical Specifications
Table 1. Recommended Operating Conditions
                Parameter                 Symbol        Test Condition          Min        Typ         Max      Unit
Ambient Operating Temperature*               TA      150 Mbps, 15 pF, 5 V       –40         25         125       °C
Supply Voltage                              VDD1                               2.70         —          5.5        V
                                            VDD2                               2.70         —          5.5        V
*Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels,
      and supply voltage.
               N
Table 2. Absolute Maximum Ratings1
                 ot    Parameter                               Symbol          Min         Typ        Max       Unit
                      2
Storage Temperature                                               TSTG         –65          —          150       °C
             fo R
Ambient Temperature Under Bias                                     TA          –40          —          125       °C
               r N ec
Supply Voltage (Revision A)
Supply Voltage (Revision B)3
                              3
                                                             VDD1, VDD2
                                                             VDD1, VDD2
                                                                               –0.5
                                                                               –0.5
                                                                                            —
                                                                                            —
                                                                                                      5.75
                                                                                                       6.0
                                                                                                                 V
                                                                                                                 V
Input Voltage
Output Voltage
                    e w om                                         VI
                                                                  VO
                                                                               –0.5
                                                                               –0.5
                                                                                            —
                                                                                            —
                                                                                                   VDD + 0.5
                                                                                                   VDD + 0.5
                                                                                                                 V
                                                                                                                 V
                       D e m
Output Current Drive Channel
Lead Solder Temperature (10 s)
Maximum Isolation Voltage (1 s)
                                                                   IO           —
                                                                                —
                                                                                —
                                                                                            —
                                                                                            —
                                                                                            —
                                                                                                       10
                                                                                                       260
                                                                                                      3600
                                                                                                                mA
                                                                                                                 °C
                                                                                                               VRMS
Notes:
                        e s nd
   1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be
                           ig e
       restricted to conditions as specified in the operational sections of this data sheet.
   2. VDE certifies storage temperature from –40 to 150 °C.
                             ns d
   3. See "6. Ordering Guide" on page 28 for more information.
                                                       Rev. 1.6                                                        3


Si8450/51/52/55
Table 3. Electrical Characteristics
(VDD1 = 5 V±10%, VDD2 = 5 V±10%, TA = –40 to 125 °C)
           Parameter                  Symbol        Test Condition               Min              Typ          Max       Unit
High Level Input Voltage                VIH                                       2.0              —            —          V
Low Level Input Voltage                  VIL                                      —                —           0.8         V
High Level Output Voltage               VOH           loh = –4 mA         VDD1,VDD2 – 0.4          4.8          —          V
Low Level Output Voltage                VOL            lol = 4 mA                 —                0.2         0.4         V
Input Leakage Current                    IL                                       —                —           ±10        µA
Output Impedance     1
                                         ZO                                       —                85           —          
                N
Enable Input High Current
Enable Input Low Current
                  ot
                                        IENH
                                        IENL
                                                      VENx = VIH
                                                       VENx = VIL
                                                                                  —
                                                                                  —
                                    DC Supply Current (All inputs 0 V or at Supply)
                                                                                                   2.0
                                                                                                   2.0
                                                                                                                —
                                                                                                                —
                                                                                                                          µA
                                                                                                                          µA
Si8450Ax, Bx, Si8455Bx
VDD1
VDD2
              fo R                                  All inputs 0 DC
                                                    All inputs 0 DC
                                                                                  —
                                                                                  —
                                                                                                   1.6
                                                                                                   2.9
                                                                                                                2.4
                                                                                                                4.4       mA
VDD1
VDD2
                r N ec                              All inputs 1 DC
                                                    All inputs 1 DC
                                                                                  —
                                                                                  —
                                                                                                   7.0
                                                                                                   3.1
                                                                                                               10.5
                                                                                                                4.7
                     e w om
Si8451Ax, Bx
VDD1                                                All inputs 0 DC               —                2.0         3.0
VDD2                                                All inputs 0 DC               —                3.0         4.5        mA
VDD1                                                All inputs 1 DC               —                6.0         9.0
VDD2
Si8452Ax, Bx
VDD1
                        D e m                       All inputs 1 DC
                                                    All inputs 0 DC
                                                                                  —
                                                                                  —
                                                                                                   4.1
                                                                                                   2.3
                                                                                                               6.2
                                                                                                               3.5
VDD2
VDD1
VDD2                     e s nd                     All inputs 0 DC
                                                    All inputs 1 DC
                                                    All inputs 1 DC
                                                                                  —
                                                                                  —
                                                                                  —
                                                                                                   2.7
                                                                                                   5.4
                                                                                                   4.7
                                                                                                               4.1
                                                                                                               8.1
                                                                                                               7.1
                                                                                                                          mA
                            ig e
              1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
                              ns d
Si8450Ax, Bx, Si8455Bx
VDD1                                                                              —                4.3         6.5        mA
VDD2                                                                              —                3.5         5.3
Si8451Ax, Bx
VDD1                                                                              —                4.1         6.2        mA
VDD2                                                                              —                4.0         6.0
Si8452Ax, Bx
VDD1                                                                              —                4.1         6.2        mA
VDD2                                                                              —                4.0         6.0
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of
       the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. See "3. Errata and Design Migration Guidelines" on page 25 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
4                                                          Rev. 1.6


                                                                                       Si8450/51/52/55
Table 3. Electrical Characteristics (Continued)
(VDD1 = 5 V±10%, VDD2 = 5 V±10%, TA = –40 to 125 °C)
           Parameter                  Symbol        Test Condition               Min              Typ          Max       Unit
               10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
Si8450Bx, Si8455Bx
VDD1                                                                              —                4.3         6.5        mA
VDD2                                                                              —                4.8         6.7
Si8451Bx
VDD1                                                                              —                4.4         6.2        mA
VDD2                                                                              —                5.0         7.0
Si8452Bx
VDD1
VDD2            N ot
                                                                                  —
                                                                                  —
             100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
                                                                                                   4.6
                                                                                                   4.8
                                                                                                               6.4
                                                                                                               6.7
                                                                                                                          mA
Si8450Bx, Si8455Bx
VDD1
VDD2
              fo R                                                                —
                                                                                  —
                                                                                                   4.6
                                                                                                   24
                                                                                                               6.9
                                                                                                               30
                                                                                                                          mA
Si8451Bx
VDD1
                r N ec                                                            —                8.6         10.8       mA
                     e w om
VDD2                                                                              —               20.4         25.5
Si8452Bx
VDD1                                                                              —               12.6         15.8       mA
VDD2                                                                              —               16.5         20.6
Si845xAx
                        D e m                     Timing Characteristics
Maximum Data Rate
Minimum Pulse Width
                         e s nd                                                   —
                                                                                   0               —
                                                                                                   —
                                                                                                               1.0
                                                                                                               250
                                                                                                                         Mbps
                                                                                                                          ns
                            ig e
Propagation Delay                    tPHL, tPLH      See Figure 2                 —                —            35        ns
Pulse Width Distortion                 PWD           See Figure 2                 —                —            25        ns
|tPLH - tPHL|
Propagation Delay Skew2
Channel-Channel Skew
Notes:
                              ns d   tPSK(P-P)
                                        tPSK
                                                                                  —
                                                                                  —
                                                                                                   —
                                                                                                   —
                                                                                                                40
                                                                                                                35
                                                                                                                          ns
                                                                                                                          ns
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of
       the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. See "3. Errata and Design Migration Guidelines" on page 25 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
                                                           Rev. 1.6                                                               5


Si8450/51/52/55
Table 3. Electrical Characteristics (Continued)
(VDD1 = 5 V±10%, VDD2 = 5 V±10%, TA = –40 to 125 °C)
           Parameter                  Symbol        Test Condition               Min              Typ          Max       Unit
Si845xBx
Maximum Data Rate                                                                  0               —           150       Mbps
Minimum Pulse Width                                                               —                —           6.0        ns
Propagation Delay                    tPHL, tPLH      See Figure 2                 3.0              6.0         9.5        ns
Pulse Width Distortion                 PWD           See Figure 2                 —                1.5         2.5        ns
|tPLH - tPHL|
Propagation Delay Skew2              tPSK(P-P)                                    —                2.0         3.0        ns
All Models
Output Rise Time
                N
Channel-Channel Skew
                  ot
                                        tPSK
                                          tr          CL = 15 pF
                                                                                  —
                                                                                  —
                                                                                                   0.5
                                                                                                   3.8
                                                                                                               1.8
                                                                                                               5.0
                                                                                                                          ns
                                                                                                                          ns
                                                     See Figure 2
              fo R
Output Fall Time                          tf          CL = 15 pF
                                                     See Figure 2
                                                                                  —                2.8         3.7        ns
Immunity
                r N ec
Common Mode Transient                  CMTI         VI = VDD or 0 V               —                25           —       kV/µs
                     e w om
Enable to Data Valid3                   ten1         See Figure 1                 —                5.0         8.0        ns
                           3
Enable to Data Tri-State                ten2         See Figure 1                 —                7.0         9.2        ns
               3,4
Start-up Time                           tSU                                       —                15           40        µs
Notes:
                        D e m
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of
       the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
                         e s nd
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
                            ig e
   3. See "3. Errata and Design Migration Guidelines" on page 25 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
                              ns d
6                                                          Rev. 1.6


                                                           Si8450/51/52/55
 ENABLE
OUTPUTS
   N
                          ten1                              ten2
                      Figure 1. ENABLE Timing Diagram
     ot
 fo R       1.4 V
   r N ec
  Typical
  Input
                    tPLH               tPHL
        e w om
            1.4 V
                     90%
                     10%
                                 90%
               m
  Typical                        10%
  Output
           D e
            e s nd
                     tr                  tf
                      Figure 2. Propagation Delay Timing
               ig e
                 ns d
                                        Rev. 1.6                         7


Si8450/51/52/55
Table 4. Electrical Characteristics
(VDD1 = 3.3 V±10%, VDD2 = 3.3 V±10%, TA = –40 to 125 °C)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
High Level Input Voltage                   VIH                                  2.0             —           —          V
Low Level Input Voltage                    VIL                                  —               —           0.8        V
High Level Output Voltage                 VOH          loh = –4 mA       VDD1,VDD2 – 0.4        3.1         —          V
Low Level Output Voltage                   VOL          lol = 4 mA              —               0.2         0.4        V
Input Leakage Current                       IL                                  —               —           ±10       µA
Output Impedance    1
                                           ZO                                   —               85          —          
                N
Enable Input High Current
Enable Input Low Current
                  ot
                                          IENH
                                          IENL
                                                        VENx = VIH
                                                        VENx = VIL
                                                                                —
                                                                                —
                                   DC Supply Current (All inputs 0 V or at supply)
                                                                                                2.0
                                                                                                2.0
                                                                                                            —
                                                                                                            —
                                                                                                                      µA
                                                                                                                      µA
Si8450Ax, Bx, Si8455Bx
VDD1
VDD2
              fo R                                    All inputs 0 dc
                                                      All inputs 0 dc
                                                                                —
                                                                                —
                                                                                                1.6
                                                                                                2.9
                                                                                                           2.4
                                                                                                           4.4        mA
VDD1
VDD2
                r N ec                                All inputs 1 dc
                                                      All inputs 1 dc
                                                                                —
                                                                                —
                                                                                                7.0
                                                                                                3.1
                                                                                                           10.5
                                                                                                           4.7
                     e w om
Si8451Ax, Bx
VDD1                                                  All inputs 0 dc           —               2.0         3.0
VDD2                                                  All inputs 0 dc           —               3.0         4.5       mA
VDD1                                                  All inputs 1 dc           —               6.0         9.0
VDD2
Si8452Ax, Bx
VDD1
                        D e m                         All inputs 1 dc
                                                     All inputs 0 DC
                                                                                —
                                                                                —
                                                                                                4.1
                                                                                                2.3
                                                                                                            6.2
                                                                                                            3.5
VDD2
VDD1
VDD2                     e s nd                      All inputs 0 DC
                                                     All inputs 1 DC
                                                     All inputs 1 DC
                                                                                —
                                                                                —
                                                                                —
                                                                                                2.7
                                                                                                5.4
                                                                                                4.7
                                                                                                            4.1
                                                                                                            8.1
                                                                                                            7.1
                                                                                                                      mA
                            ig e
              1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
                              ns d
Si8450Ax, Bx, Si8455Bx
VDD1                                                                            —               4.3         6.5       mA
VDD2                                                                            —               3.5         5.3
Si8451Ax, Bx
VDD1                                                                            —               4.1         6.2       mA
VDD2                                                                            —               4.0         6.0
Si8452Ax, Bx
VDD1                                                                            —               4.1         6.2       mA
VDD2                                                                            —               4.0         6.0
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. See "3. Errata and Design Migration Guidelines" on page 25 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
8                                                        Rev. 1.6


                                                                                      Si8450/51/52/55
Table 4. Electrical Characteristics (Continued)
(VDD1 = 3.3 V±10%, VDD2 = 3.3 V±10%, TA = –40 to 125 °C)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
              10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
Si8450Bx, Si8455Bx
VDD1                                                                            —               4.3         6.5       mA
VDD2                                                                            —               4.8         6.7
Si8451Bx
VDD1                                                                            —               4.4         6.2       mA
VDD2                                                                            —               5.0         7.0
Si8452Bx
VDD1
VDD2            N ot
                                                                                —
                                                                                —
                                                                                                4.6
                                                                                                4.8
             100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
                                                                                                            6.4
                                                                                                            6.7
                                                                                                                      mA
Si8450Bx, Si8455Bx
VDD1
VDD2
              fo R                                                              —
                                                                                —
                                                                                               4.4
                                                                                               16.8
                                                                                                            6.6
                                                                                                            21
                                                                                                                      mA
Si8451Bx
VDD1
                r N ec                                                          —              6.9         8.6        mA
                     e w om
VDD2                                                                            —              14.5        18.1
Si8452Bx
VDD1                                                                            —               9.5        11.9       mA
VDD2                                                                            —               12          15
Si845xAx
                        D e m                    Timing Characteristics
Maximum Data Rate
Minimum Pulse Width
                         e s nd                                                 —
                                                                                 0              —
                                                                                                —
                                                                                                            1.0
                                                                                                            250
                                                                                                                     Mbps
                                                                                                                      ns
                            ig e
Propagation Delay                       tPHL,tPLH     See Figure 2              —               —           35        ns
Pulse Width Distortion                    PWD         See Figure 2              —               —           25        ns
|tPLH - tPHL|
Propagation Delay Skew2
Channel-Channel Skew
Notes:
                              ns d      tPSK(P-P)
                                          tPSK
                                                                                —
                                                                                —
                                                                                                —
                                                                                                —
                                                                                                            40
                                                                                                            35
                                                                                                                      ns
                                                                                                                      ns
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. See "3. Errata and Design Migration Guidelines" on page 25 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
                                                         Rev. 1.6                                                           9


Si8450/51/52/55
Table 4. Electrical Characteristics (Continued)
(VDD1 = 3.3 V±10%, VDD2 = 3.3 V±10%, TA = –40 to 125 °C)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
Si845xBx
Maximum Data Rate                                                                0              —           150      Mbps
Minimum Pulse Width                                                             —               —           6.0        ns
Propagation Delay                      tPHL, tPLH     See Figure 2              3.0             6.0         9.5       ns
Pulse Width Distortion                    PWD         See Figure 2              —               1.5         2.5       ns
|tPLH - tPHL|
Propagation Delay Skew2                 tPSK(P-P)                               —               2.0         3.0       ns
All Models
Output Rise Time
                N
Channel-Channel Skew
                  ot
                                          tPSK
                                            tr         CL = 15 pF
                                                                                —
                                                                                —
                                                                                                0.5
                                                                                                4.3
                                                                                                            1.8
                                                                                                            6.1
                                                                                                                      ns
                                                                                                                      ns
                                                      See Figure 2
              fo R
Output Fall Time                            tf         CL = 15 pF
                                                      See Figure 2
                                                                                —               3.0         4.3       ns
Immunity
                r N ec
Common Mode Transient                     CMTI       VI = VDD or 0 V            —               25          —        kV/µs
                     e w om
Enable to Data Valid3                      ten1       See Figure 1              —               5.0         8.0       ns
                           3
Enable to Data Tri-State                   ten2       See Figure 1              —               7.0         9.2       ns
                3,4
Start-up Time                              tSU                                  —               15          40        µs
Notes:
                        D e m
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
                         e s nd
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
                            ig e
   3. See "3. Errata and Design Migration Guidelines" on page 25 for more details.
   4. Start-up time is the time period from the application of power to valid data at the output.
                              ns d
10                                                       Rev. 1.6


                                                                                         Si8450/51/52/55
Table 5. Electrical Characteristics1
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C)
             Parameter                  Symbol        Test Condition              Min              Typ         Max       Unit
High Level Input Voltage                   VIH                                     2.0              —           —          V
Low Level Input Voltage                    VIL                                     —                —           0.8        V
High Level Output Voltage                 VOH           lOH = –4 mA        VDD1,VDD2 – 0.4         2.3          —          V
Low Level Output Voltage                   VOL           IOL = 4 mA                —               0.2          0.4        V
Input Leakage Current                       IL                                     —                —          ±10        µA
Output Impedance     2
                                           ZO                                      —               85           —          
                 N
Enable Input High Current
Enable Input Low Current
                   ot
Si8450Ax, Bx, Si8455Bx
                                          IENH
                                          IENL
                                                         VENx = VIH
                                                         VENx = VIL
                                    DC Supply Current (All inputs 0 V or at supply)
                                                                                   —
                                                                                   —
                                                                                                   2.0
                                                                                                   2.0
                                                                                                                —
                                                                                                                —
                                                                                                                          µA
                                                                                                                          µA
VDD1
VDD2
               fo R                                    All inputs 0 DC
                                                       All inputs 0 DC
                                                                                   —
                                                                                   —
                                                                                                   1.6
                                                                                                   2.9
                                                                                                               2.4
                                                                                                               4.4        mA
                 r N ec
VDD1                                                   All inputs 1 DC             —               7.0         10.5
VDD2                                                   All inputs 1 DC             —               3.1         4.7
Si8451Ax, Bx
                      e w om
VDD1                                                   All inputs 0 DC             —               2.0          3.0
VDD2                                                   All inputs 0 DC             —               3.0          4.5       mA
VDD1                                                   All inputs 1 DC             —               6.0          9.0
VDD2                                                   All inputs 1 DC             —               4.1          6.2
Si8452Ax, Bx
VDD1
VDD2                     D e m                         All inputs 0 DC
                                                       All inputs 0 DC
                                                                                   —
                                                                                   —
                                                                                                   2.3
                                                                                                   2.7
                                                                                                                3.5
                                                                                                                4.1       mA
VDD1
VDD2                      e s nd                       All inputs 1 DC
                                                       All inputs 1 DC
                                                                                   —
                                                                                   —
                                                                                                   5.4
                                                                                                   4.7
                                                                                                                8.1
                                                                                                                7.1
                             ig e
               1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
Si8450Ax, Bx, Si8455Bx
VDD1
VDD2
Si8451Ax, Bx
VDD1
                               ns d                                                —
                                                                                   —
                                                                                   —
                                                                                                   4.3
                                                                                                   3.5
                                                                                                   4.1
                                                                                                                6.5
                                                                                                                5.3
                                                                                                                6.2
                                                                                                                          mA
                                                                                                                          mA
VDD2                                                                               —               4.0          6.0
Si8452Ax, Bx
VDD1                                                                               —               4.1          6.2       mA
VDD2                                                                               —               4.0          6.0
Notes:
   1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
       constrained to TA = 0 to 85 °C.
   2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at the
       same supply voltages, load, and ambient temperature.
   4. See "3. Errata and Design Migration Guidelines" on page 25 for more details.
   5. Start-up time is the time period from the application of power to valid data at the output.
                                                           Rev. 1.6                                                            11


Si8450/51/52/55
Table 5. Electrical Characteristics1 (Continued)
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C)
             Parameter                  Symbol         Test Condition             Min              Typ         Max       Unit
               10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
Si8450Bx, Si8455Bx
VDD1                                                                               —               4.3          6.5       mA
VDD2                                                                               —               4.8          6.7
Si8451Bx
VDD1                                                                               —               4.4          6.2       mA
VDD2                                                                               —               5.0          7.0
Si8452Bx
VDD1
VDD2             N ot
                                                                                   —
                                                                                   —
              100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
                                                                                                   4.6
                                                                                                   4.8
                                                                                                                6.4
                                                                                                                6.7
                                                                                                                          mA
Si8450Bx, Si8455Bx
VDD1
VDD2           fo R                                                                —
                                                                                   —
                                                                                                  4.3
                                                                                                  13.3
                                                                                                               6.5
                                                                                                               16.6
                                                                                                                          mA
Si8451Bx
VDD1             r N ec                                                            —                6.2        7.8        mA
                      e w om
VDD2                                                                               —               11.7        14.6
Si8452Bx
VDD1                                                                               —               8.0          10        mA
VDD2                                                                               —               9.9         12.4
Si845xAx
                         D e m                      Timing Characteristics
Maximum Data Rate
Minimum Pulse Width       e s nd                                                   —
                                                                                    0               —
                                                                                                    —
                                                                                                                1.0
                                                                                                               250
                                                                                                                         Mbps
                                                                                                                          ns
Propagation Delay
Pulse Width Distortion
                             ig e       tPHL,tPLH
                                          PWD
                                                        See Figure 2
                                                        See Figure 2
                                                                                   —
                                                                                   —
                                                                                                    —
                                                                                                    —
                                                                                                                35
                                                                                                                25
                                                                                                                          ns
                                                                                                                          ns
|tPLH - tPHL|
Propagation Delay Skew3
Channel-Channel Skew
Notes:
                               ns d     tPSK(P-P)
                                          tPSK
                                                                                   —
                                                                                   —
                                                                                                    —
                                                                                                    —
                                                                                                                40
                                                                                                                35
                                                                                                                          ns
                                                                                                                          ns
   1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
       constrained to TA = 0 to 85 °C.
   2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at the
       same supply voltages, load, and ambient temperature.
   4. See "3. Errata and Design Migration Guidelines" on page 25 for more details.
   5. Start-up time is the time period from the application of power to valid data at the output.
12                                                         Rev. 1.6


                                                                                         Si8450/51/52/55
Table 5. Electrical Characteristics1 (Continued)
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C)
             Parameter                  Symbol        Test Condition              Min              Typ         Max       Unit
Si845xBx
Maximum Data Rate                                                                   0               —          150       Mbps
Minimum Pulse Width                                                                —                —           6.0       ns
Propagation Delay                      tPHL, tPLH       See Figure 2               3.0             6.0          9.5       ns
Pulse Width Distortion                    PWD           See Figure 2               —               1.5          2.5       ns
|tPLH - tPHL|
Propagation Delay Skew3                 tPSK(P-P)                                  —               2.0          3.0       ns
All Models
Output Rise Time
                 N
Channel-Channel Skew
                   ot
                                          tPSK
                                            tr           CL = 15 pF
                                                                                   —
                                                                                   —
                                                                                                   0.5
                                                                                                   4.8
                                                                                                                1.8
                                                                                                                6.5
                                                                                                                          ns
                                                                                                                          ns
                                                        See Figure 2
               fo R
Output Fall Time                            tf           CL = 15 pF                —               3.2          4.6       ns
                 r N ec
                                                        See Figure 2
Common Mode Transient                     CMTI        VI = VDD or 0 V              —               25           —        kV/µs
Immunity
                      e w om
Enable to Data Valid4                      ten1         See Figure 1               —               5.0          8.0       ns
                           4
Enable to Data Tri-State                   ten2         See Figure 1               —               7.0          9.2       ns
Start-up   Time4,5                         tSU                                     —               15           40        µs
Notes:
                         D e m
   1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
       constrained to TA = 0 to 85 °C.
   2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
                          e s nd
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
                             ig e
   3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at the
       same supply voltages, load, and ambient temperature.
                               ns d
   4. See "3. Errata and Design Migration Guidelines" on page 25 for more details.
   5. Start-up time is the time period from the application of power to valid data at the output.
                                                           Rev. 1.6                                                          13


Si8450/51/52/55
Table 6. Regulatory Information*
CSA
The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.
61010-1: Up to 300 VRMS reinforced insulation working voltage; up to 600 VRMS basic insulation working voltage.
60950-1: Up to 130 VRMS reinforced insulation working voltage; up to 600 VRMS basic insulation working voltage.
VDE
The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.
60747-5-2: Up to 560 Vpeak for basic insulation working voltage.
UL
                N
The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.
                  ot
Rated up to 2500 VRMS isolation voltage for basic insulation.
*Note: Regulatory Certifications apply to 2.5 kVRMS rated devices which are production tested to 3.0 kVRMS for 1 sec.
      For more information, see "6. Ordering Guide" on page 28.
              fo R
                r N ec
Table 7. Insulation and Safety-Related Specifications
                                                                                                       Value
                        Parameter                             Symbol          Test Condition                            Unit
                     e w om
                                                                                                   NB SOIC-16
Nominal Air Gap (Clearance)1                                   L(IO1)                                    4.9            mm
Nominal External Tracking (Creepage)1                          L(IO2)                                   4.01            mm
Tracking Resistance
                        D e m
Minimum Internal Gap (Internal Clearance)
                                                                PTI              IEC60112
                                                                                                       0.008
                                                                                                        600
                                                                                                                        mm
                                                                                                                     VRMS
(Proof Tracking Index)
Erosion Depth            e s nd                                 ED                                     0.019            mm
                            ig e                                                                                         
                            2                                                                                12
Resistance (Input-Output)                                       RIO                                     10
Capacitance (Input-Output)2                                     CIO              f = 1 MHz               2.0            pF
Input Capacitance
Notes:
                    3
                              ns d                               CI                                      4.0            pF
   1. The values in this table correspond to the nominal creepage and clearance values as detailed in "7. Package Outline:
       16-Pin Narrow Body SOIC" on page 30. VDE certifies the clearance and creepage limits as 4.7 mm minimum for the
       NB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA
       certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-16 package.
   2. To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–8 are shorted
       together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are
       then measured between these two terminals.
   3. Measured from input pin to ground.
14                                                        Rev. 1.6


                                                                                       Si8450/51/52/55
Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings
                Parameter                                        Test Condition                            Specification
Basic Isolation Group                         Material Group                                                       I
                                              Rated Mains Voltages < 150 VRMS                                    I-IV
                                              Rated Mains Voltages < 300 VRMS                                    I-III
Installation Classification
                                              Rated Mains Voltages < 400 VRMS                                     I-II
                                              Rated Mains Voltages < 600 VRMS                                     I-II
                N
Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB*
                  ot
                 Parameter
Maximum Working Insulation Voltage
                                                 Symbol
                                                  VIORM
                                                                      Test Condition                Characteristic
                                                                                                         560
                                                                                                                           Unit
                                                                                                                         V peak
              fo R
Input to Output Test Voltage
                                                   VPR
                                                                        Method b1
                                                              (VIORM x 1.875 = VPR, 100%
                                                                                                         1050
                                                                                                                         V peak
                r N ec
                                                               Production Test, tm = 1 sec,
                                                                Partial Discharge < 5 pC)
Transient Overvoltage                             VIOTM                  t = 60 sec                      4000            V peak
                     e w om
Pollution Degree (DIN VDE 0110, Table 1)
Insulation Resistance at TS, VIO = 500 V            RS
                                                                                                           2
                                                                                                         >109               
      40/125/21.
                        D e m
*Note: Maintenance of the safety data is ensured by protective circuits. The Si84xx provides a climate classification of
                         e s nd
Table 10. IEC Safety Limiting Values1
                                                                                                          Max              Unit
        Parameter
                            ig e
                               Symbol                  Test Condition                  Min    Typ
                                                                                                      NB SOIC-16
Case Temperature
Safety input, output, or
supply current
                              ns dTS
                                   IS         JA = 105 °C/W (NB SOIC-16),
                                            VI = 5.5 V, TJ = 150 °C, TA = 25 °C
                                                                                        —
                                                                                        —
                                                                                               —
                                                                                               —
                                                                                                           150
                                                                                                           215
                                                                                                                           °C
                                                                                                                           mA
Device Power Dissipa-             PD                                                    —      —           415             mW
tion2
Notes:
   1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 3.
   2. The Si845x is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 ºC, CL = 15 pF, input a 150 Mbps 50% duty cycle square
       wave.
                                                           Rev. 1.6                                                               15


Si8450/51/52/55
Table 11. Thermal Characteristics
                                                                                                               Typ
                  Parameter                                                             Symbol                           Unit
                                                                                                            NB SOIC-16
IC Junction-to-Air Thermal Resistance                                                       JA                105       °C/W
                                                          500
                                                                    430
                           Safety-Limiting Current (mA)
                                                                          VDD1, VDD2 = 2.70 V
                                                          400
                                                                    360
              N ot
                                                          300
                                                          200
                                                                    215
                                                                            VDD1, VDD2 = 3.6 V
                                                                             VDD1, VDD2 = 5.5 V
            fo R                                          100
              r N ec                                       0
                                                                0            50         100           150     200
                   e w om
                                                                                   Temperature (ºC)
     Figure 3. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values
                         with Case Temperature per DIN EN 60747-5-2
                      D e m
                       e s nd
                          ig e
                            ns d
16                                                                                   Rev. 1.6


                                                                             Si8450/51/52/55
2. Functional Description
2.1. Theory of Operation
The operation of an Si845x channel is analogous to that of an opto coupler, except an RF carrier is modulated
instead of light. This simple architecture provides a robust isolated data path and requires no special
considerations or initialization at start-up. A simplified block diagram for a single Si845x channel is shown in
Figure 4.
                 Transmitter                                                     Receiver
                                     RF
                                 OSCILLATOR
      A
               N ot              MODULATOR
                                                 Semiconductor-
                                                 Based Isolation
                                                    Barrier
                                                                    DEMODULATOR                         B
             fo R
               r N ec
                    e w om
                                  Figure 4. Simplified Channel Diagram
A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier.
Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The
Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the
                       D e m
result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it
provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See
Figure 5 for more details.
                        e s nd
                           ig e                                              Input Signal
                             ns d                                           Modulation Signal
                                                                             Output Signal
                                       Figure 5. Modulation Scheme
                                                    Rev. 1.6                                                  17


Si8450/51/52/55
2.2. Eye Diagram
Figure 6 illustrates an eye-diagram taken on an Si8450. For the data source, the test used an Anritsu (MP1763C)
Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8450 were
captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of
150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.
               N ot
             fo R
               r N ec
                    e w om
                       D e m
                        e s nd
                           ig e
                             ns d           Figure 6. Eye Diagram
18                                                    Rev. 1.6


                                                                                      Si8450/51/52/55
2.3. Device Operation
Device behavior during start-up, normal operation, and shutdown is shown in Table 12. Table 13 provides an
overview of the output states when the Enable pins are active.
                                       Table 12. Si845x Logic Operation Table
   VI       EN              VDDI         VDDO        VO Output1,2                          Comments
              1,2,3,4
Input1,2 Input            State1,5,6    State1,5,6
   H         H or NC          P             P              H          Enabled, normal operation.
    L        H or NC          P             P              L
   X7                                                  Hi-Z or L8
   X7           N
                L
             H or NC
                  ot
                              P
                             UP
                                            P
                                            P              L
                                                                      Disabled.
                                                                      Upon transition of VDDI from unpowered to pow-
                                                                      ered, VO returns to the same state as VI in less
                                                                      than 1 µs.
   X7                                                  Hi-Z or L8
              fo R
                L            UP             P                         Disabled.
       7            7
   X            X             P            UP        Undetermined Upon transition of VDDO from unpowered to pow-
                r N ec                                            ered, VO returns to the same state as VI within
                                                                  1 µs, if EN is in either the H or NC state. Upon tran-
                                                                  sition of VDDO from unpowered to powered, VO
                     e w om
                                                                  returns to Hi-Z within 1 µs if EN is L.
Notes:
   1. VDDI and VDDO are the input and output power supplies. VI and VO are the respective input and output terminals. EN
       is the enable control input located on the same output side.
                        D e m
   2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
   3. It is recommended that the enable inputs be connected to an external logic high or low level when the Si845x is
       operating in noisy environments.
                         e s nd
   4. No Connect (NC) replaces EN1 on Si8450. No Connects are not internally connected and can be left floating, tied to
       VDD, or tied to GND.
   5. “Powered” state (P) is defined as 2.70 V < VDD < 5.5 V.
                            ig e
   6. “Unpowered” state (UP) is defined as VDD = 0 V.
   7. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
   8. When using the enable pin (EN) function, the output pin state is driven to a logic low state when the EN pin is disabled
                              ns d
       (EN = 0) in Revision A. Revision B outputs go into a high-impedance state when the EN pin is disabled (EN = 0). See
       "3. Errata and Design Migration Guidelines" on page 25 for more details.
                                                           Rev. 1.6                                                         19


Si8450/51/52/55
                                          Table 13. Enable Input Truth Table1
      P/N         EN11,2 EN21,2                                                 Operation
     Si8450         —          H      Outputs B1, B2, B3, B4, B5 are enabled and follow input state.
                    —          L      Outputs B1, B2, B3, B4, B5 are disabled and Logic Low or in high impedance
                                      state.3
     Si8451          H         X      Output A5 enabled and follow input state.
                     L         X      Output A5 disabled and Logic Low or in high impedance state.3
                     X         H      Outputs B1, B2, B3, B4 are enabled and follow input state.
     Si8452
                 N ot
                     X
                     H
                     L
                               L
                               X
                               X
                                      Outputs B1, B2, B3, B4 are disabled and Logic Low or in high impedance state.3
                                      Outputs A4 and A5 are enabled and follow input state.
                                      Outputs A4 and A5 are disabled and Logic Low or in high impedance state.3
               fo R  X         H      Outputs B1, B2, B3 are enabled and follow input state.
     Si8455
                 r N ec
                    —
                     X         L
                               —
                                      Outputs B1, B2, B3 are disabled and Logic Low or in high impedance state.3
                                      Outputs B1, B2, B3, B4, B5 are enabled and follow input state.
                      e w om
Notes:
   1. Enable inputs EN1 and EN2 can be used for multiplexing, for clock sync, or other output control. These inputs are
       internally pulled-up to local VDD by a 3 µA current source allowing them to be connected to an external logic level (high
       or low) or left floating. To minimize noise coupling, do not connect circuit traces to EN1 or EN2 if they are left floating. If
                             m
       EN1, EN2 are unused, it is recommended they be connected to an external logic level, especially if the Si845x is
                         D e
       operating in a noisy environment.
   2. X = not applicable; H = Logic High; L = Logic Low.
   3. When using the enable pin (EN) function, the output pin state is driven to a logic low state when the EN pin is disabled
                          e s nd
       (EN = 0) in Revision A. Revision B outputs go into a high-impedance state when the EN pin is disabled (EN = 0). See
       "3. Errata and Design Migration Guidelines" on page 25 for more details.
                             ig e
                               ns d
20                                                            Rev. 1.6


                                                                                        Si8450/51/52/55
2.4. Layout Recommendations
To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 VAC) must be physically
separated from the safety extra-low voltage circuits (SELV is a circuit with <30 VAC) by a certain distance
(creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those
creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating
(commonly referred to as working voltage protection). Table 6 on page 14 and Table 7 on page 14 detail the
working voltage and creepage/clearance capabilities of the Si84xx. These tables also detail the component
standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for
end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, etc.)
requirements before starting any design that uses a digital isolator.
The following sections detail the recommended bypass and decoupling components necessary to ensure robust
overall performance and reliability for systems using the Si84xx digital isolators.
                   N
2.4.1. Supply Bypass
                     ot
Digital integrated circuit components typically require 0.1 µF (100 nF) bypass capacitors when used in electrically
quiet environments. However, digital isolators are commonly used in hazardous environments with excessively
noisy power supplies. To counteract these harsh conditions, it is recommended that an additional 1 µF bypass
                 fo R
capacitor be added between VDD and GND on both sides of the package. The capacitors should be placed as
close as possible to the package to minimize stray inductance. If the system is excessively noisy, it is
recommended that the designer add 50 to 100  resistors in series with the VDD supply voltage source and 50 to
                   r N ec
300  resistors in series with the digital inputs/outputs (see Figure 7). For more details, see "3. Errata and Design
Migration Guidelines" on page 25.
                        e w om
All components upstream or downstream of the isolator should be properly decoupled as well. If these components
are not properly decoupled, their supply noise can couple to the isolator inputs and outputs, potentially causing
damage if spikes exceed the maximum ratings of the isolator (6 V). In this case, the 50 to 300  resistors protect
the isolator's inputs/outputs (note that permanent device damage may occur if the absolute maximum ratings are
                           D e m
exceeded). Functional operation should be restricted to the conditions specified in Table 1, “Recommended
Operating Conditions,” on page 3.
2.4.2. Pin Connections
                            e s nd
No connect pins are not internally connected. They can be left floating, tied to VDD, or tied to GND.
2.4.3. Output Pin Termination
                               ig e
The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination
of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving
                                 ns d
loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces. The series termination resistor values should be scaled appropriately while keeping in
mind the recommendations described in “2.4.1. Supply Bypass” above.
                                                                                                                     V Source 2
  V Source 1
        R1 (50 – 100 )                                                                                   R2 (50 – 100 )
                                                    VDD1          VDD2
                     C1                                                                             C4
                                       50 – 300                           50 – 300 
                  0.1 F                            A1                B1                         0.1 F
                             C2                                                             C3
                                  Input/Output                               Input/Output
                           1 F                                                             1 F
                                                    Ax                Bx
                                       50 – 300                           50 – 300 
                                                    GND1          GND2
          Figure 7. Recommended Bypass Components for the Si84xx Digital Isolator Family
                                                           Rev. 1.6                                                               21


                                                                                                                        Si8450/51/52/55
2.5. Typical Performance Characteristics
The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer
to Tables 3, 4, and 5 for actual specification limits.
                 35                                                                                 35
                 30                                                                                 30                                          5V
                                                                                                    25
                                                                                     Current (mA)
                 25                                                   5V
  Current (mA)
                                                                                                                                                      3.3V
                 20                                                                                 20
                                                                      3.3V
                 15                                                                                 15
                                                                                                                                                             2.70V
                 10                                                   2.70V                         10
                  5                                                                                  5
                                N
                  0                                                                                  0
                      0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150                             0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                                                                                                             Data Rate (Mbps)
                                  ot
                                          Data Rate (Mbps)
                 Figure 8. Si8450/55 Typical VDD1 Supply                                            Figure 11. Si8450/55 Typical VDD2 Supply
                                                                                                     Current vs. Data Rate 5, 3.3, and 2.70 V
                              fo R
                 Current vs. Data Rate 5, 3.3, and 2.70 V
                                Operation                                                                    Operation (15 pF Load)
                 35             r N ec                                                              35
                                     e w om
                                                                                                    30
                 30                                                                                                                                  5V
                                                                                                    25
                                                                                    Current (mA)
                 25
 Current (mA)
                                                                      5V
                                                                                                    20                                                    3.3V
                 20
                                                                      3.3V                          15
                 15                                                                                                                                              2.70V
                 10
                  5
                  0
                                        D e m                         2.70V
                                                                                                    10
                                                                                                     5
                                                                                                     0
                                                                                                         0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                         e s nd
                      0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                                                                                                             Data Rate (Mbps)
                                          Data Rate (Mbps)
                                                                                    Figure 12. Si8451 Typical VDD2 Supply Current
                                            ig e
 Figure 9. Si8451 Typical VDD1 Supply Current
   vs. Data Rate 5, 3.3, and 2.70 V Operation
                                                                                      vs. Data Rate 5, 3.3, and 2.70 V Operation
                                              ns d
                                                                                                     (15 pF Load)
                 (15 pF Load)
                                                                                                    35
                 35
                                                                                                    30
                 30                                                                                                                                         5V
                                                                                                    25
                                                                                    Current (mA)
                 25
 Current (mA)
                                                                5V                                  20                                                       3.3V
                 20
                                                                                                    15
                 15                                              3.3V
                                                                                                    10                                                            2.70V
                 10
                                                                     2.70V                          5
                 5
                                                                                                    0
                 0
                                                                                                         0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                      0   10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                                                                                                             Data Rate (Mbps)
                                          Data Rate (Mbps)
                                                                                    Figure 13. Si8452 Typical VDD2 Supply Current
Figure 10. Si8452 Typical VDD1 Supply Current
                                                                                      vs. Data Rate 5, 3.3, and 2.70 V Operation
  vs. Data Rate 5, 3.3, and 2.70 V Operation
                                                                                                     (15 pF Load)
                 (15 pF Load)
                                                                              Rev. 1.6                                                                                    22


Si8450/51/52/55
              10
              9                                   Falling Edge
 Delay (ns)
              8
              7
                                                              Rising Edge
              6
              5
                   -40   -20   0     20     40     60        80    100      120
                                   Temperature (Degrees C)
                                 N
                         Figure 14. Propagation Delay
                               vs. Temperature
                                   ot
                               fo R
                                 r N ec
                                      e w om
                                         D e m
                                          e s nd
                                             ig e
                                               ns d
23                                                                            Rev. 1.6


Si8450/51/52/55
       N ot
     fo R
       r N ec
            e w om
          Figure 15. Si84xx Time-Dependent Dielectric Breakdown
               D e m
                e s nd
                   ig e
                     ns d
24                               Rev. 1.6


                                                                                Si8450/51/52/55
3. Errata and Design Migration Guidelines
The following errata apply to Revision A devices only. See "6. Ordering Guide" on page 28 for more details. No
errata exist for Revision B devices.
3.1. Enable Pin Causes Outputs to Go Low (Revision A Only)
When using the enable pin (EN1, EN2) function on the 5-channel (Si8450/1/2) isolators, the corresponding output
pin states (pin = An, Bn, where n can be 1…5) are driven to a logic low (to ground) when the enable pin is disabled
(EN1 or EN2 = 0). This functionality is different from the legacy 3-channel (Si8430/1) and 4-channel (Si8440/1/2)
isolators. On those devices, the isolator outputs go into a high-impedance state (Hi-Z) when the enable pin is
disabled (EN1 = 0 or EN2 = 0).
3.1.1. Resolution
               N
The enable pin functionality causing the outputs to go low is supported in production for Revision A of the Si845x
devices. Revision B corrects the enable pin functionality (i.e., the outputs will go into the high-impedance state to
                 ot
match the legacy isolator products). Refer to the Ordering Guide sections of the data sheet(s) for more information.
3.2. Power Supply Bypass Capacitors (Revision A and Revision B)
             fo R
When using the Si845x isolators with power supplies > 4.5 V, sufficient VDD bypass capacitors must be present on
both the VDD1 and VDD2 pins to ensure the VDD rise time is less than 0.5 V/µs (which is > 9 µs for a > 4.5 V
               r N ec
supply). Although rise time is power supply dependent, > 1 µF capacitors are required on both power supply pins
(VDD1, VDD2) of the isolator device.
3.2.1. Resolution
                    e w om
For recommendations on resolving this issue, see "2.4.1. Supply Bypass" on page 21. Additionally, refer to "6.
Ordering Guide" on page 28 for current ordering information.
3.3. Latch Up Immunity (Revision A Only)
                       D e m
Latch up immunity generally exceeds ± 200 mA per pin. Exceptions: Certain pins provide < 100 mA of latch-up
immunity. To increase latch-up immunity on these pins, 100  of equivalent resistance must be included in series
with all of the pins listed in Table 14. The 100  equivalent resistance can be comprised of the source driver's
                        e s nd
output resistance and a series termination resistor.
3.3.1. Resolution
                           ig e
This issue has been corrected with Revision B of the device. Refer to the Ordering Guide for more information.
                             ns d
                      Table 14. Affected Ordering Part Numbers (Revision A Only)
Affected Ordering Part Numbers*
                                                  Device
                                                 Revision
                                                                    Pin#             Name             Pin Type
                                                                     2                A1                Input
SI8450SV-A-IS/IS1, SI8451SV-A-IS/IS1,                                6                A5           Input or Output
                                                     A
SI8452SV-A-IS/IS1                                                    10               EN2               Input
                                                                     14               B2               Output
                                                                     2                A1                Input
SI8455SV-A-IS/IS1                                    A               6                A5                Input
                                                                     14               B2               Output
*Note: SV = Speed Grade/Isolation Rating (AA, AB, BA, BB).
                                                         Rev. 1.6                                                 25


Si8450/51/52/55
4. Pin Descriptions (Si8450/51/52)
     VDD1                                       VDD2     VDD1                                         VDD2     VDD1                              VDD2
                    RF               RF                                   RF               RF                             RF               RF
      A1                                        B1        A1                                          B1         A1                              B1
                   XMITR            RCVR                                 XMITR            RCVR                           XMITR            RCVR
                             I                                                     I                                               I
                    RF               RF
      A2
                   XMITR
                             s      RCVR
                                                B2         A2
                                                                          RF
                                                                                   s       RF
                                                                                                      B2         A2       RF
                                                                                                                         XMITR
                                                                                                                                   s       RF
                                                                                                                                          RCVR
                                                                                                                                                 B2
                                                                         XMITR            RCVR
                             o                                                     o                                               o
                    RF               RF                                                                                   RF               RF
      A3
                   XMITR
                             l      RCVR
                                                B3         A3
                                                                          RF
                                                                         XMITR
                                                                                   l       RF
                                                                                          RCVR
                                                                                                      B3         A3
                                                                                                                         XMITR
                                                                                                                                   l      RCVR
                                                                                                                                                 B3
                             a                                                     a                                               a
                    RF               RF                                   RF               RF                             RF            RF
      A4
                   XMITR     t      RCVR        B4         A4
                                                                         XMITR     t      RCVR
                                                                                                      B4         A4
                                                                                                                         RCVR      t    RF
                                                                                                                                       XMITR
                                                                                                                                                 B4
                                                                                                                                       RCVR
                             i                                                     i                                               i
                    RF               RF                                   RF             RF                               RF            RF
      A5
                   XMITR     o      RCVR
                                                B5         A5
                                                                         RCVR      o    XMITR
                                                                                                      B5         A5
                                                                                                                         RCVR      o   XMITR
                                                                                                                                                 B5
                             n                                                     n                                               n
                     N
      NC                                        EN2/NC    EN1                                         EN2       EN1                              EN2
 GND1                                           GND2     GND1                                         GND2     GND1                              GND2
                           Si8450
                       ot
                                                                                 Si8451                                          Si8452
             Name                    SOIC-16 Pin#                 Type                 Description
             VDD1
                   fo R                    1                     Supply                Side 1 power supply.
              A1
              A2     r N ec                2
                                           3
                                                            Digital Input
                                                            Digital Input
                                                                                       Side 1 digital input.
                                                                                       Side 1 digital input.
              A3
              A4          e w om           4
                                           5
                                                            Digital Input
                                                                Digital I/O
                                                                                       Side 1 digital input.
                                                                                       Side 1 digital input or output.
              A5
            EN1/NC*
                             D e m         6
                                           7
                                                                Digital I/O
                                                            Digital Input
                                                                                       Side 1 digital input or output.
                                                                                       Side 1 active high enable. NC on Si8450.
             GND1
             GND2             e s nd       8
                                           9
                                                                 Ground
                                                                 Ground
                                                                                       Side 1 ground.
                                                                                       Side 2 ground.
             EN2
                                 ig e      10               Digital Input              Side 2 active high enable.
              B5
              B4
              B3
                                   ns d    11
                                           12
                                           13
                                                                Digital I/O
                                                                Digital I/O
                                                          Digital Output
                                                                                       Side 2 digital input or output.
                                                                                       Side 2 digital input or output.
                                                                                       Side 2 digital output.
              B2                           14             Digital Output               Side 2 digital output.
              B1                           15             Digital Output               Side 2 digital output.
             VDD2                          16                    Supply                Side 2 power supply.
*Note: No Connect. These pins are not internally connected. They can be left floating, tied to VDD or tied to GND.
26                                                                            Rev. 1.6


                                                                                              Si8450/51/52/55
5. Pin Descriptions (Si8455)
                                        VDD1                                           VDD2
                                       GND1                                            GND2
                                                                  I
                                                         RF             RF
                                         A1
                                                        XMITR
                                                                  s    RCVR
                                                                                       B1
                                                                  o
                                                         RF             RF
                                         A2
                                                        XMITR
                                                                  l    RCVR
                                                                                       B2
                                                                  a
                                                         RF             RF
                                         A3
                                                        XMITR     t    RCVR
                                                                                       B3
                                                                  i
                                                         RF             RF
                                         A4
                                                        XMITR     o    RCVR
                                                                                       B4
                N
                                                                  n
                                                         RF             RF
                                         A5                                            B5
                                                        XMITR          RCVR
                  ot                   GND1
                                                                Si8455
                                                                                       GND2
       Name
        VDD1  fo R      SOIC-16 Pin#
                              1
                                                   Type
                                                  Supply
                                                                      Description*
                                                                      Side 1 power supply.
       GND1
                r N ec        2                   Ground              Side 1 ground.
                     e w om
         A1                   3                Digital Input          Side 1 digital input.
         A2                   4                Digital Input          Side 1 digital input.
         A3                   5                Digital Input          Side 1 digital input.
         A4
         A5
                        D e m 6
                              7
                                               Digital Input
                                               Digital Input
                                                                      Side 1 digital input.
                                                                      Side 1 digital input.
       GND1
       GND2              e s nd
                              8
                              9
                                                  Ground
                                                  Ground
                                                                      Side 1 ground.
                                                                      Side 2 ground.
         B5
                            ig e
                              10               Digital Output         Side 2 digital output.
         B4
         B3
         B2
                              ns d
                              11
                              12
                              13
                                               Digital Output
                                               Digital Output
                                               Digital Output
                                                                      Side 2 digital output.
                                                                      Side 2 digital output.
                                                                      Side 2 digital output.
         B1                   14               Digital Output         Side 2 digital output.
       GND2                   15                  Ground              Side 2 ground.
        VDD2                  16                  Supply              Side 2 power supply.
*Note: For narrow-body devices, Pin 2 and Pin 8 GND must be externally connected to respective ground. Pin 9 and Pin 15
      must also be connected to external ground.
                                                            Rev. 1.6                                                  27


Si8450/51/52/55
6. Ordering Guide
These devices are not recommended for new designs. Please see the Si865x data sheet for replacement options.
                                  Table 15. Ordering Guide for Valid OPNs1
     Ordering Part      Alternative Part Number of    Number of               Maximum     Isolation Package Type
       Number               Number       Inputs VDD1 Inputs VDD2              Data Rate    Rating
        (OPN)                (APN)           Side        Side                  (Mbps)
Revision B Devices2
     Si8450AA-B-IS1      Si8650AB-B-IS1            5               0             1
                N
     Si8450BA-B-IS1      Si8650BB-B-IS1            5               0            150
     Si8451AA-B-IS1      Si8651AB-B-IS1            4               1             1
                  ot
     Si8451BA-B-IS1
     Si8452AA-B-IS1
                         Si8651BB-B-IS1
                         Si8652AB-B-IS1
                                                   4
                                                   3
                                                                   1
                                                                   2
                                                                                150
                                                                                 1
                                                                                          1 kVrms     NB SOIC-16
              fo R
     Si8452BA-B-IS1      Si8652BB-B-IS1            3               2            150
                r N ec
     Si8455BA-B-IS1      Si8655BB-B-IS1            5               0            150
     Si8450AB-B-IS1      Si8650AB-B-IS1            5               0             1
                     e w om
     Si8450BB-B-IS1      Si8650BB-B-IS1            5               0            150
     Si8451AB-B-IS1      Si8651AB-B-IS1            4               1             1
     Si8451BB-B-IS1      Si8651BB-B-IS1            4               1            150       2.5 kVrms   NB SOIC-16
     Si8452AB-B-IS1
     Si8452BB-B-IS1
     Si8455BB-B-IS1     D e m
                         Si8652AB-B-IS1
                         Si8652BB-B-IS1
                         Si8655BB-B-IS1
                                                   3
                                                   3
                                                   5
                                                                   2
                                                                   2
                                                                   0
                                                                                 1
                                                                                150
                                                                                150
Notes:
                         e s nd
   1. All packages are RoHS-compliant.
                            ig e
   2. Revision A and Revision B devices are supported for existing designs.
                              ns d
28                                                      Rev. 1.6


                                                                                 Si8450/51/52/55
                          Table 15. Ordering Guide for Valid OPNs1 (Continued)
   Ordering Part        Alternative Part Number of    Number of               Maximum     Isolation Package Type
     Number                 Number       Inputs VDD1 Inputs VDD2              Data Rate    Rating
      (OPN)                  (APN)           Side        Side                  (Mbps)
Revision A Devices2
  Si8450AA-A-IS1         Si8650AB-B-IS1            5               0             1
  Si8450BA-A-IS1         Si8650BB-B-IS1            5               0            150
  Si8451AA-A-IS1         Si8651AB-B-IS1            4               1             1
  Si8451BA-A-IS1         Si8651BB-B-IS1            4               1            150       1 kVrms     NB SOIC-16
  Si8452AA-A-IS1
  Si8452BA-A-IS1
  Si8455BA-A-IS1
                N ot
                         Si8652AB-B-IS1
                         Si8652BB-B-IS1
                         Si8655BB-B-IS1
                                                   3
                                                   3
                                                   5
                                                                   2
                                                                   2
                                                                   0
                                                                                 1
                                                                                150
                                                                                150
  Si8450AB-A-IS1         Si8650AB-B-IS1            5               0             1
              fo R
  Si8450BB-A-IS1         Si8650BB-B-IS1            5               0            150
  Si8451AB-A-IS1
  Si8451BB-A-IS1
                r N ec   Si8651AB-B-IS1
                         Si8651BB-B-IS1
                                                   4
                                                   4
                                                                   1
                                                                   1
                                                                                 1
                                                                                150       2.5 kVrms   NB SOIC-16
                     e w om
  Si8452AB-A-IS1         Si8652AB-B-IS1            3               2             1
  Si8452BB-A-IS1         Si8652BB-B-IS1            3               2            150
  Si8455BB-A-IS1         Si8655BB-B-IS1            5               0            150
Notes:
                        D e m
   1. All packages are RoHS-compliant.
   2. Revision A and Revision B devices are supported for existing designs.
                         e s nd
                            ig e
                              ns d
                                                        Rev. 1.6                                               29


Si8450/51/52/55
7. Package Outline: 16-Pin Narrow Body SOIC
Figure 16 illustrates the package details for the Si845x in a 16-pin narrow-body SOIC (SO-16). Table 16 lists the
values for the dimensions shown in the illustration.
               N ot
             fo R
               r N ec
                    e w om
                       D e m
                        e s nd
                  Figure 16. 16-pin Small Outline Integrated Circuit (SOIC) Package
                           ig e  Table 16. Package Diagram Dimensions
                             ns d
                            Dimension
                                 A
                                A1
                                                        Min
                                                         —
                                                        0.10
                                                                              Max
                                                                              1.75
                                                                              0.25
                                A2                      1.25                   —
                                 b                      0.31                  0.51
                                 c                      0.17                  0.25
                                 D                              9.90 BSC
                                 E                              6.00 BSC
                                E1                              3.90 BSC
                                 e                              1.27 BSC
                                 L                      0.40                  1.27
                                L2                              0.25 BSC
30                                                  Rev. 1.6


                                                              Si8450/51/52/55
      Table 16. Package Diagram Dimensions (Continued)
         Dimension                     Min                     Max
              h                        0.25                    0.50
              θ                         0°                      8°
             aaa                                   0.10
             bbb                                   0.20
             ccc                                   0.10
             ddd                                   0.25
  N
  Notes:
     1. All dimensions shown are in millimeters (mm) unless otherwise noted.
    ot
     2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
     3. This drawing conforms to the JEDEC Solid State Outline MS-012,
         Variation AC.
fo R 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020
         specification for Small Body Components.
  r N ec
       e w om
          D e m
           e s nd
              ig e
                ns d
                                   Rev. 1.6                                    31


Si8450/51/52/55
8. Land Pattern: 16-Pin Narrow Body SOIC
Figure 17 illustrates the recommended land pattern details for the Si845x in a 16-pin narrow-body SOIC. Table 17
lists the values for the dimensions shown in the illustration.
               N ot
             fo R
               r N ec
                    e w om
                       D e m
                        Figure 17. 16-Pin Narrow Body SOIC PCB Land Pattern
                        e s nd
                    Table 17. 16-Pin Narrow Body SOIC Land Pattern Dimensions
                  Dimension
                           ig e                        Feature                          (mm)
                       C1
                       E
                       X1
                             ns d               Pad Column Spacing
                                                   Pad Row Pitch
                                                      Pad Width
                                                                                         5.40
                                                                                         1.27
                                                                                         0.60
                       Y1                            Pad Length                          1.55
               Notes:
                  1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N
                      for Density Level B (Median Land Protrusion).
                  2. All feature sizes shown are at Maximum Material Condition (MMC) and a card
                      fabrication tolerance of 0.05 mm is assumed.
32                                                  Rev. 1.6


                                                                             Si8450/51/52/55
9. Top Marking: 16-Pin Narrow Body SOIC
9.1. 16-Pin Narrow Body SOIC Top Marking
                                                    Si84XYSV
                                            e3   YYWWTTTTTT
9.2. Top Marking Explanation
               N ot
                         Table 18. 16-Pin Narrow Body SOIC Top Marking Table
                                                         Si84 = Isolator product series
                                                         XY = Channel Configuration
                         Base Part Number
                                                                X = # of data channels (5, 4, 3, 2, 1)
             fo R
Line 1 Marking:
                         Ordering Options
                                                                Y = # of reverse channels (2, 1, 0)*
                                                         S = Speed Grade
               r N ec    (See Ordering Guide for more
                         information).
                                                                A = 1 Mbps; B = 150 Mbps
                                                         V = Insulation rating
                    e w om
                                                                A = 1 kV; B = 2.5 kV
                         Circle = 1.2 mm Diameter        “e3” Pb-Free Symbol
                         YY = Year                       Assigned by the Assembly House. Corresponds to the
Line 2 Marking:
                       D e m
                         WW = Work Week
                         TTTTTT = Mfg code
                                                         year and work week of the mold date.
                                                         Manufacturing Code from Assembly Purchase Order
                                                         form.
                        e s nd
                         Circle = 1.2 mm diameter
*Note: Si8455 has 0 reverse channels.
                                                         “e3” Pb-Free Symbol.
                           ig e
                             ns d
                                                    Rev. 1.6                                               33


                                                                                        Si8450/51/52/55
DOCUMENT CHANGE LIST                                              Revision 1.3 to Revision 1.4
                                                                   Removed wide-body SOIC-16 package information
Revision 0.1 to Revision 0.2                                        and references throughout document.
 Updated all specs to reflect latest silicon.                     Updated "2.4.1. Supply Bypass" on page 21.
 Added "3. Errata and Design Migration Guidelines"                Added Figure 7, “Recommended Bypass
  on page 25.                                                       Components for the Si84xx Digital Isolator Family,”
 Added "9. Top Marking: 16-Pin Narrow Body SOIC"                   on page 21.
  on page 33.                                                      Updated "3.2. Power Supply Bypass Capacitors
                                                                    (Revision A and Revision B)" on page 25.
Revision 0.2 to Revision 1.0
 Updated document to reflect availability of Revision            Revision 1.4 to Revision 1.5
  B silicon.                                                           Updated "6. Ordering Guide" on page 28 to include

    Updated
    Updated
                  N
 Updated Tables 3,4, and 5.
                    ot
                all supply currents and channel-channel skew.
    Updated Table 2.
                absolute maximum supply voltage.
                                                                        new title note and “ Alternative Part Number (APN)”
                                                                        column.
                                                                  Revision 1.5 to Revision 1.6
                                                                       Deleted references to MSL ratings throughout

    Updated
                fo R
    Updated Table 7.
                clearance and creepage dimensions.
                                                                        document to eliminate redundancy and maintain
                                                                        compliance with corporate data sheet format


    Updated
                  r N ec
    Updated Table 12.
                Note 7.
    Updated Table 13.
                                                                        requirements. The MSL ratings are specified in the
                                                                        Qualification Report for the product.
                       e w om
    Updated   Note 3.
 Updated "3. Errata and Design Migration Guidelines"
  on page 25.
Revision 1.0 to Revision 1.1

                              m
 Updated "6. Ordering Guide" on page 28.
                          D e
    Updated Tables 3, 4, and 5.
    Updated
                           e s nd
              notes in both tables to reflect output
      impedance of 85 .
                              ig e
    Updated rise and fall time specifications.
    Updated CMTI value.
Revision 1.1 to Revision 1.2
                               ns d
  Updated document throughout to include MSL
  improvements to MSL2A.
 Updated "6. Ordering Guide" on page 28.
    Updated    Note 1 in ordering guide table to reflect
      improvement and compliance to MSL2A moisture
      sensitivity level.
Revision 1.2 to Revision 1.3
 Updated " Features" on page 1.
 Moved Tables 1 and 2 to page 3.
 Updated Tables 6, 7, 8, and 9.
 Updated Table 12 footnotes.
 Added Figure 15, “Si84xx Time-Dependent
  Dielectric Breakdown,” on page 24.
                                                             Rev. 1.6                                                    34


      Smart.
      Connected.
      Energy-Friendly.
                           Products                                                          Quality                                          Support and Community
                    www.silabs.com/products                                          www.silabs.com/quality                                        community.silabs.com
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or
intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical"
parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes
without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included
information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted
hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of
Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant
personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass
destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Trademark Information
Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®,
EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®,
Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered
trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other
products or brand names mentioned herein are trademarks of their respective holders.
                                                        Silicon Laboratories Inc.
                                                        400 West Cesar Chavez
                                                        Austin, TX 78701
                                                        USA
                                                        http://www.silabs.com


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Silicon Laboratories:
  SI8450AA-B-IS1R SI8450AB-B-IS1R SI8450BA-B-IS1R SI8450BB-B-IS1R SI8451AA-B-IS1R SI8451AB-B-IS1R
SI8451BA-B-IS1R SI8451BB-B-IS1R SI8452AB-B-IS1R SI8452BA-B-IS1R SI8452BB-B-IS1R SI8455BA-B-IS1R
SI8455BB-B-IS1R SI8455BA-B-IUR SI8451BA-A-IS1R SI8450BA-A-IS1R SI8450BB-B-IS1 SI8451AA-B-IS1
SI8451BA-B-IS1 SI8452AB-B-IS1 SI8451AB-B-IS1 SI8451BB-B-IS1 SI8455BA-B-IS1 SI8450AB-A-IS1R SI8455BA-
B-IU SI8451AA-A-IS1R SI8450AA-B-IS1 SI8452BB-B-IS1 SI8455BB-B-IS1 SI8450BA-B-IS1 SI8450AB-B-IS1
SI8452AB-A-IS1R SI8452BA-B-IS1 SI8451AB-A-IS1R SI8450AA-A-IS1 SI8450AB-A-IS1 SI8450BA-A-IS1
SI8450BB-A-IS1 SI8451AA-A-IS1 SI8452BB-A-IS1 SI8451AB-A-IS1 SI8451BA-A-IS1 SI8451BB-A-IS1 SI8452AB-A-
IS1 SI8452BA-A-IS1 SI8455BB-A-IS1R SI8450AA-A-IS1R SI8452BB-A-IS1R SI8450BB-A-IS1R SI8452BA-A-IS1R
SI8451BB-A-IS1R SI8455BA-A-IS1R SI8442AB-D-IU SI8442AB-D-IUR SI8442BB-D-IU SI8442BB-D-IUR SI8455BA-
A-IS SI8455BA-A-ISR SI8455BA-B-ISR SI8455BB-A-IS SI8455BB-A-ISR SI8455BB-B-ISR
