<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>DBGDSCRext</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">DBGDSCRext, Debug Status and Control Register, External View</h1><p>The DBGDSCRext characteristics are:</p><h2>Purpose</h2>
        <p>Main control register for the debug implementation.</p>
      <h2>Configuration</h2><p>AArch32 System register DBGDSCRext bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-mdscr_el1.html">MDSCR_EL1[31:0]</a>.</p><p>AArch32 System register DBGDSCRext bit [15] is architecturally mapped to AArch32 System register <a href="AArch32-dbgdscrint.html">DBGDSCRint[15]</a>.</p><p>AArch32 System register DBGDSCRext bit [12] is architecturally mapped to AArch32 System register <a href="AArch32-dbgdscrint.html">DBGDSCRint[12]</a>.</p><p>AArch32 System register DBGDSCRext bits [5:2] are architecturally mapped to AArch32 System register <a href="AArch32-dbgdscrint.html">DBGDSCRint[5:2]</a>.</p><p>This register is present only when EL1 is capable of using AArch32. Otherwise, direct accesses to DBGDSCRext are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>This register is required in all implementations.</p>
      <h2>Attributes</h2>
        <p>DBGDSCRext is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31-1">TFO</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30">RXfull</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29">TXfull</a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-27_27">RXO</a></td><td class="lr" colspan="1"><a href="#fieldset_0-26_26">TXU</a></td><td class="lr" colspan="2"><a href="#fieldset_0-25_24">RES0</a></td><td class="lr" colspan="2"><a href="#fieldset_0-23_22">INTdis</a></td><td class="lr" colspan="1"><a href="#fieldset_0-21_21">TDA</a></td><td class="lr" colspan="1"><a href="#fieldset_0-20_20">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-19_19-1">SC2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-18_18">NS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_17-1">SPNIDdis</a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16-1">SPIDdis</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_15">MDBGen</a></td><td class="lr" colspan="1"><a href="#fieldset_0-14_14">HDE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-13_13">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-12_12">UDCCdis</a></td><td class="lr" colspan="5"><a href="#fieldset_0-11_7">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-6_6">ERR</a></td><td class="lr" colspan="4"><a href="#fieldset_0-5_2">MOE</a></td><td class="lr" colspan="2"><a href="#fieldset_0-1_0">RES0</a></td></tr></tbody></table><h4 id="fieldset_0-31_31-1">TFO, bit [31]<span class="condition"><br/>When FEAT_TRF is implemented:
                        </span></h4><div class="field">
      <p>Trace Filter override. Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.TFO.</p>
    <p>When the OS Lock is unlocked, <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0, software must treat this bit as UNK/SBZP.</p>
<p>When the OS Lock is locked, <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, this bit holds the value of <a href="ext-edscr.html">EDSCR</a>.TFO. Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.TFO.</p><p>Accessing this field has the following behavior:</p><ul><li>When DBGOSLSR.OSLK == 1, access to this field
                            is <span class="access_level">RW</span>.</li><li>When DBGOSLSR.OSLK == 0, access to this field
                            is <span class="access_level">RO</span>.</li></ul></div><h4 id="fieldset_0-31_31-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-30_30">RXfull, bit [30]</h4><div class="field"><p>DTRRX full. Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.RXfull.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0, software must treat this bit as UNK/SBZP.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, this bit holds the value of <a href="ext-edscr.html">EDSCR</a>.RXfull. Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.RXfull.</p>
<p>Arm deprecates use of this bit other than for save/restore. Use <a href="AArch32-dbgdscrint.html">DBGDSCRint</a> to access the DTRRX full status.</p><p>The architected behavior of this field determines the value it returns after a reset.</p><p>Accessing this field has the following behavior:</p><ul><li>When DBGOSLSR.OSLK == 1, access to this field
                            is <span class="access_level">RW</span>.</li><li>When DBGOSLSR.OSLK == 0, access to this field
                            is <span class="access_level">RO</span>.</li></ul></div><h4 id="fieldset_0-29_29">TXfull, bit [29]</h4><div class="field"><p>DTRTX full. Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.TXfull.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0, software must treat this bit as UNK/SBZP.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, this bit holds the value of <a href="ext-edscr.html">EDSCR</a>.TXfull. Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.TXfull.</p>
<p>Arm deprecates use of this bit other than for save/restore. Use <a href="AArch32-dbgdscrint.html">DBGDSCRint</a> to access the DTRTX full status.</p><p>The architected behavior of this field determines the value it returns after a reset.</p><p>Accessing this field has the following behavior:</p><ul><li>When DBGOSLSR.OSLK == 1, access to this field
                            is <span class="access_level">RW</span>.</li><li>When DBGOSLSR.OSLK == 0, access to this field
                            is <span class="access_level">RO</span>.</li></ul></div><h4 id="fieldset_0-28_28">Bit [28]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-27_27">RXO, bit [27]</h4><div class="field"><p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.RXO.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0, software must treat this bit as UNK/SBZP.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, this bit holds the value of <a href="ext-edscr.html">EDSCR</a>.RXO. Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.RXO.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, if bits [27,6] of the value written to DBGDSCRext are {1,0}, that is, the RXO bit is 1 and the ERR bit is 0, the PE sets <a href="ext-edscr.html">EDSCR</a>.{RXO,ERR} to <span class="arm-defined-word">UNKNOWN</span> values.</p><p>The architected behavior of this field determines the value it returns after a reset.</p><p>Accessing this field has the following behavior:</p><ul><li>When DBGOSLSR.OSLK == 1, access to this field
                            is <span class="access_level">RW</span>.</li><li>When DBGOSLSR.OSLK == 0, access to this field
                            is <span class="access_level">RO</span>.</li></ul></div><h4 id="fieldset_0-26_26">TXU, bit [26]</h4><div class="field"><p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.TXU.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0, software must treat this bit as UNK/SBZP.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, this bit holds the value of <a href="ext-edscr.html">EDSCR</a>.TXU. Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.TXU.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, if bits [26,6] of the value written to DBGDSCRext are {1,0}, that is, the TXU bit is 1 and the ERR bit is 0, the PE sets <a href="ext-edscr.html">EDSCR</a>.{TXU,ERR} to <span class="arm-defined-word">UNKNOWN</span> values.</p><p>The architected behavior of this field determines the value it returns after a reset.</p><p>Accessing this field has the following behavior:</p><ul><li>When DBGOSLSR.OSLK == 1, access to this field
                            is <span class="access_level">RW</span>.</li><li>When DBGOSLSR.OSLK == 0, access to this field
                            is <span class="access_level">RO</span>.</li></ul></div><h4 id="fieldset_0-25_24">Bits [25:24]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-23_22">INTdis, bits [23:22]</h4><div class="field"><p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.INTdis.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0, this field is RO, and software must treat it as UNK/SBZP.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, this field is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.INTdis. Reads and writes of this field are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.INTdis.</p><p>The architected behavior of this field determines the value it returns after a reset.</p><p>Accessing this field has the following behavior:</p><ul><li>When DBGOSLSR.OSLK == 1, access to this field
                            is <span class="access_level">RW</span>.</li><li>When DBGOSLSR.OSLK == 0, access to this field
                            is <span class="access_level">RO</span>.</li></ul></div><h4 id="fieldset_0-21_21">TDA, bit [21]</h4><div class="field"><p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.TDA.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0, software must treat this bit as UNK/SBZP.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, this bit holds the value of <a href="ext-edscr.html">EDSCR</a>.TDA. Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.TDA.</p><p>The architected behavior of this field determines the value it returns after a reset.</p><p>Accessing this field has the following behavior:</p><ul><li>When DBGOSLSR.OSLK == 1, access to this field
                            is <span class="access_level">RW</span>.</li><li>When DBGOSLSR.OSLK == 0, access to this field
                            is <span class="access_level">RO</span>.</li></ul></div><h4 id="fieldset_0-20_20">Bit [20]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-19_19-1">SC2, bit [19]<span class="condition"><br/>When FEAT_PCSRv8 is implemented, FEAT_VHE is implemented and FEAT_PCSRv8p2 is not implemented:
                        </span></h4><div class="field"><p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.SC2.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0, software must treat this bit as UNK/SBZP.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, this bit holds the value of <a href="ext-edscr.html">EDSCR</a>.SC2. Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.SC2.</p><p>Accessing this field has the following behavior:</p><ul><li>When DBGOSLSR.OSLK == 1, access to this field
                            is <span class="access_level">RW</span>.</li><li>When DBGOSLSR.OSLK == 0, access to this field
                            is <span class="access_level">RO</span>.</li></ul></div><h4 id="fieldset_0-19_19-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-18_18">NS, bit [18]</h4><div class="field"><p>Non-secure status.</p>
<p>Arm deprecates use of this field.</p><table class="valuetable"><tr><th>NS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Secure state.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Non-secure state.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-17_17-1">SPNIDdis, bit [17]<span class="condition"><br/>When EL3 is implemented:
                        </span></h4><div class="field">
      <p>Secure privileged profiling disabled status bit.</p>
    <table class="valuetable"><tr><th>SPNIDdis</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Profiling allowed in Secure privileged modes.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Profiling prohibited in Secure privileged modes.</p>
        </td></tr></table><p>This field reads as 0 if any of the following applies, and reads as 1 otherwise:</p>
<ul>
<li><span class="xref">FEAT_Debugv8p2</span> is not implemented and <span class="function">ExternalSecureNoninvasiveDebugEnabled()</span> returns TRUE.
</li><li>EL3 is using AArch32 and the value of <a href="AArch32-sdcr.html">SDCR</a>.SPME is 1.
</li><li>EL3 is using AArch64 and the value of <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.SPME is 1.
</li></ul>
<p>Arm deprecates use of this field.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-17_17-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-16_16-1">SPIDdis, bit [16]<span class="condition"><br/>When EL3 is implemented:
                        </span></h4><div class="field">
      <p>Secure privileged AArch32 invasive self-hosted debug disabled status bit. The value of this bit depends on the value of <a href="AArch32-sdcr.html">SDCR</a>.SPD and the pseudocode function <span class="function">AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled()</span>.</p>
    <table class="valuetable"><tr><th>SPIDdis</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Self-hosted debug enabled in Secure privileged AArch32 modes.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Self-hosted debug disabled in Secure privileged AArch32 modes.</p>
        </td></tr></table><p>This bit reads as 1 if any of the following is true and reads as 0 otherwise:</p>
<ul>
<li>EL3 is using AArch32 and <a href="AArch32-sdcr.html">SDCR</a>.SPD has the value <span class="binarynumber">0b10</span>.
</li><li>EL3 is using AArch64 and <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.SPD32 has the value <span class="binarynumber">0b10</span>.
</li><li>EL3 is using AArch32, <a href="AArch32-sdcr.html">SDCR</a>.SPD has the value <span class="binarynumber">0b00</span>, and <span class="function">AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled()</span> returns FALSE.
</li><li>EL3 is using AArch64, <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.SPD32 has the value <span class="binarynumber">0b00</span>, and <span class="function">AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled()</span> returns FALSE.
</li></ul>
<p>Arm deprecates use of this field.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-16_16-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_15">MDBGen, bit [15]</h4><div class="field">
      <p>Monitor debug events enable. Enable Breakpoint, Watchpoint, and Vector Catch exceptions.</p>
    <table class="valuetable"><tr><th>MDBGen</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Breakpoint, Watchpoint, and Vector Catch exceptions disabled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Breakpoint, Watchpoint, and Vector Catch exceptions enabled.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-14_14">HDE, bit [14]</h4><div class="field"><p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.HDE.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0, software must treat this bit as UNK/SBZP.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, this bit holds the value of <a href="ext-edscr.html">EDSCR</a>.HDE. Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.HDE.</p><p>The architected behavior of this field determines the value it returns after a reset.</p><p>Accessing this field has the following behavior:</p><ul><li>When DBGOSLSR.OSLK == 1, access to this field
                            is <span class="access_level">RW</span>.</li><li>When DBGOSLSR.OSLK == 0, access to this field
                            is <span class="access_level">RO</span>.</li></ul></div><h4 id="fieldset_0-13_13">Bit [13]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-12_12">UDCCdis, bit [12]</h4><div class="field">
      <p>Traps EL0 accesses to the DCC registers to Undefined mode.</p>
    <table class="valuetable"><tr><th>UDCCdis</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>EL0 accesses to the <a href="AArch32-dbgdscrint.html">DBGDSCRint</a>, <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>, <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>, <a href="AArch32-dbgdidr.html">DBGDIDR</a>, <a href="AArch32-dbgdsar.html">DBGDSAR</a>, and <a href="AArch32-dbgdrar.html">DBGDRAR</a> are trapped to Undefined mode.</p>
        </td></tr></table>
      <div class="note"><span class="note-header">Note</span>
        <p>All accesses to these registers are trapped, including LDC and STC accesses to <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a> and <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>, and MRRC accesses to <a href="AArch32-dbgdsar.html">DBGDSAR</a> and <a href="AArch32-dbgdrar.html">DBGDRAR</a>.</p>
      </div>
      <p>Traps of EL0 accesses to the <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a> and <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a> are ignored in Debug state.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-11_7">Bits [11:7]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-6_6">ERR, bit [6]</h4><div class="field"><p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.ERR.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0, software must treat this bit as UNK/SBZP.</p>
<p>When <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 1, this bit holds the value of <a href="ext-edscr.html">EDSCR</a>.ERR. Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.ERR.</p><p>The architected behavior of this field determines the value it returns after a reset.</p><p>Accessing this field has the following behavior:</p><ul><li>When DBGOSLSR.OSLK == 1, access to this field
                            is <span class="access_level">RW</span>.</li><li>When DBGOSLSR.OSLK == 0, access to this field
                            is <span class="access_level">RO</span>.</li></ul></div><h4 id="fieldset_0-5_2">MOE, bits [5:2]</h4><div class="field">
      <p>Method of Entry for debug exception. When a debug exception is taken to an Exception level using AArch32, this field is set to indicate the event that caused the exception:</p>
    <table class="valuetable"><tr><th>MOE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Breakpoint.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>Software breakpoint (BKPT) instruction.</p>
        </td></tr><tr><td class="bitfield">0b0101</td><td>
          <p>Vector catch.</p>
        </td></tr><tr><td class="bitfield">0b1010</td><td>
          <p>Watchpoint.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-1_0">Bits [1:0]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><div class="access_mechanisms"><h2>Accessing DBGDSCRext</h2>
        <p>Individual fields within this register might have restricted accessibility when the OS Lock is unlocked, <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK == 0. See the field descriptions for more detail.</p>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1110</td><td>0b000</td><td>0b0000</td><td>0b0010</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.&lt;TDE,TDA&gt; != '00' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.&lt;TDE,TDA&gt; != '00' then
        AArch32.TakeHypTrapException(0x05);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        R[t] = DBGDSCRext;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        R[t] = DBGDSCRext;
elsif PSTATE.EL == EL3 then
    R[t] = DBGDSCRext;
                </p><h4 class="assembler">MCR{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1110</td><td>0b000</td><td>0b0000</td><td>0b0010</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.&lt;TDE,TDA&gt; != '00' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x05);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.&lt;TDE,TDA&gt; != '00' then
        AArch32.TakeHypTrapException(0x05);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        DBGDSCRext = R[t];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x05);
    else
        DBGDSCRext = R[t];
elsif PSTATE.EL == EL3 then
    DBGDSCRext = R[t];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
