Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat May  5 20:41:57 2018
| Host         : c125m-23.EECS.Berkeley.EDU running 64-bit CentOS release 6.9 (Final)
| Command      : report_control_sets -verbose -file z1top_control_sets_placed.rpt
| Design       : z1top
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |   141 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             167 |           64 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |             517 |          216 |
| Yes          | No                    | No                     |             161 |           65 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             150 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
|     Clock Signal    |                        Enable Signal                        |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+---------------------+-------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+
| ~i2s_cont/SCLK_OBUF | async_FIFO/sdin_passer_reg_2                                |                                                                                |                1 |              1 |
| ~i2s_cont/SCLK_OBUF |                                                             |                                                                                |                1 |              2 |
|  pixel_clk_g        |                                                             | hdmi_out/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  cpu_clk_g          | b_parser/button_edge_detector/fifo_write_data_reg[0][0]     |                                                                                |                1 |              4 |
|  cpu_clk_g          |                                                             | i2s_cont/mclk_counter[3]_i_1_n_0                                               |                1 |              4 |
|  pixel_clk_g        |                                                             | hdmi_out/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  cpu_clk_g          | CPU/sync_FIFO/write_pointer0                                | b_parser/button_edge_detector/mclk_passer_reg                                  |                1 |              5 |
|  cpu_clk_g          |                                                             | i2s_cont/sclk_counter[4]_i_1_n_0                                               |                1 |              5 |
| ~i2s_cont/SCLK_OBUF |                                                             | i2s_cont/bit_counter                                                           |                1 |              6 |
|  cpu_clk_g          | b_parser/button_debouncer/p_1_out                           | b_parser/button_synchronizer/SATURATOR_LOOP[3].pulse_counter_reg[3][7][0]      |                3 |              8 |
|  cpu_clk_g          | CPU/on_chip_uart/uareceive/to_send_reg[8]_0                 | b_parser/button_edge_detector/mclk_passer_reg                                  |                2 |              8 |
|  cpu_clk_g          | b_parser/button_debouncer/p_9_out                           | b_parser/button_synchronizer/SR[0]                                             |                2 |              8 |
|  cpu_clk_g          | CPU/sync_FIFO/p_0_in                                        |                                                                                |                1 |              8 |
|  cpu_clk_g          | b_parser/button_debouncer/p_7_out                           | b_parser/button_synchronizer/SATURATOR_LOOP[1].pulse_counter_reg[1][7][0]      |                3 |              8 |
|  cpu_clk_g          | b_parser/button_debouncer/p_4_out                           | b_parser/button_synchronizer/SATURATOR_LOOP[2].pulse_counter_reg[2][7][0]      |                3 |              8 |
|  cpu_clk_g          | CPU/on_chip_uart/uareceive/E[0]                             | b_parser/button_edge_detector/mclk_passer_reg                                  |                3 |              9 |
|  cpu_clk_g          | CPU/on_chip_uart/uareceive/rx_shift0                        |                                                                                |                4 |              9 |
|  cpu_clk_g          | celesta/y_curr[9]_i_1_n_0                                   |                                                                                |               10 |             10 |
|  cpu_clk_g          | CPU/on_chip_uart/uareceive/y1_reg_reg[0][0]                 | b_parser/button_edge_detector/mclk_passer_reg                                  |                4 |             10 |
|  cpu_clk_g          | CPU/on_chip_uart/uareceive/y0_reg_reg[0][0]                 | b_parser/button_edge_detector/mclk_passer_reg                                  |                4 |             10 |
|  cpu_clk_g          | CPU/on_chip_uart/uareceive/x0_reg_reg[0][0]                 | b_parser/button_edge_detector/mclk_passer_reg                                  |                4 |             10 |
|  cpu_clk_g          |                                                             | CPU/on_chip_uart/uareceive/clock_counter[9]_i_1_n_0                            |                3 |             10 |
|  pixel_clk_g        |                                                             | hdmi_out/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |
|  cpu_clk_g          |                                                             | CPU/on_chip_uart/uareceive/SR[0]                                               |                4 |             11 |
|  cpu_clk_g          |                                                             | b_parser/button_edge_detector/lrck_counter_reg[11]                             |                3 |             12 |
|  cpu_clk_g          | CPU/on_chip_uart/uareceive/x1_reg_reg[0][0]                 | b_parser/button_edge_detector/mclk_passer_reg                                  |                5 |             14 |
|  cpu_clk_g          |                                                             | b_parser/button_debouncer/sample_counter[14]_i_1_n_0                           |                4 |             14 |
|  pixel_clk_g        | vinny/framebuffer_addr_reg[19]_i_1_n_0                      | b_parser/button_edge_detector/video_reset                                      |                8 |             20 |
|  cpu_clk_g          | celesta/x_curr                                              |                                                                                |               12 |             21 |
|  cpu_clk_g          |                                                             | CPU/on_chip_uart/uareceive/fb_data_reg_reg_0                                   |                9 |             21 |
|  cpu_clk_g          | CPU/on_chip_uart/uareceive/tone_switch_period_reg_reg[0][0] |                                                                                |                6 |             24 |
|  cpu_clk_g          | CPU/on_chip_uart/uareceive/async_fifo_wr_en_reg_reg[0]      |                                                                                |                7 |             24 |
|  cpu_clk_g          |                                                             | tony/clock_counter[0]_i_1__0_n_0                                               |                6 |             24 |
|  pixel_clk_g        |                                                             | b_parser/button_edge_detector/video_reset                                      |               11 |             25 |
|  cpu_clk_g          | i2s_cont/E[0]                                               |                                                                                |                5 |             29 |
|  cpu_clk_g          | CPU/on_chip_uart/uareceive/instr_counter_reg[0]             | CPU/on_chip_uart/uareceive/cycle_counter_reg[0]                                |                8 |             32 |
|  pixel_clk_g        |                                                             | hdmi_out/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               15 |             32 |
|  cpu_clk_g          |                                                             | CPU/on_chip_uart/uareceive/cycle_counter_reg[0]                                |                8 |             32 |
|  cpu_clk_g          | CPU/E[0]                                                    |                                                                                |               17 |             34 |
|  cpu_clk_g          | CPU/p_0_in4_out                                             |                                                                                |                6 |             37 |
|  cpu_clk_g          |                                                             |                                                                                |               30 |             62 |
|  cpu_clk_g          | CPU/reggie/p_0_in__0                                        |                                                                                |               12 |             96 |
|  pixel_clk_g        |                                                             |                                                                                |               33 |            103 |
|  cpu_clk_g          |                                                             | b_parser/button_edge_detector/mclk_passer_reg                                  |              148 |            313 |
+---------------------+-------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 4      |                     3 |
| 5      |                     2 |
| 6      |                     1 |
| 8      |                     6 |
| 9      |                     2 |
| 10     |                     6 |
| 11     |                     1 |
| 12     |                     1 |
| 14     |                     2 |
| 16+    |                    17 |
+--------+-----------------------+


