<html><body><samp><pre>
<!@TC:0>

                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    cobblepott.ece.northwestern.edu
Date:        Tue Jan 16 12:11:37 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Tue Jan 16 12:13:58 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Tue Jan 16 12:13:58 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Tue Jan 16 12:13:58 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/synwork/fibonacci_tb_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srs

compiler completed
# Tue Jan 16 12:14:03 2024

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Tue Jan 16 12:14:03 2024

multi_srs_gen completed
# Tue Jan 16 12:14:03 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/synwork/fibonacci_tb_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Tue Jan 16 12:14:03 2024

premap completed with warnings
# Tue Jan 16 12:14:04 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Tue Jan 16 12:14:04 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Tue Jan 16 12:14:04 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/synwork/fibonacci_tb_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srm

fpga_mapper completed with warnings
# Tue Jan 16 12:14:05 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr"
Running: synthesis_check in foreground

License granted for 4 parallel jobs
Running HDL synthesis check...

synthesis_check completed
# Tue Jan 16 12:17:57 2024

Return Code: 0
Run Time:00h:00m:00s
0Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr
log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr"
Running: synthesis_check in foreground

License granted for 4 parallel jobs
Running HDL synthesis check...

synthesis_check completed
# Tue Jan 16 12:26:54 2024

Return Code: 0
Run Time:00h:00m:01s
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW1/rev_1/fibonacci_tb.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Tue Jan 16 12:27:03 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Tue Jan 16 12:27:03 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Tue Jan 16 12:27:03 2024

compiler completed
# Tue Jan 16 12:27:05 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Tue Jan 16 12:27:05 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Tue Jan 16 12:27:05 2024
Up-To-Date: premap. No run necessary
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Tue Jan 16 12:27:06 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Tue Jan 16 12:27:06 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1

</pre></samp></body></html>
