* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 13 2022 20:11:49

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 313/1280
Used Logic Tile: 61/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 109
Fanout to Tile: 35


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   1 0 0 1 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 1 1 0 0 0 0   
13|   0 0 0 0 0 1 7 8 2 0 0 0   
12|   0 1 0 1 5 7 4 8 3 0 0 0   
11|   0 0 0 7 8 6 5 0 7 0 0 0   
10|   0 0 0 8 8 8 7 2 8 0 0 0   
 9|   0 0 0 8 8 6 7 6 8 0 0 0   
 8|   0 0 0 1 8 6 8 7 8 0 0 0   
 7|   0 0 0 7 7 7 1 3 1 0 0 0   
 6|   0 0 0 5 8 4 2 4 8 0 0 0   
 5|   0 0 0 7 8 7 3 7 8 0 0 0   
 4|   0 0 0 1 6 1 1 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 1 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.13

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     2  0  0  2  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  2  2  0  0  0  0    
13|     0  0  0  0  0  2 10 16  8  0  0  0    
12|     0  2  0  4 11 12  8 17 12  0  0  0    
11|     0  0  0 13 16  9 14  0 14  0  0  0    
10|     0  0  0 17 16 11 20  8 16  0  0  0    
 9|     0  0  0 18 22 17 18 20 16  0  0  0    
 8|     0  0  0  2 17 15  8 13 16  0  0  0    
 7|     0  0  0 14 21 19  4  5  2  0  0  0    
 6|     0  0  0 11 18  8  3 16 16  0  0  0    
 5|     0  0  0 14 16  8 10 15 17  0  0  0    
 4|     0  0  0  3 11  4  3  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  2  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 11.25

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     2  0  0  2  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  2  2  0  0  0  0    
13|     0  0  0  0  0  2 22 22  8  0  0  0    
12|     0  2  0  4 18 25 14 25 12  0  0  0    
11|     0  0  0 26 16 18 18  0 14  0  0  0    
10|     0  0  0 31 16 25 25  8 16  0  0  0    
 9|     0  0  0 27 26 22 21 21 16  0  0  0    
 8|     0  0  0  2 28 19  8 23 16  0  0  0    
 7|     0  0  0 25 23 25  4  6  2  0  0  0    
 6|     0  0  0 16 18 12  3 16 22  0  0  0    
 5|     0  0  0 22 16 22 12 25 25  0  0  0    
 4|     0  0  0  3 19  4  3  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  2  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 15.23

***** Run Time Info *****
Run Time:  0
