Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Sep 17 13:14:06 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.793        0.000                      0                  229        0.169        0.000                      0                  229        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.793        0.000                      0                  229        0.169        0.000                      0                  229        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.429ns (36.994%)  route 2.434ns (63.006%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y102         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.714     6.445    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I1_O)        0.324     6.769 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.605     7.374    U_TRANSMITTER/U_FSM/Q_reg[0]_1
    SLICE_X2Y104         LUT5 (Prop_lut5_I0_O)        0.355     7.729 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.499     8.228    U_TEST/rdy_ext_OBUF
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.331     8.559 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.616     9.175    U_TEST/byte_addr_enable
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.968    U_TEST/byte_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.429ns (36.994%)  route 2.434ns (63.006%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y102         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.714     6.445    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I1_O)        0.324     6.769 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.605     7.374    U_TRANSMITTER/U_FSM/Q_reg[0]_1
    SLICE_X2Y104         LUT5 (Prop_lut5_I0_O)        0.355     7.729 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.499     8.228    U_TEST/rdy_ext_OBUF
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.331     8.559 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.616     9.175    U_TEST/byte_addr_enable
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.968    U_TEST/byte_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.429ns (36.994%)  route 2.434ns (63.006%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y102         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.714     6.445    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I1_O)        0.324     6.769 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.605     7.374    U_TRANSMITTER/U_FSM/Q_reg[0]_1
    SLICE_X2Y104         LUT5 (Prop_lut5_I0_O)        0.355     7.729 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.499     8.228    U_TEST/rdy_ext_OBUF
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.331     8.559 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.616     9.175    U_TEST/byte_addr_enable
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[4]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.968    U_TEST/byte_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.429ns (38.409%)  route 2.291ns (61.591%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y102         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.714     6.445    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I1_O)        0.324     6.769 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.605     7.374    U_TRANSMITTER/U_FSM/Q_reg[0]_1
    SLICE_X2Y104         LUT5 (Prop_lut5_I0_O)        0.355     7.729 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.499     8.228    U_TEST/rdy_ext_OBUF
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.331     8.559 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.474     9.033    U_TEST/byte_addr_enable
    SLICE_X1Y100         FDRE                                         r  U_TEST/byte_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.590    15.012    U_TEST/CLK
    SLICE_X1Y100         FDRE                                         r  U_TEST/byte_addr_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.205    15.047    U_TEST/byte_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.429ns (38.409%)  route 2.291ns (61.591%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X3Y102         FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.714     6.445    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I1_O)        0.324     6.769 f  U_TRANSMITTER/U_BIT_COUNTER/LED[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.605     7.374    U_TRANSMITTER/U_FSM/Q_reg[0]_1
    SLICE_X2Y104         LUT5 (Prop_lut5_I0_O)        0.355     7.729 f  U_TRANSMITTER/U_FSM/LED[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.499     8.228    U_TEST/rdy_ext_OBUF
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.331     8.559 r  U_TEST/byte_addr[4]_i_2/O
                         net (fo=5, routed)           0.474     9.033    U_TEST/byte_addr_enable
    SLICE_X1Y100         FDRE                                         r  U_TEST/byte_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.590    15.012    U_TEST/CLK
    SLICE_X1Y100         FDRE                                         r  U_TEST/byte_addr_reg[3]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.205    15.047    U_TEST/byte_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 U_TEST/byte_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 1.478ns (38.555%)  route 2.356ns (61.445%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.726     5.329    U_TEST/CLK
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  U_TEST/byte_addr_reg[1]/Q
                         net (fo=12, routed)          1.318     7.103    U_TEST/byte_addr[1]
    SLICE_X2Y100         LUT5 (Prop_lut5_I1_O)        0.156     7.259 f  U_TEST/g0_b5/O
                         net (fo=1, routed)           0.455     7.714    U_TEST/data[5]
    SLICE_X2Y100         LUT6 (Prop_lut6_I0_O)        0.355     8.069 r  U_TEST/state[0]_i_8/O
                         net (fo=1, routed)           0.000     8.069    U_TEST/state[0]_i_8_n_0
    SLICE_X2Y100         MUXF7 (Prop_muxf7_I1_O)      0.214     8.283 r  U_TEST/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.582     8.865    U_TRANSMITTER/U_FSM/Q_reg[2]
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.297     9.162 r  U_TRANSMITTER/U_FSM/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.162    U_TRANSMITTER/U_FSM/next[0]
    SLICE_X3Y105         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.589    15.011    U_TRANSMITTER/U_FSM/CLK
    SLICE_X3Y105         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)        0.031    15.187    U_TRANSMITTER/U_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 2.444ns (61.135%)  route 1.554ns (38.865%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.709     5.311    U_RESET_DEBOUNCE/CLK
    SLICE_X6Y101         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.478     5.789 r  U_RESET_DEBOUNCE/count_reg_reg[6]/Q
                         net (fo=2, routed)           0.739     6.528    U_RESET_DEBOUNCE/count_reg[6]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.373 r  U_RESET_DEBOUNCE/count_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.373    U_RESET_DEBOUNCE/count_reg_reg[8]_i_2_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  U_RESET_DEBOUNCE/count_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.487    U_RESET_DEBOUNCE/count_reg_reg[12]_i_2_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  U_RESET_DEBOUNCE/count_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.601    U_RESET_DEBOUNCE/count_reg_reg[16]_i_2_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.715 r  U_RESET_DEBOUNCE/count_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.715    U_RESET_DEBOUNCE/count_reg_reg[20]_i_2_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  U_RESET_DEBOUNCE/count_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    U_RESET_DEBOUNCE/count_reg_reg[24]_i_2_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.163 r  U_RESET_DEBOUNCE/count_reg_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.815     8.978    U_RESET_DEBOUNCE/data0[26]
    SLICE_X6Y105         LUT4 (Prop_lut4_I0_O)        0.331     9.309 r  U_RESET_DEBOUNCE/count_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     9.309    U_RESET_DEBOUNCE/count_next[26]
    SLICE_X6Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.587    15.009    U_RESET_DEBOUNCE/CLK
    SLICE_X6Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y105         FDRE (Setup_fdre_C_D)        0.118    15.368    U_RESET_DEBOUNCE/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 U_TEST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.041%)  route 2.730ns (80.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TEST/CLK
    SLICE_X2Y101         FDRE                                         r  U_TEST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  U_TEST/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          1.183     7.013    U_TEST/out[1]
    SLICE_X2Y105         LUT3 (Prop_lut3_I1_O)        0.124     7.137 r  U_TEST/byte_addr[4]_i_1/O
                         net (fo=25, routed)          1.547     8.684    U_TEST/byte_addr[4]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429    14.744    U_TEST/byte_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 U_TEST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.041%)  route 2.730ns (80.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TEST/CLK
    SLICE_X2Y101         FDRE                                         r  U_TEST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  U_TEST/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          1.183     7.013    U_TEST/out[1]
    SLICE_X2Y105         LUT3 (Prop_lut3_I1_O)        0.124     7.137 r  U_TEST/byte_addr[4]_i_1/O
                         net (fo=25, routed)          1.547     8.684    U_TEST/byte_addr[4]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429    14.744    U_TEST/byte_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 U_TEST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.041%)  route 2.730ns (80.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.710     5.312    U_TEST/CLK
    SLICE_X2Y101         FDRE                                         r  U_TEST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  U_TEST/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          1.183     7.013    U_TEST/out[1]
    SLICE_X2Y105         LUT3 (Prop_lut3_I1_O)        0.124     7.137 r  U_TEST/byte_addr[4]_i_1/O
                         net (fo=25, routed)          1.547     8.684    U_TEST/byte_addr[4]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.606    15.029    U_TEST/CLK
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[4]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429    14.744    U_TEST/byte_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.867%)  route 0.088ns (32.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.598     1.517    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X4Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/Q
                         net (fo=9, routed)           0.088     1.746    U_TRANSMITTER/U_BAUD_RATE/q[4]
    SLICE_X5Y101         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  U_TRANSMITTER/U_BAUD_RATE/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    U_TRANSMITTER/U_BAUD_RATE/q_0[1]
    SLICE_X5Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.868     2.034    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X5Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.092     1.622    U_TRANSMITTER/U_BAUD_RATE/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_TEST/byte_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/byte_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.650%)  route 0.324ns (58.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.599     1.518    U_TEST/CLK
    SLICE_X1Y100         FDRE                                         r  U_TEST/byte_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  U_TEST/byte_addr_reg[3]/Q
                         net (fo=11, routed)          0.324     1.970    U_TEST/byte_addr[3]
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.103     2.073 r  U_TEST/byte_addr[4]_i_3/O
                         net (fo=1, routed)           0.000     2.073    U_TEST/byte_addr[4]_i_3_n_0
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.878     2.043    U_TEST/CLK
    SLICE_X1Y98          FDRE                                         r  U_TEST/byte_addr_reg[4]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.104     1.901    U_TEST/byte_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.599     1.518    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X3Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_TRANSMITTER/U_BAUD_RATE/enb_reg/Q
                         net (fo=1, routed)           0.116     1.776    U_TRANSMITTER/U_BAUD_PULSE/enb
    SLICE_X3Y103         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.871     2.036    U_TRANSMITTER/U_BAUD_PULSE/CLK
    SLICE_X3Y103         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.070     1.603    U_TRANSMITTER/U_BAUD_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.597     1.516    U_TRANSMITTER/U_BAUD_2_PULSE/CLK
    SLICE_X7Y105         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/Q
                         net (fo=3, routed)           0.126     1.783    U_TRANSMITTER/U_BAUD_2_PULSE/dq1
    SLICE_X4Y105         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.867     2.033    U_TRANSMITTER/U_BAUD_2_PULSE/CLK
    SLICE_X4Y105         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y105         FDRE (Hold_fdre_C_D)         0.070     1.602    U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.735%)  route 0.124ns (37.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.596     1.515    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X6Y107         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/Q
                         net (fo=5, routed)           0.124     1.804    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[7]
    SLICE_X5Y107         LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  U_TRANSMITTER/U_BAUD_2_RATE/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    U_TRANSMITTER/U_BAUD_2_RATE/q[3]
    SLICE_X5Y107         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.866     2.032    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X5Y107         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.092     1.623    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.596     1.515    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X6Y107         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/Q
                         net (fo=5, routed)           0.138     1.817    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[7]
    SLICE_X6Y107         LUT6 (Prop_lut6_I3_O)        0.045     1.862 r  U_TRANSMITTER/U_BAUD_2_RATE/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.862    U_TRANSMITTER/U_BAUD_2_RATE/q[7]
    SLICE_X6Y107         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.866     2.032    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X6Y107         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X6Y107         FDRE (Hold_fdre_C_D)         0.121     1.636    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.886%)  route 0.140ns (40.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.596     1.515    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X6Y107         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDRE (Prop_fdre_C_Q)         0.164     1.679 f  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/Q
                         net (fo=5, routed)           0.140     1.819    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[7]
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.864 r  U_TRANSMITTER/U_BAUD_2_RATE/q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    U_TRANSMITTER/U_BAUD_2_RATE/q[6]
    SLICE_X6Y107         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.866     2.032    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X6Y107         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X6Y107         FDRE (Hold_fdre_C_D)         0.120     1.635    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.102%)  route 0.178ns (48.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.598     1.517    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X5Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/Q
                         net (fo=9, routed)           0.178     1.836    U_TRANSMITTER/U_BAUD_RATE/q[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.045     1.881 r  U_TRANSMITTER/U_BAUD_RATE/q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.881    U_TRANSMITTER/U_BAUD_RATE/q_0[7]
    SLICE_X3Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.872     2.037    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X3Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[7]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.092     1.649    U_TRANSMITTER/U_BAUD_RATE/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.598     1.517    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X3Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/Q
                         net (fo=4, routed)           0.167     1.825    U_TRANSMITTER/U_WAIT_BIT_COUNTER/wait_counter_out[2]
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.042     1.867 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_3__1/O
                         net (fo=1, routed)           0.000     1.867    U_TRANSMITTER/U_WAIT_BIT_COUNTER/p_0_in__1[3]
    SLICE_X3Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.871     2.036    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X3Y106         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.107     1.624    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.414%)  route 0.131ns (36.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.598     1.517    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X5Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[2]/Q
                         net (fo=6, routed)           0.131     1.776    U_TRANSMITTER/U_BAUD_RATE/q[2]
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.099     1.875 r  U_TRANSMITTER/U_BAUD_RATE/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.875    U_TRANSMITTER/U_BAUD_RATE/q_0[5]
    SLICE_X5Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.868     2.034    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X5Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.092     1.625    U_TRANSMITTER/U_BAUD_RATE/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    U_RESET_DEBOUNCE/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y102    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y103    U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y103    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y103    U_RESET_DEBOUNCE/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y103    U_RESET_DEBOUNCE/count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_RESET_DEBOUNCE/button_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    U_RESET_DEBOUNCE/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    U_RESET_DEBOUNCE/count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    U_RESET_DEBOUNCE/count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    U_RESET_DEBOUNCE/count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    U_RESET_DEBOUNCE/count_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    U_RESET_DEBOUNCE/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    U_RESET_DEBOUNCE/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    U_RESET_DEBOUNCE/count_reg_reg[12]/C



