<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>MPAMIDR_EL1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMIDR_EL1, MPAM ID Register (EL1)</h1><p>The MPAMIDR_EL1 characteristics are:</p><h2>Purpose</h2><p>Indicates the presence and maximum PARTID and PMG values supported in the implementation. It also indicates whether the implementation supports MPAM virtualization.</p><h2>Configuration</h2><p>This register is present only
    when MPAM is implemented.
      
    Otherwise, direct accesses to MPAMIDR_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>MPAMIDR_EL1 is a 64-bit register.</p><h2>Field descriptions</h2><p>The MPAMIDR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#HAS_SDEFLT_61">HAS_SDEFLT</a></td><td class="lr" colspan="1"><a href="#HAS_FORCE_NS_60">HAS_FORCE_NS</a></td><td class="lr" colspan="1"><a href="#0_59">RES0</a></td><td class="lr" colspan="1"><a href="#HAS_TIDR_58">HAS_TIDR</a></td><td class="lr" colspan="18"><a href="#0_57">RES0</a></td><td class="lr" colspan="8"><a href="#PMG_MAX_39">PMG_MAX</a></td></tr><tr class="firstrow"><td class="lr" colspan="11"><a href="#0_31">RES0</a></td><td class="lr" colspan="3"><a href="#VPMR_MAX_20">VPMR_MAX</a></td><td class="lr" colspan="1"><a href="#HAS_HCR_17">HAS_HCR</a></td><td class="lr" colspan="1"><a href="#0_16">RES0</a></td><td class="lr" colspan="16"><a href="#PARTID_MAX_15">PARTID_MAX</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields"><p>MPAMIDR_EL1 indicates the MPAM implementation parameters of the PE.</p></div><h4 id="0_63">
                Bits [63:62]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="HAS_SDEFLT_61">HAS_SDEFLT, bit [61]
              <div style="font-size:smaller;"><br/><del>From Armv8.6:
                </del></div></h4><p>HAS_SDEFLT indicates support for <a href="AArch64-mpam3_el3.html">MPAM3_EL3</a>.SDEFLT bit.<ins> Defined values are:</ins></p><table class="valuetable"><tr><th>HAS_SDEFLT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The SDEFLT bit is not implemented in <a href="AArch64-mpam3_el3.html">MPAM3_EL3</a>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The SDEFLT bit is implemented in <a href="AArch64-mpam3_el3.html">MPAM3_EL3</a>.</p></td></tr></table><p>When <a href="AArch64-mpam3_el3.html">MPAM3_EL3</a>.SDEFLT == 1, accesses from the Secure execution state use the default PARTID, PARTID == 0.</p><h4 id="HAS_FORCE_NS_60"><del>HAS_FORCE_NS, bit [60]
              </del><div style="font-size:smaller;"><br/><del>From Armv8.6:
                </del></div></h4><p><del>HAS_FORCE_NS indicates support for </del><a href="AArch64-mpam3_el3.html"><del>MPAM3_EL3</del></a><del>.FORCE_NS bit.</del></p><h4 id="HAS_FORCE_NS_60"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div><ins>HAS_FORCE_NS, bit [60]
              </ins></h4><p><ins>HAS_FORCE_NS indicates support for </ins><a href="AArch64-mpam3_el3.html"><ins>MPAM3_EL3</ins></a><ins>.FORCE_NS bit. Defined values are:</ins></p><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><table class="valuetable"><tr><th>HAS_FORCE_NS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The FORCE_NS bit is not implemented in <a href="AArch64-mpam3_el3.html">MPAM3_EL3</a>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The FORCE_NS bit is implemented in <a href="AArch64-mpam3_el3.html">MPAM3_EL3</a>.</p></td></tr></table><p>When <a href="AArch64-mpam3_el3.html">MPAM3_EL3</a>.FORCE_NS == 1, accesses from the Secure execution state have MPAM_NS == 1.</p><h4 id="0_60"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="0_59">
                Bit [59]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="HAS_TIDR_58">HAS_TIDR, bit [58]
              <div style="font-size:smaller;"><br/><del>From Armv8.6:
                </del></div></h4><p>HAS_TIDR indicates support for <a href="AArch64-mpam2_el2.html">MPAM2_EL2</a>.TIDR bit.<ins> Defined values are:</ins></p><table class="valuetable"><tr><th>HAS_TIDR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The TIDR bit is not implemented in <a href="AArch64-mpam2_el2.html">MPAM2_EL2</a>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The TIDR bit is implemented in <a href="AArch64-mpam2_el2.html">MPAM2_EL2</a>.</p></td></tr></table><h4 id="0_58"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="0_57">
                Bits [57:40]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMG_MAX_39">PMG_MAX, bits [39:32]
                  </h4><p>The largest value of PMG that the implementation can generate. The PMG_I and PMG_D fields of every MPAMn_ELx must implement at least enough bits to represent PMG_MAX.</p><h4 id="0_31">
                Bits [31:21]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="VPMR_MAX_20">VPMR_MAX, bits [20:18]
                  </h4><p>If HAS_HCR == 0, VPMR_MAX must be <span class="binarynumber">0b000</span>. Otherwise, it indicates the maximum register index n for the MPAMVPM&lt;n>_EL2 registers.</p><h4 id="HAS_HCR_17">HAS_HCR, bit [17]
              </h4><p>HAS_HCR indicates that the PE implementation supports MPAM virtualization, including <a href="AArch64-mpamhcr_el2.html">MPAMHCR_EL2</a>, <a href="AArch64-mpamvpmv_el2.html">MPAMVPMV_EL2</a> and MPAMVPM&lt;n>_EL2 with n in the range 0 to VPMR_MAX. Must be 0 if EL2 is not implemented in either security state.</p><table class="valuetable"><tr><th>HAS_HCR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>MPAM virtualization is not supported.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>MPAM virtualization is supported.</p></td></tr></table><h4 id="0_16">
                Bit [16]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PARTID_MAX_15">PARTID_MAX, bits [15:0]
                  </h4><p>The largest value of PARTID that the implementation can generate. The PARTID_I and PARTID_D fields of every MPAMn_ELx must implement at least enough bits to represent PARTID_MAX.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the MPAMIDR_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, MPAMIDR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1010</td><td>0b0100</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MPAMIDR_EL1.HAS_HCR == '1' &amp;&amp; MPAMHCR_EL2.TRAP_MPAMIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MPAMIDR_EL1.HAS_TIDR == '1' &amp;&amp; MPAM2_EL2.TIDR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return MPAMIDR_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; MPAM3_EL3.TRAPLOWER == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return MPAMIDR_EL1;
elsif PSTATE.EL == EL3 then
    return MPAMIDR_EL1;
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>