module control_unit_and_datapath_testbench();


wire mem_read, mem_write;
wire [1:0]size;
wire [62:0]data;
wire [31:0]address;
wire[15:0]r0, r1, r2, r3, r4, r5, r6, r7;
reg clock, reset;

control_unit_and_datapath dut(data, address, clock, reset, mem_read, mem_write, size, r0, r1, r2, r3, r4, r5, r6, r7);

initial begin
	clock <= 1'b0;
	reset <= 1'b1;
	#5
	reset <= 1'b0;
	#2000 $stop;
end

always
#5 clock <= ~clock;



endmodule
