@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[8] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[9] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[10] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[11] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[12] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[13] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[14] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[15] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[16] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[17] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[18] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[19] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[20] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[21] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[22] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[23] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[24] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[25] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[26] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[27] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[28] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[29] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[30] reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":425:8:425:9|Sequential instance sys_0.CoreGPIO_0.gpin1[31] reduced to a combinational gate by constant propagation 
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[31] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[30] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[29] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[28] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[27] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[26] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[25] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[24] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[23] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[22] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[21] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[20] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[19] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[18] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[17] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[16] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[15] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[14] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[13] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[12] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[11] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[10] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[9] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":608:10:608:11|Register bit edge_both[8] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[31] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[30] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[29] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[28] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[27] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[26] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[25] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[24] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[23] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[22] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[21] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[20] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[19] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[18] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[17] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[16] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[15] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[14] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[13] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[12] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[11] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[10] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[9] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":581:10:581:11|Register bit edge_neg[8] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[31] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[30] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[29] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[28] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[27] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[26] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[25] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[24] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[23] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[22] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[21] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[20] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[19] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[18] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[17] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[16] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[15] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[14] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[13] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[12] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[11] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[10] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[9] is always 0, optimizing ...
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":554:10:554:11|Register bit edge_pos[8] is always 0, optimizing ...
@W: BN132 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":437:2:437:3|Removing sequential instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t1_ff0,  because it is equivalent to instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t0_ff0
@W: BN132 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\intctrl.vhd":437:2:437:3|Removing sequential instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t1_ff,  because it is equivalent to instance sys_0.CORE8051S_0.MAIN8051_inst.U_INTCTRL.t0_ff
@W: MO160 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\cpu.vhd":1179:2:1179:3|Register bit nr_cycles[3] is always 0, optimizing ...
@W: MF136 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051s_extflash_extsram\component\actel\directcore\coregpio\3.1.101\rtl\vhdl\core\coregpio.vhd":521:8:521:9|Unknown RAM style no_rw_check
@W: MT420 |Found inferred clock top_8051|DebugIf_TCK with period 10.00ns. Please declare a user-defined clock on object "p:DebugIf_TCK"
@W: MT420 |Found inferred clock jtagu|udrck with period 10.00ns. Please declare a user-defined clock on object "n:sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.udrck"
@W: MT420 |Found inferred clock PLL_50Mh_6Mh|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:PLL_50Mh_6Mh_0.GLA"
