// Seed: 386073773
module module_0 (
    input tri id_0,
    input wor id_1,
    input uwire id_2,
    output wand id_3,
    input tri0 id_4,
    input tri id_5,
    output wor id_6,
    input supply1 id_7
);
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output uwire id_2,
    output wand id_3,
    output tri0 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input wand id_8,
    output tri1 id_9,
    output wire id_10,
    input wor id_11,
    output wor id_12
);
  tri0 id_14 = id_7 ? 1 : id_0;
  assign id_2 = id_14;
  module_0(
      id_8, id_8, id_0, id_9, id_8, id_8, id_6, id_14
  );
endmodule
