

================================================================
== Vitis HLS Report for 'Traceback'
================================================================
* Date:           Thu Oct 26 16:51:34 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        BasicKernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1097|     1097|  4.388 us|  4.388 us|  1097|  1097|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_Traceback_Pipeline_traceback_loop_fu_552  |Traceback_Pipeline_traceback_loop  |     1094|     1094|  4.376 us|  4.376 us|  1094|  1094|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      44|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     582|    1363|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     949|    -|
|Register         |        -|     -|      16|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     598|    2356|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |grp_Traceback_Pipeline_traceback_loop_fu_552  |Traceback_Pipeline_traceback_loop  |        0|   0|  582|  1215|    0|
    |mux_32_5_2_1_1_U819                           |mux_32_5_2_1_1                     |        0|   0|    0|   148|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |Total                                         |                                   |        0|   0|  582|  1363|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_654_p2        |         +|   0|  0|  18|          11|          11|
    |icmp_ln209_1_fu_898_p2    |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln209_fu_893_p2      |      icmp|   0|  0|   9|           2|           2|
    |or_ln209_fu_911_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln209_1_fu_917_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln209_fu_903_p3    |    select|   0|  0|   3|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  44|          18|          20|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  26|          5|    1|          5|
    |m_axi_gmem_AWVALID  |   9|          2|    1|          2|
    |m_axi_gmem_BREADY   |   9|          2|    1|          2|
    |m_axi_gmem_WVALID   |   9|          2|    1|          2|
    |tbmat_0_address0    |  14|          3|   11|         33|
    |tbmat_0_ce0         |  14|          3|    1|          3|
    |tbmat_10_address0   |  14|          3|   11|         33|
    |tbmat_10_ce0        |  14|          3|    1|          3|
    |tbmat_11_address0   |  14|          3|   11|         33|
    |tbmat_11_ce0        |  14|          3|    1|          3|
    |tbmat_12_address0   |  14|          3|   11|         33|
    |tbmat_12_ce0        |  14|          3|    1|          3|
    |tbmat_13_address0   |  14|          3|   11|         33|
    |tbmat_13_ce0        |  14|          3|    1|          3|
    |tbmat_14_address0   |  14|          3|   11|         33|
    |tbmat_14_ce0        |  14|          3|    1|          3|
    |tbmat_15_address0   |  14|          3|   11|         33|
    |tbmat_15_ce0        |  14|          3|    1|          3|
    |tbmat_16_address0   |  14|          3|   11|         33|
    |tbmat_16_ce0        |  14|          3|    1|          3|
    |tbmat_17_address0   |  14|          3|   11|         33|
    |tbmat_17_ce0        |  14|          3|    1|          3|
    |tbmat_18_address0   |  14|          3|   11|         33|
    |tbmat_18_ce0        |  14|          3|    1|          3|
    |tbmat_19_address0   |  14|          3|   11|         33|
    |tbmat_19_ce0        |  14|          3|    1|          3|
    |tbmat_1_address0    |  14|          3|   11|         33|
    |tbmat_1_ce0         |  14|          3|    1|          3|
    |tbmat_20_address0   |  14|          3|   11|         33|
    |tbmat_20_ce0        |  14|          3|    1|          3|
    |tbmat_21_address0   |  14|          3|   11|         33|
    |tbmat_21_ce0        |  14|          3|    1|          3|
    |tbmat_22_address0   |  14|          3|   11|         33|
    |tbmat_22_ce0        |  14|          3|    1|          3|
    |tbmat_23_address0   |  14|          3|   11|         33|
    |tbmat_23_ce0        |  14|          3|    1|          3|
    |tbmat_24_address0   |  14|          3|   11|         33|
    |tbmat_24_ce0        |  14|          3|    1|          3|
    |tbmat_25_address0   |  14|          3|   11|         33|
    |tbmat_25_ce0        |  14|          3|    1|          3|
    |tbmat_26_address0   |  14|          3|   11|         33|
    |tbmat_26_ce0        |  14|          3|    1|          3|
    |tbmat_27_address0   |  14|          3|   11|         33|
    |tbmat_27_ce0        |  14|          3|    1|          3|
    |tbmat_28_address0   |  14|          3|   11|         33|
    |tbmat_28_ce0        |  14|          3|    1|          3|
    |tbmat_29_address0   |  14|          3|   11|         33|
    |tbmat_29_ce0        |  14|          3|    1|          3|
    |tbmat_2_address0    |  14|          3|   11|         33|
    |tbmat_2_ce0         |  14|          3|    1|          3|
    |tbmat_30_address0   |  14|          3|   11|         33|
    |tbmat_30_ce0        |  14|          3|    1|          3|
    |tbmat_31_address0   |  14|          3|   11|         33|
    |tbmat_31_ce0        |  14|          3|    1|          3|
    |tbmat_3_address0    |  14|          3|   11|         33|
    |tbmat_3_ce0         |  14|          3|    1|          3|
    |tbmat_4_address0    |  14|          3|   11|         33|
    |tbmat_4_ce0         |  14|          3|    1|          3|
    |tbmat_5_address0    |  14|          3|   11|         33|
    |tbmat_5_ce0         |  14|          3|    1|          3|
    |tbmat_6_address0    |  14|          3|   11|         33|
    |tbmat_6_ce0         |  14|          3|    1|          3|
    |tbmat_7_address0    |  14|          3|   11|         33|
    |tbmat_7_ce0         |  14|          3|    1|          3|
    |tbmat_8_address0    |  14|          3|   11|         33|
    |tbmat_8_ce0         |  14|          3|    1|          3|
    |tbmat_9_address0    |  14|          3|   11|         33|
    |tbmat_9_ce0         |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 949|        203|  388|       1163|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  4|   0|    4|          0|
    |empty_reg_941                                              |  5|   0|    5|          0|
    |grp_Traceback_Pipeline_traceback_loop_fu_552_ap_start_reg  |  1|   0|    1|          0|
    |select_ln209_1_reg_1117                                    |  2|   0|    2|          0|
    |tbp_reg_1106                                               |  2|   0|    2|          0|
    |trunc_ln30_reg_1122                                        |  2|   0|    2|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      | 16|   0|   16|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      Traceback|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      Traceback|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      Traceback|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      Traceback|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      Traceback|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      Traceback|  return value|
|tbmat_0_address0     |  out|   11|   ap_memory|        tbmat_0|         array|
|tbmat_0_ce0          |  out|    1|   ap_memory|        tbmat_0|         array|
|tbmat_0_q0           |   in|    3|   ap_memory|        tbmat_0|         array|
|tbmat_1_address0     |  out|   11|   ap_memory|        tbmat_1|         array|
|tbmat_1_ce0          |  out|    1|   ap_memory|        tbmat_1|         array|
|tbmat_1_q0           |   in|    3|   ap_memory|        tbmat_1|         array|
|tbmat_2_address0     |  out|   11|   ap_memory|        tbmat_2|         array|
|tbmat_2_ce0          |  out|    1|   ap_memory|        tbmat_2|         array|
|tbmat_2_q0           |   in|    3|   ap_memory|        tbmat_2|         array|
|tbmat_3_address0     |  out|   11|   ap_memory|        tbmat_3|         array|
|tbmat_3_ce0          |  out|    1|   ap_memory|        tbmat_3|         array|
|tbmat_3_q0           |   in|    3|   ap_memory|        tbmat_3|         array|
|tbmat_4_address0     |  out|   11|   ap_memory|        tbmat_4|         array|
|tbmat_4_ce0          |  out|    1|   ap_memory|        tbmat_4|         array|
|tbmat_4_q0           |   in|    3|   ap_memory|        tbmat_4|         array|
|tbmat_5_address0     |  out|   11|   ap_memory|        tbmat_5|         array|
|tbmat_5_ce0          |  out|    1|   ap_memory|        tbmat_5|         array|
|tbmat_5_q0           |   in|    3|   ap_memory|        tbmat_5|         array|
|tbmat_6_address0     |  out|   11|   ap_memory|        tbmat_6|         array|
|tbmat_6_ce0          |  out|    1|   ap_memory|        tbmat_6|         array|
|tbmat_6_q0           |   in|    3|   ap_memory|        tbmat_6|         array|
|tbmat_7_address0     |  out|   11|   ap_memory|        tbmat_7|         array|
|tbmat_7_ce0          |  out|    1|   ap_memory|        tbmat_7|         array|
|tbmat_7_q0           |   in|    3|   ap_memory|        tbmat_7|         array|
|tbmat_8_address0     |  out|   11|   ap_memory|        tbmat_8|         array|
|tbmat_8_ce0          |  out|    1|   ap_memory|        tbmat_8|         array|
|tbmat_8_q0           |   in|    3|   ap_memory|        tbmat_8|         array|
|tbmat_9_address0     |  out|   11|   ap_memory|        tbmat_9|         array|
|tbmat_9_ce0          |  out|    1|   ap_memory|        tbmat_9|         array|
|tbmat_9_q0           |   in|    3|   ap_memory|        tbmat_9|         array|
|tbmat_10_address0    |  out|   11|   ap_memory|       tbmat_10|         array|
|tbmat_10_ce0         |  out|    1|   ap_memory|       tbmat_10|         array|
|tbmat_10_q0          |   in|    3|   ap_memory|       tbmat_10|         array|
|tbmat_11_address0    |  out|   11|   ap_memory|       tbmat_11|         array|
|tbmat_11_ce0         |  out|    1|   ap_memory|       tbmat_11|         array|
|tbmat_11_q0          |   in|    3|   ap_memory|       tbmat_11|         array|
|tbmat_12_address0    |  out|   11|   ap_memory|       tbmat_12|         array|
|tbmat_12_ce0         |  out|    1|   ap_memory|       tbmat_12|         array|
|tbmat_12_q0          |   in|    3|   ap_memory|       tbmat_12|         array|
|tbmat_13_address0    |  out|   11|   ap_memory|       tbmat_13|         array|
|tbmat_13_ce0         |  out|    1|   ap_memory|       tbmat_13|         array|
|tbmat_13_q0          |   in|    3|   ap_memory|       tbmat_13|         array|
|tbmat_14_address0    |  out|   11|   ap_memory|       tbmat_14|         array|
|tbmat_14_ce0         |  out|    1|   ap_memory|       tbmat_14|         array|
|tbmat_14_q0          |   in|    3|   ap_memory|       tbmat_14|         array|
|tbmat_15_address0    |  out|   11|   ap_memory|       tbmat_15|         array|
|tbmat_15_ce0         |  out|    1|   ap_memory|       tbmat_15|         array|
|tbmat_15_q0          |   in|    3|   ap_memory|       tbmat_15|         array|
|tbmat_16_address0    |  out|   11|   ap_memory|       tbmat_16|         array|
|tbmat_16_ce0         |  out|    1|   ap_memory|       tbmat_16|         array|
|tbmat_16_q0          |   in|    3|   ap_memory|       tbmat_16|         array|
|tbmat_17_address0    |  out|   11|   ap_memory|       tbmat_17|         array|
|tbmat_17_ce0         |  out|    1|   ap_memory|       tbmat_17|         array|
|tbmat_17_q0          |   in|    3|   ap_memory|       tbmat_17|         array|
|tbmat_18_address0    |  out|   11|   ap_memory|       tbmat_18|         array|
|tbmat_18_ce0         |  out|    1|   ap_memory|       tbmat_18|         array|
|tbmat_18_q0          |   in|    3|   ap_memory|       tbmat_18|         array|
|tbmat_19_address0    |  out|   11|   ap_memory|       tbmat_19|         array|
|tbmat_19_ce0         |  out|    1|   ap_memory|       tbmat_19|         array|
|tbmat_19_q0          |   in|    3|   ap_memory|       tbmat_19|         array|
|tbmat_20_address0    |  out|   11|   ap_memory|       tbmat_20|         array|
|tbmat_20_ce0         |  out|    1|   ap_memory|       tbmat_20|         array|
|tbmat_20_q0          |   in|    3|   ap_memory|       tbmat_20|         array|
|tbmat_21_address0    |  out|   11|   ap_memory|       tbmat_21|         array|
|tbmat_21_ce0         |  out|    1|   ap_memory|       tbmat_21|         array|
|tbmat_21_q0          |   in|    3|   ap_memory|       tbmat_21|         array|
|tbmat_22_address0    |  out|   11|   ap_memory|       tbmat_22|         array|
|tbmat_22_ce0         |  out|    1|   ap_memory|       tbmat_22|         array|
|tbmat_22_q0          |   in|    3|   ap_memory|       tbmat_22|         array|
|tbmat_23_address0    |  out|   11|   ap_memory|       tbmat_23|         array|
|tbmat_23_ce0         |  out|    1|   ap_memory|       tbmat_23|         array|
|tbmat_23_q0          |   in|    3|   ap_memory|       tbmat_23|         array|
|tbmat_24_address0    |  out|   11|   ap_memory|       tbmat_24|         array|
|tbmat_24_ce0         |  out|    1|   ap_memory|       tbmat_24|         array|
|tbmat_24_q0          |   in|    3|   ap_memory|       tbmat_24|         array|
|tbmat_25_address0    |  out|   11|   ap_memory|       tbmat_25|         array|
|tbmat_25_ce0         |  out|    1|   ap_memory|       tbmat_25|         array|
|tbmat_25_q0          |   in|    3|   ap_memory|       tbmat_25|         array|
|tbmat_26_address0    |  out|   11|   ap_memory|       tbmat_26|         array|
|tbmat_26_ce0         |  out|    1|   ap_memory|       tbmat_26|         array|
|tbmat_26_q0          |   in|    3|   ap_memory|       tbmat_26|         array|
|tbmat_27_address0    |  out|   11|   ap_memory|       tbmat_27|         array|
|tbmat_27_ce0         |  out|    1|   ap_memory|       tbmat_27|         array|
|tbmat_27_q0          |   in|    3|   ap_memory|       tbmat_27|         array|
|tbmat_28_address0    |  out|   11|   ap_memory|       tbmat_28|         array|
|tbmat_28_ce0         |  out|    1|   ap_memory|       tbmat_28|         array|
|tbmat_28_q0          |   in|    3|   ap_memory|       tbmat_28|         array|
|tbmat_29_address0    |  out|   11|   ap_memory|       tbmat_29|         array|
|tbmat_29_ce0         |  out|    1|   ap_memory|       tbmat_29|         array|
|tbmat_29_q0          |   in|    3|   ap_memory|       tbmat_29|         array|
|tbmat_30_address0    |  out|   11|   ap_memory|       tbmat_30|         array|
|tbmat_30_ce0         |  out|    1|   ap_memory|       tbmat_30|         array|
|tbmat_30_q0          |   in|    3|   ap_memory|       tbmat_30|         array|
|tbmat_31_address0    |  out|   11|   ap_memory|       tbmat_31|         array|
|tbmat_31_ce0         |  out|    1|   ap_memory|       tbmat_31|         array|
|tbmat_31_q0          |   in|    3|   ap_memory|       tbmat_31|         array|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|           gmem|       pointer|
|traceback_out        |   in|   64|     ap_none|  traceback_out|        scalar|
|max_row              |   in|   32|     ap_none|        max_row|        scalar|
|max_col              |   in|   32|     ap_none|        max_col|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

