<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Trabajo Final: Referencia del Archivo Core/Inc/main.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_cara.jpeg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Trabajo Final
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">JUEGO DE DESTREZA Y TIMING CON STM32 Y SPI</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generado por Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Buscar');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Buscar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('main_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">defines</a> &#124;
<a href="#func-members">Funciones</a>  </div>
  <div class="headertitle">
<div class="title">Referencia del Archivo main.h</div>  </div>
</div><!--header-->
<div class="contents">

<p>: Header for <a class="el" href="main_8c.html" title=": Main program body">main.c</a> file. This file contains the common defines of the application.  
<a href="#details">Más...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx__hal_8h_source.html">stm32f4xx_hal.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Dependencia gráfica adjunta para main.h:</div>
<div class="dyncontent">
<div class="center"><img src="main_8h__incl.png" border="0" usemap="#_core_2_inc_2main_8h" alt=""/></div>
<map name="_core_2_inc_2main_8h" id="_core_2_inc_2main_8h">
<area shape="rect" title=": Header for main.c file. This file contains the common defines of the application." alt="" coords="1097,5,1221,32"/>
<area shape="rect" href="stm32f4xx__hal_8h.html" title="This file contains all the functions prototypes for the HAL module driver." alt="" coords="1094,80,1224,107"/>
<area shape="rect" href="stm32f4xx__hal__conf_8h_source.html" title=" " alt="" coords="1076,155,1242,181"/>
<area shape="rect" href="stm32f4xx__hal__rcc_8h.html" title="Header file of RCC HAL module." alt="" coords="38,229,195,256"/>
<area shape="rect" href="stm32f4xx__hal__gpio_8h.html" title="Header file of GPIO HAL module." alt="" coords="293,229,460,256"/>
<area shape="rect" href="stm32f4xx__hal__exti_8h.html" title="Header file of EXTI HAL module." alt="" coords="495,311,658,338"/>
<area shape="rect" href="stm32f4xx__hal__dma_8h.html" title="Header file of DMA HAL module." alt="" coords="745,229,912,256"/>
<area shape="rect" href="stm32f4xx__hal__cortex_8h.html" title="Header file of CORTEX HAL module." alt="" coords="948,311,1127,338"/>
<area shape="rect" href="stm32f4xx__hal__eth_8h.html" title="Header file of ETH HAL module." alt="" coords="1080,229,1238,256"/>
<area shape="rect" href="stm32f4xx__hal__flash_8h.html" title="Header file of FLASH HAL module." alt="" coords="1263,229,1434,256"/>
<area shape="rect" href="stm32f4xx__hal__pwr_8h.html" title="Header file of PWR HAL module." alt="" coords="1458,229,1620,256"/>
<area shape="rect" href="stm32f4xx__hal__spi_8h.html" title="Header file of SPI HAL module." alt="" coords="1644,229,1802,256"/>
<area shape="rect" href="stm32f4xx__hal__uart_8h.html" title="Header file of UART HAL module." alt="" coords="1826,229,1990,256"/>
<area shape="rect" href="stm32f4xx__hal__pcd_8h.html" title="Header file of PCD HAL module." alt="" coords="2014,229,2176,256"/>
<area shape="rect" href="stm32f4xx__hal__def_8h.html" title="This file contains HAL common defines, enumeration, macros and structures definitions." alt="" coords="1021,393,1180,420"/>
<area shape="rect" href="stm32f4xx__hal__rcc__ex_8h.html" title="Header file of RCC HAL Extension module." alt="" coords="26,311,206,338"/>
<area shape="rect" href="stm32f4xx_8h.html" title="CMSIS STM32F4xx Device Peripheral Access Layer Header File." alt="" coords="872,468,976,495"/>
<area shape="rect" href="stm32__hal__legacy_8h.html" title="This file contains aliases definition for the STM32Cube HAL constants macros and functions maintained..." alt="" coords="1000,468,1200,495"/>
<area shape="rect" title=" " alt="" coords="1224,468,1299,495"/>
<area shape="rect" href="stm32f4xx__hal__gpio__ex_8h.html" title="Header file of GPIO HAL Extension module." alt="" coords="282,311,471,338"/>
<area shape="rect" href="stm32f4xx__hal__dma__ex_8h.html" title="Header file of DMA HAL extension module." alt="" coords="733,311,924,338"/>
<area shape="rect" href="stm32f4xx__hal__flash__ex_8h.html" title="Header file of FLASH HAL Extension module." alt="" coords="1253,311,1446,338"/>
<area shape="rect" href="stm32f4xx__hal__flash__ramfunc_8h.html" title="Header file of FLASH RAMFUNC driver." alt="" coords="1470,304,1629,345"/>
<area shape="rect" href="stm32f4xx__hal__pwr__ex_8h.html" title="Header file of PWR HAL Extension module." alt="" coords="1705,311,1890,338"/>
<area shape="rect" href="stm32f4xx__ll__usb_8h.html" title="Header file of USB Low Layer HAL module." alt="" coords="2019,311,2168,338"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
Gráfico de los archivos que directa o indirectamente incluyen a este archivo:</div>
<div class="dyncontent">
<div class="center"><img src="main_8h__dep__incl.png" border="0" usemap="#_core_2_inc_2main_8hdep" alt=""/></div>
<map name="_core_2_inc_2main_8hdep" id="_core_2_inc_2main_8hdep">
<area shape="rect" title=": Header for main.c file. This file contains the common defines of the application." alt="" coords="260,5,384,32"/>
<area shape="rect" href="main_8c.html" title=": Main program body" alt="" coords="5,87,129,114"/>
<area shape="rect" href="stm32f4xx__hal__msp_8c.html" title="This file provides code for the MSP Initialization and de&#45;Initialization codes." alt="" coords="153,80,304,121"/>
<area shape="rect" href="stm32f4xx__it_8c.html" title="Interrupt Service Routines." alt="" coords="328,87,505,114"/>
<area shape="rect" href="_a_p_i__spi_8h.html" title="Biblioteca para comunicación SPI con el chip MAX7219." alt="" coords="529,80,672,121"/>
<area shape="rect" href="_a_p_i__led_8c.html" title="Implementación de funciones para el manejo de LEDs usando SPI." alt="" coords="445,169,588,211"/>
<area shape="rect" href="_a_p_i__spi_8c.html" title="Implementación de funciones para manejo manual del protocolo SPI en STM32F4xx." alt="" coords="612,169,755,211"/>
</map>
</div>
</div>
<p><a href="main_8h_source.html">Ir al código fuente de este archivo.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
defines</h2></td></tr>
<tr class="memitem:a9ddc054768a8315b2a997ad15a7e89ae"><td class="memItemLeft" align="right" valign="top"><a id="a9ddc054768a8315b2a997ad15a7e89ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USER_Btn_Pin</b>&#160;&#160;&#160;GPIO_PIN_13</td></tr>
<tr class="separator:a9ddc054768a8315b2a997ad15a7e89ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e307989b29ec5e1417d8a7f74f5b09"><td class="memItemLeft" align="right" valign="top"><a id="ad6e307989b29ec5e1417d8a7f74f5b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USER_Btn_GPIO_Port</b>&#160;&#160;&#160;GPIOC</td></tr>
<tr class="separator:ad6e307989b29ec5e1417d8a7f74f5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9a753e892d0c27036cb8929cc9c547"><td class="memItemLeft" align="right" valign="top"><a id="a1a9a753e892d0c27036cb8929cc9c547"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCO_Pin</b>&#160;&#160;&#160;GPIO_PIN_0</td></tr>
<tr class="separator:a1a9a753e892d0c27036cb8929cc9c547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd06dd7ec64336dc256720eb6fb94817"><td class="memItemLeft" align="right" valign="top"><a id="abd06dd7ec64336dc256720eb6fb94817"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCO_GPIO_Port</b>&#160;&#160;&#160;GPIOH</td></tr>
<tr class="separator:abd06dd7ec64336dc256720eb6fb94817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa5f3c1b1c190b27bd2d75ebe05f89a5"><td class="memItemLeft" align="right" valign="top"><a id="afa5f3c1b1c190b27bd2d75ebe05f89a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_MDC_Pin</b>&#160;&#160;&#160;GPIO_PIN_1</td></tr>
<tr class="separator:afa5f3c1b1c190b27bd2d75ebe05f89a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0175330c9e9b6ee5a9fc4e2bcda4a55"><td class="memItemLeft" align="right" valign="top"><a id="aa0175330c9e9b6ee5a9fc4e2bcda4a55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_MDC_GPIO_Port</b>&#160;&#160;&#160;GPIOC</td></tr>
<tr class="separator:aa0175330c9e9b6ee5a9fc4e2bcda4a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad907d78ba4c74b87a38713ac0abd94e4"><td class="memItemLeft" align="right" valign="top"><a id="ad907d78ba4c74b87a38713ac0abd94e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_REF_CLK_Pin</b>&#160;&#160;&#160;GPIO_PIN_1</td></tr>
<tr class="separator:ad907d78ba4c74b87a38713ac0abd94e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f838f9736d319e22a5434eca67d20c6"><td class="memItemLeft" align="right" valign="top"><a id="a1f838f9736d319e22a5434eca67d20c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_REF_CLK_GPIO_Port</b>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:a1f838f9736d319e22a5434eca67d20c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf77057aa54e355b956bd6d5cafc0b19"><td class="memItemLeft" align="right" valign="top"><a id="acf77057aa54e355b956bd6d5cafc0b19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_MDIO_Pin</b>&#160;&#160;&#160;GPIO_PIN_2</td></tr>
<tr class="separator:acf77057aa54e355b956bd6d5cafc0b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd7bbf23aef637fb610fafddfe4f516"><td class="memItemLeft" align="right" valign="top"><a id="adcd7bbf23aef637fb610fafddfe4f516"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_MDIO_GPIO_Port</b>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:adcd7bbf23aef637fb610fafddfe4f516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade243165f5d976d8dff74752c4a97f0f"><td class="memItemLeft" align="right" valign="top"><a id="ade243165f5d976d8dff74752c4a97f0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_CRS_DV_Pin</b>&#160;&#160;&#160;GPIO_PIN_7</td></tr>
<tr class="separator:ade243165f5d976d8dff74752c4a97f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297b0c7b7592c08c7896e94ccf2ac1e2"><td class="memItemLeft" align="right" valign="top"><a id="a297b0c7b7592c08c7896e94ccf2ac1e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_CRS_DV_GPIO_Port</b>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:a297b0c7b7592c08c7896e94ccf2ac1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7389bae0ff0d1ac0e52932833daf522"><td class="memItemLeft" align="right" valign="top"><a id="ab7389bae0ff0d1ac0e52932833daf522"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_RXD0_Pin</b>&#160;&#160;&#160;GPIO_PIN_4</td></tr>
<tr class="separator:ab7389bae0ff0d1ac0e52932833daf522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986be58078ca5e807871d83702443fe8"><td class="memItemLeft" align="right" valign="top"><a id="a986be58078ca5e807871d83702443fe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_RXD0_GPIO_Port</b>&#160;&#160;&#160;GPIOC</td></tr>
<tr class="separator:a986be58078ca5e807871d83702443fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12c799456376a83914b7c4d888fd7ea"><td class="memItemLeft" align="right" valign="top"><a id="ae12c799456376a83914b7c4d888fd7ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_RXD1_Pin</b>&#160;&#160;&#160;GPIO_PIN_5</td></tr>
<tr class="separator:ae12c799456376a83914b7c4d888fd7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86c095324f6842a8e8b831c22c7f570"><td class="memItemLeft" align="right" valign="top"><a id="aa86c095324f6842a8e8b831c22c7f570"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_RXD1_GPIO_Port</b>&#160;&#160;&#160;GPIOC</td></tr>
<tr class="separator:aa86c095324f6842a8e8b831c22c7f570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eff34015a2021110f6c96c0e1450e92"><td class="memItemLeft" align="right" valign="top"><a id="a6eff34015a2021110f6c96c0e1450e92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LD1_Pin</b>&#160;&#160;&#160;GPIO_PIN_0</td></tr>
<tr class="separator:a6eff34015a2021110f6c96c0e1450e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6e18ed6195e2cc7716cc40013791ac"><td class="memItemLeft" align="right" valign="top"><a id="a3f6e18ed6195e2cc7716cc40013791ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LD1_GPIO_Port</b>&#160;&#160;&#160;GPIOB</td></tr>
<tr class="separator:a3f6e18ed6195e2cc7716cc40013791ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582c2513143fe834c57d3db2ee7b7dc4"><td class="memItemLeft" align="right" valign="top"><a id="a582c2513143fe834c57d3db2ee7b7dc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_TXD1_Pin</b>&#160;&#160;&#160;GPIO_PIN_13</td></tr>
<tr class="separator:a582c2513143fe834c57d3db2ee7b7dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9886aa40b6e29ccd801b6b10c165bd7d"><td class="memItemLeft" align="right" valign="top"><a id="a9886aa40b6e29ccd801b6b10c165bd7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_TXD1_GPIO_Port</b>&#160;&#160;&#160;GPIOB</td></tr>
<tr class="separator:a9886aa40b6e29ccd801b6b10c165bd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71154fae0eacbdf882bd1481164f0652"><td class="memItemLeft" align="right" valign="top"><a id="a71154fae0eacbdf882bd1481164f0652"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LD3_Pin</b>&#160;&#160;&#160;GPIO_PIN_14</td></tr>
<tr class="separator:a71154fae0eacbdf882bd1481164f0652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae851c2d6146e6d4fac9f4a9983f5cf1f"><td class="memItemLeft" align="right" valign="top"><a id="ae851c2d6146e6d4fac9f4a9983f5cf1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LD3_GPIO_Port</b>&#160;&#160;&#160;GPIOB</td></tr>
<tr class="separator:ae851c2d6146e6d4fac9f4a9983f5cf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391e95202d83d58334fd059e558d4190"><td class="memItemLeft" align="right" valign="top"><a id="a391e95202d83d58334fd059e558d4190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STLK_RX_Pin</b>&#160;&#160;&#160;GPIO_PIN_8</td></tr>
<tr class="separator:a391e95202d83d58334fd059e558d4190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec4cad3c4d5196e1a47e06f1d871d08"><td class="memItemLeft" align="right" valign="top"><a id="a5ec4cad3c4d5196e1a47e06f1d871d08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STLK_RX_GPIO_Port</b>&#160;&#160;&#160;GPIOD</td></tr>
<tr class="separator:a5ec4cad3c4d5196e1a47e06f1d871d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e767e1089a8c6eb2dba32adeffae6b"><td class="memItemLeft" align="right" valign="top"><a id="a83e767e1089a8c6eb2dba32adeffae6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STLK_TX_Pin</b>&#160;&#160;&#160;GPIO_PIN_9</td></tr>
<tr class="separator:a83e767e1089a8c6eb2dba32adeffae6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51bb4ae2872f736c94ad6015126d700"><td class="memItemLeft" align="right" valign="top"><a id="ad51bb4ae2872f736c94ad6015126d700"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STLK_TX_GPIO_Port</b>&#160;&#160;&#160;GPIOD</td></tr>
<tr class="separator:ad51bb4ae2872f736c94ad6015126d700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab8e5d8a25235f0368e941b46fd3742"><td class="memItemLeft" align="right" valign="top"><a id="aeab8e5d8a25235f0368e941b46fd3742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CS_Pin</b>&#160;&#160;&#160;GPIO_PIN_11</td></tr>
<tr class="separator:aeab8e5d8a25235f0368e941b46fd3742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdac6c8d1c9d7e1e3b4eb9d6b6f3d8a6"><td class="memItemLeft" align="right" valign="top"><a id="acdac6c8d1c9d7e1e3b4eb9d6b6f3d8a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CS_GPIO_Port</b>&#160;&#160;&#160;GPIOD</td></tr>
<tr class="separator:acdac6c8d1c9d7e1e3b4eb9d6b6f3d8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac85f8da1bd50b0a577a130b1ad4d5af6"><td class="memItemLeft" align="right" valign="top"><a id="ac85f8da1bd50b0a577a130b1ad4d5af6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIN_Pin</b>&#160;&#160;&#160;GPIO_PIN_12</td></tr>
<tr class="separator:ac85f8da1bd50b0a577a130b1ad4d5af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee65e1066f6c428f292bf025b0d1fc72"><td class="memItemLeft" align="right" valign="top"><a id="aee65e1066f6c428f292bf025b0d1fc72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIN_GPIO_Port</b>&#160;&#160;&#160;GPIOD</td></tr>
<tr class="separator:aee65e1066f6c428f292bf025b0d1fc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f34b2354fc01e6f01fb083a903d2c6"><td class="memItemLeft" align="right" valign="top"><a id="af4f34b2354fc01e6f01fb083a903d2c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLK_Pin</b>&#160;&#160;&#160;GPIO_PIN_13</td></tr>
<tr class="separator:af4f34b2354fc01e6f01fb083a903d2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da1260213b67760dc021930ddbef718"><td class="memItemLeft" align="right" valign="top"><a id="a2da1260213b67760dc021930ddbef718"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLK_GPIO_Port</b>&#160;&#160;&#160;GPIOD</td></tr>
<tr class="separator:a2da1260213b67760dc021930ddbef718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a2dc0fb5b4c97982241561d055071b"><td class="memItemLeft" align="right" valign="top"><a id="ac6a2dc0fb5b4c97982241561d055071b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_PowerSwitchOn_Pin</b>&#160;&#160;&#160;GPIO_PIN_6</td></tr>
<tr class="separator:ac6a2dc0fb5b4c97982241561d055071b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db7c0806ce6c115745ed14f60ab2adc"><td class="memItemLeft" align="right" valign="top"><a id="a5db7c0806ce6c115745ed14f60ab2adc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_PowerSwitchOn_GPIO_Port</b>&#160;&#160;&#160;GPIOG</td></tr>
<tr class="separator:a5db7c0806ce6c115745ed14f60ab2adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f694023cd08d58c51d1180acdf9f23e"><td class="memItemLeft" align="right" valign="top"><a id="a5f694023cd08d58c51d1180acdf9f23e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_OverCurrent_Pin</b>&#160;&#160;&#160;GPIO_PIN_7</td></tr>
<tr class="separator:a5f694023cd08d58c51d1180acdf9f23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1829ecac7848b602aa65b3b4015c27e3"><td class="memItemLeft" align="right" valign="top"><a id="a1829ecac7848b602aa65b3b4015c27e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_OverCurrent_GPIO_Port</b>&#160;&#160;&#160;GPIOG</td></tr>
<tr class="separator:a1829ecac7848b602aa65b3b4015c27e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827884915b2f7093d441d4ddf5631f35"><td class="memItemLeft" align="right" valign="top"><a id="a827884915b2f7093d441d4ddf5631f35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_SOF_Pin</b>&#160;&#160;&#160;GPIO_PIN_8</td></tr>
<tr class="separator:a827884915b2f7093d441d4ddf5631f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39617e0cf8f64ea036f5045f5cd91ba8"><td class="memItemLeft" align="right" valign="top"><a id="a39617e0cf8f64ea036f5045f5cd91ba8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_SOF_GPIO_Port</b>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:a39617e0cf8f64ea036f5045f5cd91ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce85a590e1d720a478d0c7bd9c8c40e"><td class="memItemLeft" align="right" valign="top"><a id="a1ce85a590e1d720a478d0c7bd9c8c40e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_VBUS_Pin</b>&#160;&#160;&#160;GPIO_PIN_9</td></tr>
<tr class="separator:a1ce85a590e1d720a478d0c7bd9c8c40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2215a8eb7ae97f4115da4aafa1c4ec5b"><td class="memItemLeft" align="right" valign="top"><a id="a2215a8eb7ae97f4115da4aafa1c4ec5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_VBUS_GPIO_Port</b>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:a2215a8eb7ae97f4115da4aafa1c4ec5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f10fd877d95494ea09daac63e9a619d"><td class="memItemLeft" align="right" valign="top"><a id="a3f10fd877d95494ea09daac63e9a619d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ID_Pin</b>&#160;&#160;&#160;GPIO_PIN_10</td></tr>
<tr class="separator:a3f10fd877d95494ea09daac63e9a619d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed4d9d9fcde53571358db4d7904c9ca"><td class="memItemLeft" align="right" valign="top"><a id="a6ed4d9d9fcde53571358db4d7904c9ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ID_GPIO_Port</b>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:a6ed4d9d9fcde53571358db4d7904c9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ea22a45a3f5ae4fea56c9641190942"><td class="memItemLeft" align="right" valign="top"><a id="a86ea22a45a3f5ae4fea56c9641190942"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DM_Pin</b>&#160;&#160;&#160;GPIO_PIN_11</td></tr>
<tr class="separator:a86ea22a45a3f5ae4fea56c9641190942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0eef56ae214a412b286a70e088dadf3"><td class="memItemLeft" align="right" valign="top"><a id="af0eef56ae214a412b286a70e088dadf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DM_GPIO_Port</b>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:af0eef56ae214a412b286a70e088dadf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a2d5ed538d75f095d08e2c71c42672"><td class="memItemLeft" align="right" valign="top"><a id="a45a2d5ed538d75f095d08e2c71c42672"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DP_Pin</b>&#160;&#160;&#160;GPIO_PIN_12</td></tr>
<tr class="separator:a45a2d5ed538d75f095d08e2c71c42672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc89a5c865e93f7e9e2646d2446d4cbf"><td class="memItemLeft" align="right" valign="top"><a id="afc89a5c865e93f7e9e2646d2446d4cbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DP_GPIO_Port</b>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:afc89a5c865e93f7e9e2646d2446d4cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c8a7a0746106e52f6f415b8921c21b"><td class="memItemLeft" align="right" valign="top"><a id="af2c8a7a0746106e52f6f415b8921c21b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TMS_Pin</b>&#160;&#160;&#160;GPIO_PIN_13</td></tr>
<tr class="separator:af2c8a7a0746106e52f6f415b8921c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affce477a22cc940d3962932cb33ec422"><td class="memItemLeft" align="right" valign="top"><a id="affce477a22cc940d3962932cb33ec422"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TMS_GPIO_Port</b>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:affce477a22cc940d3962932cb33ec422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e21d9bed16b0275ff16a864ffb2ab6e"><td class="memItemLeft" align="right" valign="top"><a id="a9e21d9bed16b0275ff16a864ffb2ab6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TCK_Pin</b>&#160;&#160;&#160;GPIO_PIN_14</td></tr>
<tr class="separator:a9e21d9bed16b0275ff16a864ffb2ab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1541f23b870848a43f0274857badd175"><td class="memItemLeft" align="right" valign="top"><a id="a1541f23b870848a43f0274857badd175"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TCK_GPIO_Port</b>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="separator:a1541f23b870848a43f0274857badd175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36389cf67d4a80347f399f93613ea2fc"><td class="memItemLeft" align="right" valign="top"><a id="a36389cf67d4a80347f399f93613ea2fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_TX_EN_Pin</b>&#160;&#160;&#160;GPIO_PIN_11</td></tr>
<tr class="separator:a36389cf67d4a80347f399f93613ea2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae246c86239045e51fa305b7010885cb9"><td class="memItemLeft" align="right" valign="top"><a id="ae246c86239045e51fa305b7010885cb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_TX_EN_GPIO_Port</b>&#160;&#160;&#160;GPIOG</td></tr>
<tr class="separator:ae246c86239045e51fa305b7010885cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e984c5c86e61480d27a0373cdc5e7ab"><td class="memItemLeft" align="right" valign="top"><a id="a0e984c5c86e61480d27a0373cdc5e7ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_TXD0_Pin</b>&#160;&#160;&#160;GPIO_PIN_13</td></tr>
<tr class="separator:a0e984c5c86e61480d27a0373cdc5e7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab298954b023a6690e943184451ba01b2"><td class="memItemLeft" align="right" valign="top"><a id="ab298954b023a6690e943184451ba01b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RMII_TXD0_GPIO_Port</b>&#160;&#160;&#160;GPIOG</td></tr>
<tr class="separator:ab298954b023a6690e943184451ba01b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17a94dd613cff35c699b06c7c6a2820"><td class="memItemLeft" align="right" valign="top"><a id="af17a94dd613cff35c699b06c7c6a2820"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LD2_Pin</b>&#160;&#160;&#160;GPIO_PIN_7</td></tr>
<tr class="separator:af17a94dd613cff35c699b06c7c6a2820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aff6ddf7fe557e53b048115ad322aa0"><td class="memItemLeft" align="right" valign="top"><a id="a5aff6ddf7fe557e53b048115ad322aa0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LD2_GPIO_Port</b>&#160;&#160;&#160;GPIOB</td></tr>
<tr class="separator:a5aff6ddf7fe557e53b048115ad322aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Funciones</h2></td></tr>
<tr class="memitem:a1730ffe1e560465665eb47d9264826f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="main_8h.html#a1730ffe1e560465665eb47d9264826f9">Error_Handler</a> (void)</td></tr>
<tr class="memdesc:a1730ffe1e560465665eb47d9264826f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is executed in case of error occurrence.  <a href="main_8h.html#a1730ffe1e560465665eb47d9264826f9">Más...</a><br /></td></tr>
<tr class="separator:a1730ffe1e560465665eb47d9264826f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Descripción detallada</h2>
<div class="textblock"><p>: Header for <a class="el" href="main_8c.html" title=": Main program body">main.c</a> file. This file contains the common defines of the application. </p>
<dl class="section attention"><dt>Atención</dt><dd></dd></dl>
<p>Copyright (c) 2023 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>
</div><h2 class="groupheader">Documentación de las funciones</h2>
<a id="a1730ffe1e560465665eb47d9264826f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1730ffe1e560465665eb47d9264826f9">&#9670;&nbsp;</a></span>Error_Handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Error_Handler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is executed in case of error occurrence. </p>
<dl class="retval"><dt>Valores devueltos</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<div class="dynheader">
Gráfico de llamadas para esta función:</div>
<div class="dyncontent">
<div class="center"><img src="main_8h_a1730ffe1e560465665eb47d9264826f9_cgraph.png" border="0" usemap="#main_8h_a1730ffe1e560465665eb47d9264826f9_cgraph" alt=""/></div>
<map name="main_8h_a1730ffe1e560465665eb47d9264826f9_cgraph" id="main_8h_a1730ffe1e560465665eb47d9264826f9_cgraph">
<area shape="rect" title="This function is executed in case of error occurrence." alt="" coords="5,5,116,32"/>
<area shape="rect" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga2299877e4ba3e162ca9dbabd6e0abef6" title="Disable IRQ Interrupts." alt="" coords="164,5,271,32"/>
</map>
</div>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_gae7fb9ee7198d393aba27ade3a9f50a70"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#gae7fb9ee7198d393aba27ade3a9f50a70">HAL_FLASH_ERROR_NONE</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:88</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_HALFCPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:127</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a5251c3bce4ca5baf013bc0ace0865a4c"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a5251c3bce4ca5baf013bc0ace0865a4c">TIM_OnePulse_InitTypeDef::Pulse</a></div><div class="ttdeci">uint32_t Pulse</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:116</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___type_html_gac7d843e666e15c79688a1914e8ffe7a5"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___type.html#gac7d843e666e15c79688a1914e8ffe7a5">OPTIONBYTE_USER</a></div><div class="ttdeci">#define OPTIONBYTE_USER</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:175</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_adb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:854</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html">FLASH_OBProgramInitTypeDef</a></div><div class="ttdoc">FLASH Option Bytes Program structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:67</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf7d25c42363f797cf4c2c308006de784"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf7d25c42363f797cf4c2c308006de784">USB_OTG_HCCHAR_MPSIZ</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_MPSIZ</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16247</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a57bb589da3cf2b39b727fe4a3d334ab3"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3">TIM_OnePulse_InitTypeDef::OCIdleState</a></div><div class="ttdeci">uint32_t OCIdleState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:126</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_gad2b071aa3a3bfc936017f12fb956c56f"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_HALFFULL</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:314</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html">TIM_IC_InitTypeDef</a></div><div class="ttdoc">TIM Input Capture Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:147</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13487</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:359</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_a4b29303489c983d0e9326d7ae0196ceb"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#a4b29303489c983d0e9326d7ae0196ceb">TIM_Base_InitTypeDef::CounterMode</a></div><div class="ttdeci">uint32_t CounterMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:51</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gadf25043b17de4bef38a95a75fd03e5c4"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gadf25043b17de4bef38a95a75fd03e5c4">HAL_DBGMCU_EnableDBGStopMode</a></div><div class="ttdeci">void HAL_DBGMCU_EnableDBGStopMode(void)</div><div class="ttdoc">Enable the Debug Module during STOP mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:486</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga39900e5227e4d813a726a1df5d86671c"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga39900e5227e4d813a726a1df5d86671c">TIM_DMA_ID_TRIGGER</a></div><div class="ttdeci">#define TIM_DMA_ID_TRIGGER</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:996</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga04890dcef3ed061854721a3672585607"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga04890dcef3ed061854721a3672585607">__HAL_TIM_MOE_ENABLE</a></div><div class="ttdeci">#define __HAL_TIM_MOE_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the TIM main Output.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1080</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___configuration_html_gaa3d98648399f15d02645ef84f6ca8e4b"><div class="ttname"><a href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_HSE_CONFIG(__STATE__)</div><div class="ttdoc">Macro to configure the External High Speed oscillator (HSE).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:893</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga148c9f1be1abbca2c8568a079894c9d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga148c9f1be1abbca2c8568a079894c9d0">USB_OTG_DCTL_SDIS</a></div><div class="ttdeci">#define USB_OTG_DCTL_SDIS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15458</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_gad240d7bf8f15191b068497b9aead1f1f"><div class="ttname"><a href="group___p_w_r___exported___macro.html#gad240d7bf8f15191b068497b9aead1f1f">__HAL_PWR_PVD_EXTI_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_IT()</div><div class="ttdoc">Disable the PVD EXTI Line 16.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:191</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad51653fd06a591294d432385e794a19e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a></div><div class="ttdeci">#define TIM_CCMR2_IC4F</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13841</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76444bdecd4d6def6c718ed1bb8e8b8c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76444bdecd4d6def6c718ed1bb8e8b8c">USB_OTG_DOEPINT_STUP</a></div><div class="ttdeci">#define USB_OTG_DOEPINT_STUP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16545</div></div>
<div class="ttc" id="agroup___g_p_i_o__mode__define_html_ga526c72c5264316fc05c775b6cad4aa6a"><div class="ttname"><a href="group___g_p_i_o__mode__define.html#ga526c72c5264316fc05c775b6cad4aa6a">GPIO_MODE_AF_PP</a></div><div class="ttdeci">#define GPIO_MODE_AF_PP</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:120</div></div>
<div class="ttc" id="astruct_e_x_t_i___config_type_def_html_a73dd50a4d440463bf9e1cb02b72ac706"><div class="ttname"><a href="struct_e_x_t_i___config_type_def.html#a73dd50a4d440463bf9e1cb02b72ac706">EXTI_ConfigTypeDef::Trigger</a></div><div class="ttdeci">uint32_t Trigger</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_exti.h:67</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a56746f60fbacd516e52e344de94f8195"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a56746f60fbacd516e52e344de94f8195">__UART_HandleTypeDef::pTxBuffPtr</a></div><div class="ttdeci">const uint8_t * pTxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:155</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafd42de5994316c7c765e349aceaf1718"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafd42de5994316c7c765e349aceaf1718">USB_OTG_DIEPMSK_EPDM</a></div><div class="ttdeci">#define USB_OTG_DIEPMSK_EPDM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15643</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga1860c00b370435ff40d9e65f14a61706"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga1860c00b370435ff40d9e65f14a61706">TIM_DMA_ID_CC4</a></div><div class="ttdeci">#define TIM_DMA_ID_CC4</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:994</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a67a8a854c58aedd9d37aa9f2ad4f49b4"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a67a8a854c58aedd9d37aa9f2ad4f49b4">TIM_Encoder_InitTypeDef::IC2Polarity</a></div><div class="ttdeci">uint32_t IC2Polarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:182</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a0ce08ea64b9e8986336acf65fbfc1976"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a0ce08ea64b9e8986336acf65fbfc1976">TIM_Encoder_InitTypeDef::IC2Prescaler</a></div><div class="ttdeci">uint32_t IC2Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:188</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_gad1163823ec5fa89e4670366565d4ab93"><div class="ttname"><a href="group___s_p_i___error___code.html#gad1163823ec5fa89e4670366565d4ab93">HAL_SPI_ERROR_CRC</a></div><div class="ttdeci">#define HAL_SPI_ERROR_CRC</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:190</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gaee3245eea8fa938edeb35a6c9596fd86"><div class="ttname"><a href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a></div><div class="ttdeci">HAL_DMA_LevelCompleteTypeDef</div><div class="ttdoc">HAL DMA Error Code structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:115</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_ab621c1517d5345834fcc71eea97156bf"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#ab621c1517d5345834fcc71eea97156bf">TIM_OnePulse_InitTypeDef::ICFilter</a></div><div class="ttdeci">uint32_t ICFilter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:140</div></div>
<div class="ttc" id="astruct_p_w_r___p_v_d_type_def_html_abf0db5c2b84ba24ffeedab5cf06bad31"><div class="ttname"><a href="struct_p_w_r___p_v_d_type_def.html#abf0db5c2b84ba24ffeedab5cf06bad31">PWR_PVDTypeDef::PVDLevel</a></div><div class="ttdeci">uint32_t PVDLevel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:48</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a72acf77c0b19359eb70764505ae4bd70"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70">DMA_InitTypeDef::Priority</a></div><div class="ttdeci">uint32_t Priority</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:74</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a53908db365bf0aa50a9217dcee98b61c"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a53908db365bf0aa50a9217dcee98b61c">TIM_ClearInputConfigTypeDef::ClearInputSource</a></div><div class="ttdeci">uint32_t ClearInputSource</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:217</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html">TIM_HallSensor_InitTypeDef</a></div><div class="ttdoc">TIM Hall sensor Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim_ex.h:47</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_ad4c7388b23a70d7a1a257d6c94df29f3"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#ad4c7388b23a70d7a1a257d6c94df29f3">TIM_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_TIM_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:346</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_a765acd064e3a8fb99ec74ae5109fc5ec"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#a765acd064e3a8fb99ec74ae5109fc5ec">TIM_ClockConfigTypeDef::ClockPolarity</a></div><div class="ttdeci">uint32_t ClockPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:202</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_ac1191c7421a3ca4c53ec7875870812e5"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#ac1191c7421a3ca4c53ec7875870812e5">TIM_HallSensor_InitTypeDef::IC1Polarity</a></div><div class="ttdeci">uint32_t IC1Polarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim_ex.h:49</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga98190493ea5b039322c77341e3cf61f8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga98190493ea5b039322c77341e3cf61f8">USB_OTG_HCFG_FSLSS</a></div><div class="ttdeci">#define USB_OTG_HCFG_FSLSS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15377</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga5aaaad3b88a77147d1e3daa3a3ad9e60"><div class="ttname"><a href="group___d_m_a___error___code.html#ga5aaaad3b88a77147d1e3daa3a3ad9e60">HAL_DMA_ERROR_PARAM</a></div><div class="ttdeci">#define HAL_DMA_ERROR_PARAM</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:190</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafd1bbe9e90d56d2aa225ff5532e15c6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafd1bbe9e90d56d2aa225ff5532e15c6e">USB_OTG_GAHBCFG_GINT</a></div><div class="ttdeci">#define USB_OTG_GAHBCFG_GINT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15521</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga8bd379e960497722450c7cea474a7e7a"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga8bd379e960497722450c7cea474a7e7a">__HAL_PWR_PVD_EXTI_DISABLE_EVENT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT()</div><div class="ttdoc">Disable event on PVD Exti Line 16.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:203</div></div>
<div class="ttc" id="astm32f4xx__hal__msp_8c_html_a1ffa1e1337d6e52a3b175144a4505ea7"><div class="ttname"><a href="stm32f4xx__hal__msp_8c.html#a1ffa1e1337d6e52a3b175144a4505ea7">HAL_ETH_MspInit</a></div><div class="ttdeci">void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)</div><div class="ttdoc">ETH MSP Initialization This function configures the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_msp.c:85</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga428da482bfd499096cff02a3d8aa6738"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga428da482bfd499096cff02a3d8aa6738">USB_OTG_DIEPTSIZ_MULCNT</a></div><div class="ttdeci">#define USB_OTG_DIEPTSIZ_MULCNT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16452</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8"><div class="ttname"><a href="group___t_i_m___exported___types.html#gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8">HAL_DMA_BURST_STATE_RESET</a></div><div class="ttdeci">@ HAL_DMA_BURST_STATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:314</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:848</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabbd83cf86e077c35fdc47e2a2666b391"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabbd83cf86e077c35fdc47e2a2666b391">USB_OTG_GINTMSK_SOFM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_SOFM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15822</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_a85dd2161de6dd6ee5b24e87dcc674024"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#a85dd2161de6dd6ee5b24e87dcc674024">FLASH_EraseInitTypeDef::VoltageRange</a></div><div class="ttdeci">uint32_t VoltageRange</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:59</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1ff8e84db67f2f7c46998c2236f9c6cc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1ff8e84db67f2f7c46998c2236f9c6cc">USB_OTG_GINTMSK_HCIM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_HCIM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15876</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95ad10f10631095aeb7a27e0475242f0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95ad10f10631095aeb7a27e0475242f0">USB_OTG_HPRT_PENA</a></div><div class="ttdeci">#define USB_OTG_HPRT_PENA</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16109</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_ac8b9c6b8bd238d961f18d14feb0b8ef3"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#ac8b9c6b8bd238d961f18d14feb0b8ef3">__DMA_HandleTypeDef::XferAbortCallback</a></div><div class="ttdeci">void(* XferAbortCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:160</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_gacacf94fcf8b5ee4287f2d5a56dce91b7"><div class="ttname"><a href="group___t_i_m___flag__definition.html#gacacf94fcf8b5ee4287f2d5a56dce91b7">TIM_FLAG_TRIGGER</a></div><div class="ttdeci">#define TIM_FLAG_TRIGGER</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:726</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga0d3dd161fecc0e47c9e109c7c28672c1"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga0d3dd161fecc0e47c9e109c7c28672c1">__HAL_FLASH_GET_FLAG</a></div><div class="ttdeci">#define __HAL_FLASH_GET_FLAG(__FLAG__)</div><div class="ttdoc">Get the specified FLASH flag status.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:273</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___code_html_ga4a4e32a346dd01f4c41c4fc27afbc72c"><div class="ttname"><a href="group___u_a_r_t___error___code.html#ga4a4e32a346dd01f4c41c4fc27afbc72c">HAL_UART_ERROR_NE</a></div><div class="ttdeci">#define HAL_UART_ERROR_NE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:245</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13567</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ga1a70fcbe9952e18af5c890e216a15f34"><div class="ttname"><a href="group___t_i_m___exported___types.html#ga1a70fcbe9952e18af5c890e216a15f34">HAL_TIM_ChannelStateTypeDef</a></div><div class="ttdeci">HAL_TIM_ChannelStateTypeDef</div><div class="ttdoc">TIM Channel States definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:302</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe1cdbe63bf7a5b2212e602f88a16796"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe1cdbe63bf7a5b2212e602f88a16796">USB_OTG_GUSBCFG_TSDPS</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_TSDPS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15584</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga7ca691eb5e29b0206d3390cc6e90079a"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga7ca691eb5e29b0206d3390cc6e90079a">TIM_DMA_ID_CC1</a></div><div class="ttdeci">#define TIM_DMA_ID_CC1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:991</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gafb139b375512ad2a234e4619b129b966"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gafb139b375512ad2a234e4619b129b966">HAL_GetHalVersion</a></div><div class="ttdeci">uint32_t HAL_GetHalVersion(void)</div><div class="ttdoc">Returns the HAL revision.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:441</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20af5f07ceef21b957db9391fd8bd898"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM_4</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10566</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_aa2906798e3808ed40ac203a741512b55"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#aa2906798e3808ed40ac203a741512b55">TIM_SlaveConfigTypeDef::TriggerPrescaler</a></div><div class="ttdeci">uint32_t TriggerPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:255</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_ab451cb61e197d30ca8d3ce1c820ae1a4"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#ab451cb61e197d30ca8d3ce1c820ae1a4">TIM_Encoder_InitTypeDef::EncoderMode</a></div><div class="ttdeci">uint32_t EncoderMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:167</div></div>
<div class="ttc" id="agroup___d_m_a_ex___exported___types_html_gga9cec283a461e47eda968838c35fd6eeda2dec05a318eee29371114f1a8f6fe3f4"><div class="ttname"><a href="group___d_m_a_ex___exported___types.html#gga9cec283a461e47eda968838c35fd6eeda2dec05a318eee29371114f1a8f6fe3f4">MEMORY0</a></div><div class="ttdeci">@ MEMORY0</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma_ex.h:49</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga940b041ab5975311f42f26d314a4b621"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a></div><div class="ttdeci">#define TIM_CCER_CC4E</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13886</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___reg_acc_functions_html_gae84bf4e95944e61937f4ed2453e5ef23"><div class="ttname"><a href="group___c_m_s_i_s___core___reg_acc_functions.html#gae84bf4e95944e61937f4ed2453e5ef23">__enable_irq</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __enable_irq(void)</div><div class="ttdoc">Enable IRQ Interrupts.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:129</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a091452256c9a16c33d891f4d32b395bf"><div class="ttname"><a href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:855</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6764639cf221e1ebc0b5448dcaed590a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSI</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10624</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga61467648a433bd887683b9a4760021fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a></div><div class="ttdeci">#define TIM_CR2_OIS2</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13524</div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___n___polarity_html_gad5dbeb61519e4fd55db3a4d136e96316"><div class="ttname"><a href="group___t_i_m___output___compare___n___polarity.html#gad5dbeb61519e4fd55db3a4d136e96316">TIM_OCNPOLARITY_HIGH</a></div><div class="ttdeci">#define TIM_OCNPOLARITY_HIGH</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:587</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6fd7591e2de10272f7fafb08cdd1b7b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC4PSC</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13835</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_af4bc744e01810b8cdef4b7c8c8e6009c"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#af4bc744e01810b8cdef4b7c8c8e6009c">FLASH_OBProgramInitTypeDef::BORLevel</a></div><div class="ttdeci">uint32_t BORLevel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:84</div></div>
<div class="ttc" id="astruct_p_w_r___p_v_d_type_def_html"><div class="ttname"><a href="struct_p_w_r___p_v_d_type_def.html">PWR_PVDTypeDef</a></div><div class="ttdoc">PWR PVD configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:46</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_a0ffc93ec511ed9cf1663f6939bd3e839"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">GPIO_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:51</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab01f771d126cb58a8cb83841e08bec9b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab01f771d126cb58a8cb83841e08bec9b">USB_OTG_DIEPINT_XFRC</a></div><div class="ttdeci">#define USB_OTG_DIEPINT_XFRC</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16369</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_gae0994cf5970e56ca4903e9151f40010c"><div class="ttname"><a href="group___t_i_m___exported___types.html#gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</a></div><div class="ttdeci">HAL_TIM_StateTypeDef</div><div class="ttdoc">HAL State structures definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:290</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga22b959b8d57d5bace18e35d95de09a77"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22b959b8d57d5bace18e35d95de09a77">USB_OTG_DOEPMSK_OTEPSPRM</a></div><div class="ttdeci">#define USB_OTG_DOEPMSK_OTEPSPRM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15714</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13481</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a5251c3bce4ca5baf013bc0ace0865a4c"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a5251c3bce4ca5baf013bc0ace0865a4c">TIM_OC_InitTypeDef::Pulse</a></div><div class="ttdeci">uint32_t Pulse</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:84</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_ga4c79d30899d81069a5a7d36c9a008114"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#ga4c79d30899d81069a5a7d36c9a008114">HAL_FLASH_ERROR_PGP</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_PGP</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:91</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_ac4ab84c90f7a878b0b39ec1f3dda8ded"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#ac4ab84c90f7a878b0b39ec1f3dda8ded">FLASH_OBProgramInitTypeDef::USERConfig</a></div><div class="ttdeci">uint8_t USERConfig</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:87</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2dcc4677244eb50d430a62870b90c30c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2dcc4677244eb50d430a62870b90c30c">USB_OTG_HCTSIZ_DOPING</a></div><div class="ttdeci">#define USB_OTG_HCTSIZ_DOPING</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16462</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga69a682cfa9545f071364f21be0b58f87"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga69a682cfa9545f071364f21be0b58f87">RCC_PLLI2SCFGR_PLLI2SQ_2</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SQ_2</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:11540</div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_ga9d8ab157f58045b8daf8136bee54f139"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a></div><div class="ttdeci">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__)</div><div class="ttdoc">Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selec...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:1186</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3136c6e776c6066509d298b6a9b34912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a></div><div class="ttdeci">#define TIM_CCER_CC2P</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13865</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5322b79193b042004614b21c391d4880"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5322b79193b042004614b21c391d4880">USB_OTG_HCINTMSK_TXERRM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_TXERRM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16431</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab8b1d4a903966e3ad62a8c299875a082"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab8b1d4a903966e3ad62a8c299875a082">USB_OTG_GINTMSK_PRTIM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_PRTIM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15873</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8d10ab688d3bf47aaf8180daf0624e9d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8d10ab688d3bf47aaf8180daf0624e9d">USB_OTG_DIEPMSK_TXFURM</a></div><div class="ttdeci">#define USB_OTG_DIEPMSK_TXFURM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15658</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga05a3e120b2c56a13ff622b0a507f48ee"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga05a3e120b2c56a13ff622b0a507f48ee">USB_OTG_DOEPCTL_SNAK</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_SNAK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16525</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga32e18140ad2c7902fe788947cea557d2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga32e18140ad2c7902fe788947cea557d2">USB_OTG_DOEPINT_EPDISD</a></div><div class="ttdeci">#define USB_OTG_DOEPINT_EPDISD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16539</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga019411712b9aee1d34b57d029a461fa4"><div class="ttname"><a href="group___d_m_a___error___code.html#ga019411712b9aee1d34b57d029a461fa4">HAL_DMA_ERROR_FE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_FE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:187</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_ga052c380f922219659810e4fceb574a7c"><div class="ttname"><a href="group___t_i_m___flag__definition.html#ga052c380f922219659810e4fceb574a7c">TIM_FLAG_CC3</a></div><div class="ttdeci">#define TIM_FLAG_CC3</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:723</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_ga8c89554efc693e679c94b5a749af123c"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#ga8c89554efc693e679c94b5a749af123c">TIM_TS_TI1F_ED</a></div><div class="ttdeci">#define TIM_TS_TI1F_ED</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:921</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gab7526e686427f26bf3b6af062d5a690b"><div class="ttname"><a href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NO_XFER</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:191</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a053ff68722cdf5ac37aa305e04e2b1c8"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a053ff68722cdf5ac37aa305e04e2b1c8">__DMA_HandleTypeDef::StreamBaseAddress</a></div><div class="ttdeci">uint32_t StreamBaseAddress</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:164</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae94612b95395eff626f5f3d7d28352dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a></div><div class="ttdeci">#define SPI_CR2_SSOE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13009</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_aa913a8df0a4c97fefa87ff760fae10cb"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#aa913a8df0a4c97fefa87ff760fae10cb">TIM_Encoder_InitTypeDef::IC1Prescaler</a></div><div class="ttdeci">uint32_t IC1Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:176</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52604d4a0d7b24ad619a2860003e8fe3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52604d4a0d7b24ad619a2860003e8fe3">USB_OTG_DIEPCTL_USBAEP</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_USBAEP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16201</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952"><div class="ttname"><a href="group___t_i_m___exported___types.html#gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952">HAL_DMA_BURST_STATE_READY</a></div><div class="ttdeci">@ HAL_DMA_BURST_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:315</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_ac5941efaeb6bd9e3c0852613f990ebd8"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8">FLASH_OBProgramInitTypeDef::OptionType</a></div><div class="ttdeci">uint32_t OptionType</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:69</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3a57c032717ceeeef110b7fd33cddd79"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3a57c032717ceeeef110b7fd33cddd79">USB_OTG_GUSBCFG_ULPIEVBUSI</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_ULPIEVBUSI</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15581</div></div>
<div class="ttc" id="agroup___channel___c_c___state_html_ga5068d16e01778cd3bd09555013b2f4d3"><div class="ttname"><a href="group___channel___c_c___state.html#ga5068d16e01778cd3bd09555013b2f4d3">TIM_CCx_DISABLE</a></div><div class="ttdeci">#define TIM_CCx_DISABLE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1005</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_ga8891cb64e76198a860172d94c638c9b4"><div class="ttname"><a href="group___s_p_i___exported___types.html#ga8891cb64e76198a860172d94c638c9b4">HAL_SPI_StateTypeDef</a></div><div class="ttdeci">HAL_SPI_StateTypeDef</div><div class="ttdoc">HAL SPI State structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:89</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaba5b726bfedd013bf7bb5a51d5c4f188"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaba5b726bfedd013bf7bb5a51d5c4f188">HAL_IncTick</a></div><div class="ttdeci">void HAL_IncTick(void)</div><div class="ttdoc">This function is called to increment a global variable &quot;uwTick&quot; used as application time base.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:312</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gae9c6be610681f2142fb012de95e6e59d"><div class="ttname"><a href="group___s_p_i___private___macros.html#gae9c6be610681f2142fb012de95e6e59d">SPI_CHECK_FLAG</a></div><div class="ttdeci">#define SPI_CHECK_FLAG(__SR__, __FLAG__)</div><div class="ttdoc">Check whether the specified SPI flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:507</div></div>
<div class="ttc" id="agroup___t_i_m___output___fast___state_html_ga71429b63f2a6604171ccfd3a91ccf43a"><div class="ttname"><a href="group___t_i_m___output___fast___state.html#ga71429b63f2a6604171ccfd3a91ccf43a">TIM_OCFAST_DISABLE</a></div><div class="ttdeci">#define TIM_OCFAST_DISABLE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:560</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gad15d5bdc7ac1698d1956a25b200e1f25"><div class="ttname"><a href="group___s_p_i___private___macros.html#gad15d5bdc7ac1698d1956a25b200e1f25">IS_SPI_BAUDRATE_PRESCALER</a></div><div class="ttdeci">#define IS_SPI_BAUDRATE_PRESCALER(__PRESCALER__)</div><div class="ttdoc">Checks if SPI Baudrate prescaler parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:590</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga232f28bae3c9cd354b2fca1be518d043"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga232f28bae3c9cd354b2fca1be518d043">USB_OTG_DCTL_CGONAK</a></div><div class="ttdeci">#define USB_OTG_DCTL_CGONAK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15483</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga19a8dd4ea04d262ec4e97b5c7a8677a5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2CE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13736</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga7bef3f30c9fe267c99d5240fbf3f878c"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga7bef3f30c9fe267c99d5240fbf3f878c">__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE()</div><div class="ttdoc">Enable the PVD Extended Interrupt Rising Trigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:209</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_ga0cce2af04ad903ba683515c3772abb27"><div class="ttname"><a href="group___t_i_m___clock___source.html#ga0cce2af04ad903ba683515c3772abb27">TIM_CLOCKSOURCE_ITR3</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ITR3</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:760</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gabac48184446aea8f467483382fc6689b"><div class="ttname"><a href="group___d_m_a___error___code.html#gabac48184446aea8f467483382fc6689b">HAL_DMA_ERROR_DME</a></div><div class="ttdeci">#define HAL_DMA_ERROR_DME</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:188</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13555</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5b3b6ae107fc37bf18e14506298d7a55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a></div><div class="ttdeci">#define SPI_CR1_MSTR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12960</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2e159d36ab2c93a2c1942df60e9eebbe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a></div><div class="ttdeci">#define USART_CR1_PS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14095</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a928fd38284165374eb5aa85ed8d4e6cb"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a928fd38284165374eb5aa85ed8d4e6cb">USB_OTG_GlobalTypeDef::HPTXFSIZ</a></div><div class="ttdeci">__IO uint32_t HPTXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:929</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:75</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga253fce8bc78be1504c85d684f232dc43"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga253fce8bc78be1504c85d684f232dc43">USB_OTG_DIEPINT_TOC</a></div><div class="ttdeci">#define USB_OTG_DIEPINT_TOC</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16378</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:354</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:846</div></div>
<div class="ttc" id="agroup___channel___c_c___state_html_ga241183326d83407f7cc7dbd292533240"><div class="ttname"><a href="group___channel___c_c___state.html#ga241183326d83407f7cc7dbd292533240">TIM_CCxN_DISABLE</a></div><div class="ttdeci">#define TIM_CCxN_DISABLE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1007</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a9bbc30e9f4ddf462bc1fa6ea273eb4db"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:89</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_af60258ad5a25addc1e8969665d0c1731"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#af60258ad5a25addc1e8969665d0c1731">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:355</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6078d0855016e26c85d0a5b935e6f6ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6078d0855016e26c85d0a5b935e6f6ba">USB_OTG_DOEPMSK_EPDM</a></div><div class="ttdeci">#define USB_OTG_DOEPMSK_EPDM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15702</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gaf5ed92fbe83dada8ebcce64c04ef0f72"><div class="ttname"><a href="group___s_p_i___private___macros.html#gaf5ed92fbe83dada8ebcce64c04ef0f72">IS_SPI_CPHA</a></div><div class="ttdeci">#define IS_SPI_CPHA(__CPHA__)</div><div class="ttdoc">Checks if SPI Clock Phase parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:573</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga96d98c66ad9d85f00c148de99888ef19"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga96d98c66ad9d85f00c148de99888ef19">__HAL_TIM_GET_FLAG</a></div><div class="ttdeci">#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Check whether the specified TIM interrupt flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1204</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga664b39d163f9f2e400aa9fe2577ffc06"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga664b39d163f9f2e400aa9fe2577ffc06">USB_OTG_DIEPTSIZ_PKTCNT</a></div><div class="ttdeci">#define USB_OTG_DIEPTSIZ_PKTCNT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16449</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae09a0202f441c1a43e69c62331d50a08"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10625</div></div>
<div class="ttc" id="agroup___s_p_i___exported___functions___group1_html_ga17f583be14b22caffa6c4e56dcd035ef"><div class="ttname"><a href="group___s_p_i___exported___functions___group1.html#ga17f583be14b22caffa6c4e56dcd035ef">HAL_SPI_MspInit</a></div><div class="ttdeci">void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)</div><div class="ttdoc">SPI MSP Initialization This function configures the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_msp.c:194</div></div>
<div class="ttc" id="agroup___g_p_i_o___exported___macros_html_ga27f0e1f6c38745169d74620f6a178a94"><div class="ttname"><a href="group___g_p_i_o___exported___macros.html#ga27f0e1f6c38745169d74620f6a178a94">__HAL_GPIO_EXTI_GET_IT</a></div><div class="ttdeci">#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__)</div><div class="ttdoc">Checks whether the specified EXTI line is asserted or not.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:191</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ebce086e91feb566f223ae07d01ff57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ebce086e91feb566f223ae07d01ff57">USB_OTG_DOEPCTL_MPSIZ</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_MPSIZ</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16496</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_aa0c41c8883cb0812d6aaf956c393584b"><div class="ttname"><a href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:837</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gae26c2b3961e702aeabc24d4984ebd369"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gae26c2b3961e702aeabc24d4984ebd369">__ISB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __ISB(void)</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:866</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3f4c92b08606cf934de16b353053dd78"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3f4c92b08606cf934de16b353053dd78">USB_OTG_DOEPINT_OTEPDIS</a></div><div class="ttdeci">#define USB_OTG_DOEPINT_OTEPDIS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16548</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga9cdc2f2d55eaaa7895996bf6848df42e"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga9cdc2f2d55eaaa7895996bf6848df42e">__HAL_UART_CLEAR_OREFLAG</a></div><div class="ttdeci">#define __HAL_UART_CLEAR_OREFLAG(__HANDLE__)</div><div class="ttdoc">Clears the UART ORE pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:509</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_ab5ab320199482e9eb21dc8460501dea5"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#ab5ab320199482e9eb21dc8460501dea5">FLASH_OBProgramInitTypeDef::WRPState</a></div><div class="ttdeci">uint32_t WRPState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:72</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html">__SPI_HandleTypeDef</a></div><div class="ttdoc">SPI handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:104</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_a24f5a355f44432458801392e40a80faa"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa">TIM_BreakDeadTimeConfigTypeDef::OffStateIDLEMode</a></div><div class="ttdeci">uint32_t OffStateIDLEMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:271</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a4f006a75f87074f02a532fbeb215bd24"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a4f006a75f87074f02a532fbeb215bd24">USB_OTG_GlobalTypeDef::GOTGCTL</a></div><div class="ttdeci">__IO uint32_t GOTGCTL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:913</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_ga4debbd5733190b61b2115613d4b3658b"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_1QUARTERFULL</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:313</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_ac77adb7330099a917af1e9021cbb3de1"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#ac77adb7330099a917af1e9021cbb3de1">__SPI_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_SPI_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:132</div></div>
<div class="ttc" id="agroup___e_x_t_i___private___constants_html_ga755405defae45017e19a17fd0279869c"><div class="ttname"><a href="group___e_x_t_i___private___constants.html#ga755405defae45017e19a17fd0279869c">EXTI_PIN_MASK</a></div><div class="ttdeci">#define EXTI_PIN_MASK</div><div class="ttdoc">EXTI bit usage.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_exti.h:216</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_gac45ce66cf33b4f324323fc3036917712"><div class="ttname"><a href="group___t_i_m___flag__definition.html#gac45ce66cf33b4f324323fc3036917712">TIM_FLAG_UPDATE</a></div><div class="ttdeci">#define TIM_FLAG_UPDATE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:720</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf993e483318ebcecffd18649de766dc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a></div><div class="ttdeci">#define USART_CR2_STOP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14137</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html">TIM_BreakDeadTimeConfigTypeDef</a></div><div class="ttdoc">TIM Break input(s) and Dead time configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:267</div></div>
<div class="ttc" id="agroup___c_o_r_t_e_x___preemption___priority___group_html_gae6eab9140204bc938255aa148e597c45"><div class="ttname"><a href="group___c_o_r_t_e_x___preemption___priority___group.html#gae6eab9140204bc938255aa148e597c45">NVIC_PRIORITYGROUP_4</a></div><div class="ttdeci">#define NVIC_PRIORITYGROUP_4</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_cortex.h:96</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a></div><div class="ttdeci">@ HAL_DMA_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:105</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group1_html_ga44d1542f9985b2243b14a41070cc41cc"><div class="ttname"><a href="group___h_a_l___exported___functions___group1.html#ga44d1542f9985b2243b14a41070cc41cc">HAL_InitTick</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)</div><div class="ttdoc">This function configures the source of the time base. The time source is configured to have 1ms time ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:253</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_adc795cd98eeaa7725743856652cd2b4a"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#adc795cd98eeaa7725743856652cd2b4a">TIM_IC_InitTypeDef::ICPrescaler</a></div><div class="ttdeci">uint32_t ICPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:155</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html">TIM_OnePulse_InitTypeDef</a></div><div class="ttdoc">TIM One Pulse Mode Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:111</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a1140b76ff103608f66c26ad0a3d595d0"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a1140b76ff103608f66c26ad0a3d595d0">USB_OTG_GlobalTypeDef::GRXFSIZ</a></div><div class="ttdeci">__IO uint32_t GRXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:922</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga60f6b6c424b62ca58d3fafd8f5955e4f"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga60f6b6c424b62ca58d3fafd8f5955e4f">TIM_IT_CC2</a></div><div class="ttdeci">#define TIM_IT_CC2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:675</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html">TIM_Base_InitTypeDef</a></div><div class="ttdoc">TIM Time base Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:46</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5f154374b58c0234f82ea326cb303a1e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a></div><div class="ttdeci">#define SPI_CR1_SSI</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12977</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3ffabea0de695a19198d906bf6a1d9fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a></div><div class="ttdeci">#define SPI_CR1_DFF</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12986</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a9543592bda60cb5261075594bdeedac9"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:577</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_abff7fffd2b5a718715a130006590c75c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:581</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ERROR_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:130</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41b88bff3f38cec0617ce66fa5aef260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a></div><div class="ttdeci">#define TIM_CCER_CC4NP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13892</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_ad4cf225029dbefe8d3fe660c33b8bb6b"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b">__SPI_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:130</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a0633538b8b7a6f1372d38938851bba87"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a0633538b8b7a6f1372d38938851bba87">USB_OTG_GlobalTypeDef::GUSBCFG</a></div><div class="ttdeci">__IO uint32_t GUSBCFG</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:916</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___type_html_ga8f0bdb21ef13bae39d5d8b6619e2df06"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06">OPTIONBYTE_RDP</a></div><div class="ttdeci">#define OPTIONBYTE_RDP</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:174</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_gaf043ba4d8f837350bfc7754a99fae5a9"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#gaf043ba4d8f837350bfc7754a99fae5a9">FLASH_FLAG_EOP</a></div><div class="ttdeci">#define FLASH_FLAG_EOP</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:114</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113">HAL_UART_STATE_RESET</a></div><div class="ttdeci">@ HAL_UART_STATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:118</div></div>
<div class="ttc" id="astruct_e_x_t_i___config_type_def_html_a0ffc93ec511ed9cf1663f6939bd3e839"><div class="ttname"><a href="struct_e_x_t_i___config_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">EXTI_ConfigTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_exti.h:65</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a2e8a73f7961f8d6570193c68daba88a6"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6">RCC_PLLInitTypeDef::PLLN</a></div><div class="ttdeci">uint32_t PLLN</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:56</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga247f85a1fcc780be21f9fc2f1d29ee7e"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga247f85a1fcc780be21f9fc2f1d29ee7e">__HAL_FLASH_DATA_CACHE_DISABLE</a></div><div class="ttdeci">#define __HAL_FLASH_DATA_CACHE_DISABLE()</div><div class="ttdoc">Disable the FLASH data cache.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:219</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_ab791f8fac403d508e1c53b6f27cf1f24"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#ab791f8fac403d508e1c53b6f27cf1f24">TIM_ClockConfigTypeDef::ClockPrescaler</a></div><div class="ttdeci">uint32_t ClockPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:204</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a79dfd4545a2fa8ca202bf0e80374db66"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a79dfd4545a2fa8ca202bf0e80374db66">TIM_ClearInputConfigTypeDef::ClearInputFilter</a></div><div class="ttdeci">uint32_t ClearInputFilter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:224</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga45ab5c1d1a26d34915a53de7013f6cf6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ_2</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10601</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_ae4a064e48fd5945eda7210d515fed69c"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#ae4a064e48fd5945eda7210d515fed69c">SPI_InitTypeDef::NSS</a></div><div class="ttdeci">uint32_t NSS</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:63</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga6c66285d42fc3baf5ecaceadb54ee42a"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga6c66285d42fc3baf5ecaceadb54ee42a">IS_SPI_DIRECTION</a></div><div class="ttdeci">#define IS_SPI_DIRECTION(__MODE__)</div><div class="ttdoc">Checks if SPI Direction Mode parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:535</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_gaea68155ce77e591e0c2582def061d6f0"><div class="ttname"><a href="group___t_i_m___exported___macros.html#gaea68155ce77e591e0c2582def061d6f0">__HAL_TIM_CLEAR_IT</a></div><div class="ttdeci">#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Clear the TIM interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1258</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1dcca7cc02f8f9f2adf14fdd36b36055"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1dcca7cc02f8f9f2adf14fdd36b36055">USB_OTG_HCCHAR_EPTYP</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_EPTYP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16265</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___w_r_p___state_html_ga9fc463145ab57616baa36d95523186a1"><div class="ttname"><a href="group___f_l_a_s_h_ex___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1">OB_WRPSTATE_ENABLE</a></div><div class="ttdeci">#define OB_WRPSTATE_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:165</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a33e13c28b1a70e6164417abb026d7a22"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a33e13c28b1a70e6164417abb026d7a22">__UART_HandleTypeDef::hdmatx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmatx</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:169</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2faa0ef57b6622fc9f0171b13a51bfc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2faa0ef57b6622fc9f0171b13a51bfc">RCC_PLLSAICFGR_PLLSAIQ_2</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIQ_2</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:11569</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_a871d0ab74071724e96b7cc9ae2a7532b"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#a871d0ab74071724e96b7cc9ae2a7532b">GPIO_InitTypeDef::Pin</a></div><div class="ttdeci">uint32_t Pin</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:48</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaed1a39c551b1641128f81893ff558d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a></div><div class="ttdeci">#define USART_CR3_EIE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14148</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab240bcea196fe42725639b82a3ceac75"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab240bcea196fe42725639b82a3ceac75">USB_OTG_HFNUM_FRNUM</a></div><div class="ttdeci">#define USB_OTG_HFNUM_FRNUM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15496</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad8756280c79db9bdd546f6dabce92849"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad8756280c79db9bdd546f6dabce92849">USB_OTG_PCGCCTL_GATECLK</a></div><div class="ttdeci">#define USB_OTG_PCGCCTL_GATECLK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16588</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_a6c0364c24e89f17849b0109236112fba"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#a6c0364c24e89f17849b0109236112fba">TIM_IC_InitTypeDef::ICPolarity</a></div><div class="ttdeci">uint32_t ICPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:149</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_gaaf91992131301e3fc7f2ce62fb011f6c"><div class="ttname"><a href="group___s_p_i___error___code.html#gaaf91992131301e3fc7f2ce62fb011f6c">HAL_SPI_ERROR_DMA</a></div><div class="ttdeci">#define HAL_SPI_ERROR_DMA</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:193</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ga9c012af359987a240826f29073bbe463"><div class="ttname"><a href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a></div><div class="ttdeci">HAL_DMA_StateTypeDef</div><div class="ttdoc">HAL DMA State structures definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:102</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_afe27815154e535b96e8fa1b4d2fdd596"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#afe27815154e535b96e8fa1b4d2fdd596">TIM_ClockConfigTypeDef::ClockSource</a></div><div class="ttdeci">uint32_t ClockSource</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:200</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051">HAL_DMA_XFER_M1CPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_M1CPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:128</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga43608d3c2959fc9ca64398d61cbf484e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a></div><div class="ttdeci">#define SPI_CR1_BIDIMODE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12998</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_gae1e4ba12bae8440421e6672795d71223"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_3QUARTERSFULL</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:315</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9">HAL_DMA_XFER_M1HALFCPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_M1HALFCPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:129</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b">HAL_UART_STATE_BUSY_RX</a></div><div class="ttdeci">@ HAL_UART_STATE_BUSY_RX</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:126</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac457c519baa28359ab7959fbe0c5cda1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a></div><div class="ttdeci">#define USART_CR1_SBK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14068</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gafbe8b2bd9ce2128de6cdc08ccde7e8ad"><div class="ttname"><a href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a></div><div class="ttdeci">HAL_DMA_CallbackIDTypeDef</div><div class="ttdoc">HAL DMA Error Code structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:124</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a781c7dae9dec8b6c974b1bdf591b77e7"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7">TIM_OC_InitTypeDef::OCPolarity</a></div><div class="ttdeci">uint32_t OCPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:87</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga351a8f27975e0af87f4bb37a4feaa636"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga351a8f27975e0af87f4bb37a4feaa636">TIM_IT_BREAK</a></div><div class="ttdeci">#define TIM_IT_BREAK</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:680</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8dc32ee35e426332598db98b5e0b230b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8dc32ee35e426332598db98b5e0b230b">RCC_PLLI2SCFGR_PLLI2SN_7</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SN_7</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:11532</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3aeb8d6f2539b0a3a4b851aeba0eea66"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a></div><div class="ttdeci">#define PWR_CR_LPDS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10379</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_af45695121f3b3fe1ab24e8fbdb56d781"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781">TIM_BreakDeadTimeConfigTypeDef::OffStateRunMode</a></div><div class="ttdeci">uint32_t OffStateRunMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:269</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga50a243e317b9a70781b02758d45b05ee"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</a></div><div class="ttdeci">#define SCB_SCR_SLEEPONEXIT_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:496</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5a28ddd62304e263536ff9b5cd855ff5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a28ddd62304e263536ff9b5cd855ff5">USB_OTG_HPRT_PSPD</a></div><div class="ttdeci">#define USB_OTG_HPRT_PSPD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16148</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1f9ab2e93a0b9b70d33812bcc5e920c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</a></div><div class="ttdeci">#define RCC_CR_HSITRIM_4</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10503</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:49</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___functions___group1_html_ga0e553b32211877322f949b14801bbfa7"><div class="ttname"><a href="group___u_a_r_t___exported___functions___group1.html#ga0e553b32211877322f949b14801bbfa7">HAL_UART_MspInit</a></div><div class="ttdeci">void HAL_UART_MspInit(UART_HandleTypeDef *huart)</div><div class="ttdoc">UART MSP Initialization This function configures the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_msp.c:271</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga276fd2250d2b085b73ef51cb4c099d24"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3PE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13780</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a082c91ea9f270509aca7ae6ec42c2a54"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:83</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a63edd1a5586fc8db6bdd628169fc9664"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a63edd1a5586fc8db6bdd628169fc9664">__SPI_HandleTypeDef::TxISR</a></div><div class="ttdeci">void(* TxISR)(struct __SPI_HandleTypeDef *hspi)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:124</div></div>
<div class="ttc" id="astruct_t_i_m___master_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___master_config_type_def.html">TIM_MasterConfigTypeDef</a></div><div class="ttdoc">TIM Master configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:231</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5221d09eebd12445a20f221bf98066f8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a></div><div class="ttdeci">#define USART_CR1_IDLEIE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14080</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_ga33008f2ad5085cd4158dd260fb2d124d"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#ga33008f2ad5085cd4158dd260fb2d124d">HAL_FLASH_ERROR_RD</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_RD</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:89</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae99763414b3c2f11fcfecb1f93eb6701"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a></div><div class="ttdeci">#define SPI_I2SCFGR_I2SMOD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13108</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba9de7677f70e7fcb4dab90228bdb484"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba9de7677f70e7fcb4dab90228bdb484">USB_OTG_GINTMSK_GONAKEFFM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_GONAKEFFM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15834</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:866</div></div>
<div class="ttc" id="astm32f4xx__hal__msp_8c_html_a73af972b44ba2890202363cd8b197dad"><div class="ttname"><a href="stm32f4xx__hal__msp_8c.html#a73af972b44ba2890202363cd8b197dad">HAL_PCD_MspInit</a></div><div class="ttdeci">void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)</div><div class="ttdoc">PCD MSP Initialization This function configures the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_msp.c:336</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga2977135bbea35b786805eea640d1c884"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga2977135bbea35b786805eea640d1c884">__HAL_PWR_GET_FLAG</a></div><div class="ttdeci">#define __HAL_PWR_GET_FLAG(__FLAG__)</div><div class="ttdoc">Check PWR flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:171</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a1823437fbed80bdd1510782ced4e5532"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a1823437fbed80bdd1510782ced4e5532">__SPI_HandleTypeDef::TxXferCount</a></div><div class="ttdeci">__IO uint16_t TxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:114</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1123</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13701</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_ga6c88becbe528c542156bc201622efba2"><div class="ttname"><a href="group___s_p_i___exported___macros.html#ga6c88becbe528c542156bc201622efba2">__HAL_SPI_CLEAR_MODFFLAG</a></div><div class="ttdeci">#define __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__)</div><div class="ttdoc">Clear the SPI MODF pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:416</div></div>
<div class="ttc" id="astruct_t_i_m___master_config_type_def_html_aafb70c2c7a9a93a3dad59a350df2b00f"><div class="ttname"><a href="struct_t_i_m___master_config_type_def.html#aafb70c2c7a9a93a3dad59a350df2b00f">TIM_MasterConfigTypeDef::MasterOutputTrigger</a></div><div class="ttdeci">uint32_t MasterOutputTrigger</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:233</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac5ea132b2710076fcc0ef9ebaffe7e1e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac5ea132b2710076fcc0ef9ebaffe7e1e">USB_OTG_DIEPCTL_SD0PID_SEVNFRM</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16233</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a93412b352267d3faf0bd2dbac590b69e"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a93412b352267d3faf0bd2dbac590b69e">USB_OTG_GlobalTypeDef::DIEPTXF0_HNPTXFSIZ</a></div><div class="ttdeci">__IO uint32_t DIEPTXF0_HNPTXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:923</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga09e3f41fa2150831afaac191046087f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a></div><div class="ttdeci">#define SPI_CR2_FRF</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13012</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a994aca51c40decfc340e045da1a6ca19"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:86</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga769146db660b832f3ef26f892b567bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a></div><div class="ttdeci">#define TIM_CR2_OIS2N</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13527</div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___idle___state_html_ga56505fe4142096454f1da97683ce8bc2"><div class="ttname"><a href="group___t_i_m___output___compare___idle___state.html#ga56505fe4142096454f1da97683ce8bc2">TIM_OCIDLESTATE_RESET</a></div><div class="ttdeci">#define TIM_OCIDLESTATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:597</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad974d7c91edf6f1bd47e892b3b6f7565"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a></div><div class="ttdeci">#define TIM_CR2_OIS3</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13530</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga4d69943bc4716743c78e3194e259097e"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga4d69943bc4716743c78e3194e259097e">__HAL_TIM_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Enable the specified TIM interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1138</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_gafa1433e0ca2366478928c04244310d44"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#gafa1433e0ca2366478928c04244310d44">HAL_FLASH_ERROR_OPERATION</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_OPERATION</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:94</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f359b89c79fba4414e0838645f13a6b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f359b89c79fba4414e0838645f13a6b">USB_OTG_HCINTMSK_CHHM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_CHHM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16413</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabb61e805f1e512b80a7b33efcca6182e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabb61e805f1e512b80a7b33efcca6182e">USB_OTG_DOEPMSK_STUPM</a></div><div class="ttdeci">#define USB_OTG_DOEPMSK_STUPM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15708</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga69dff538775ee23738d54eef4a259b66"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga69dff538775ee23738d54eef4a259b66">__HAL_FLASH_INSTRUCTION_CACHE_RESET</a></div><div class="ttdeci">#define __HAL_FLASH_INSTRUCTION_CACHE_RESET()</div><div class="ttdoc">Resets the FLASH instruction Cache.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:226</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4560fc7a60df4bdf402fc7219ae7b558"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a></div><div class="ttdeci">#define USART_SR_ORE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14032</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10620</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a0ffc93ec511ed9cf1663f6939bd3e839"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">UART_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:67</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group1_html_gaa2d4540edcb9dacec34edb77f3455bf0"><div class="ttname"><a href="group___h_a_l___exported___functions___group1.html#gaa2d4540edcb9dacec34edb77f3455bf0">HAL_MspDeInit</a></div><div class="ttdeci">void HAL_MspDeInit(void)</div><div class="ttdoc">DeInitializes the MSP.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:230</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga6cf6a5b8881ff36ed4316a29bbfb5b79"><div class="ttname"><a href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a></div><div class="ttdeci">#define HAL_DMA_ERROR_TIMEOUT</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:189</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa125f026b1ca2d76eab48b191baed265"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a></div><div class="ttdeci">#define USART_CR3_CTSE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14175</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga3c29b33f38658acbf592e9aaf84c6f33"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga3c29b33f38658acbf592e9aaf84c6f33">__HAL_UART_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_UART_DISABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Disable the specified UART interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:555</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaf084424fa1f69bea36a1c44899d83d17"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</a></div><div class="ttdeci">#define SCB_SHCSR_MEMFAULTENA_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mml.h:694</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_gad9f62b6567543610f667bce580550662"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#gad9f62b6567543610f667bce580550662">HAL_FLASH_ERROR_PGA</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_PGA</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:92</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html">TIM_ClearInputConfigTypeDef</a></div><div class="ttdoc">TIM Clear Input Configuration Handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:213</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_a6c86f87bb12212ce21da3aec61759a52"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#a6c86f87bb12212ce21da3aec61759a52">FLASH_EraseInitTypeDef::Sector</a></div><div class="ttdeci">uint32_t Sector</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:53</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:574</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a4076faade36875a6a05767135bb70b86"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a4076faade36875a6a05767135bb70b86">TIM_HandleTypeDef::Instance</a></div><div class="ttdeci">TIM_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:340</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga792f73196a8e7424655592097d7a3fd5"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga792f73196a8e7424655592097d7a3fd5">TIM_DMA_CC2</a></div><div class="ttdeci">#define TIM_DMA_CC2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:699</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a476bae602205d6a49c7e71e2bda28c0a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:865</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_gad36059641057f824516303ea92734e6f"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#gad36059641057f824516303ea92734e6f">__HAL_FLASH_PREFETCH_BUFFER_ENABLE</a></div><div class="ttdeci">#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE()</div><div class="ttdoc">Enable the FLASH prefetch buffer.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:189</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0df4b12cec2263d6acec32015035fe54"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0df4b12cec2263d6acec32015035fe54">RCC_PLLCFGR_PLLN_7</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_7</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10579</div></div>
<div class="ttc" id="agroup___d_m_a_html_gae3feef5ea50ff13a6a5b98cb353c87b0"><div class="ttname"><a href="group___d_m_a.html#gae3feef5ea50ff13a6a5b98cb353c87b0">__HAL_DMA_GET_TC_FLAG_INDEX</a></div><div class="ttdeci">#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__)</div><div class="ttdoc">Return the current DMA Stream transfer complete flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:433</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga32d9931c3638779af7042d901a01aabf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga32d9931c3638779af7042d901a01aabf">RCC_PLLI2SCFGR_PLLI2SN_6</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SN_6</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:11531</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_ga27e871d85f9311272098315bc3723075"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#ga27e871d85f9311272098315bc3723075">HAL_FLASH_ERROR_WRP</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_WRP</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:93</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3647bba98a8f2c2234aadb2f9441874"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3647bba98a8f2c2234aadb2f9441874">USB_OTG_HCINTMSK_XFRCM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_XFRCM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16410</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga13fa137a911f02a2f94fb9fb0762a340"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga13fa137a911f02a2f94fb9fb0762a340">__HAL_FLASH_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)</div><div class="ttdoc">Enable the specified FLASH interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:246</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b38845c9338d0637983b3d81fc0c95d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b38845c9338d0637983b3d81fc0c95d">USB_OTG_GCCFG_NOVBUSSENS</a></div><div class="ttdeci">#define USB_OTG_GCCFG_NOVBUSSENS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16056</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc">HAL_TIM_STATE_RESET</a></div><div class="ttdeci">@ HAL_TIM_STATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:292</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__direct__mode_html_ga18709570bed6b9112520701c482fbe4b"><div class="ttname"><a href="group___d_m_a___f_i_f_o__direct__mode.html#ga18709570bed6b9112520701c482fbe4b">DMA_FIFOMODE_ENABLE</a></div><div class="ttdeci">#define DMA_FIFOMODE_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:304</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga84ae4b045c45d49d96b2b02e2dc516b6"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga84ae4b045c45d49d96b2b02e2dc516b6">HAL_SuspendTick</a></div><div class="ttdeci">void HAL_SuspendTick(void)</div><div class="ttdoc">Suspend Tick increment.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:415</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga3b94f4f103ddab361802c8defd3a9c34"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga3b94f4f103ddab361802c8defd3a9c34">__HAL_FLASH_DATA_CACHE_RESET</a></div><div class="ttdeci">#define __HAL_FLASH_DATA_CACHE_RESET()</div><div class="ttdoc">Resets the FLASH data Cache.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:235</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab641d285c79ab1b54c1d0c615afe87f5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab641d285c79ab1b54c1d0c615afe87f5">USB_OTG_GINTMSK_WUIM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_WUIM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15891</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga717ea6d52263b0b9938ebf1f3ef4b409"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga717ea6d52263b0b9938ebf1f3ef4b409">USB_OTG_DCTL_SGONAK</a></div><div class="ttdeci">#define USB_OTG_DCTL_SGONAK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15480</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga2c93dcee35e5983d74f1000de7c042d5"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga2c93dcee35e5983d74f1000de7c042d5">HAL_DBGMCU_DisableDBGStopMode</a></div><div class="ttdeci">void HAL_DBGMCU_DisableDBGStopMode(void)</div><div class="ttdoc">Disable the Debug Module during STOP mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:495</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga6a5e653e0e06a04151b74eb1a5f96eb6"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga6a5e653e0e06a04151b74eb1a5f96eb6">__HAL_TIM_DISABLE</a></div><div class="ttdeci">#define __HAL_TIM_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the TIM peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1087</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a7ff1e46bfa5481522003726a1b6304"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a7ff1e46bfa5481522003726a1b6304">USB_OTG_GINTSTS_OTGINT</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_OTGINT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15742</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga377812e187288777184fec2d96929ac3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga377812e187288777184fec2d96929ac3">USB_OTG_DOEPMSK_NAKM</a></div><div class="ttdeci">#define USB_OTG_DOEPMSK_NAKM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15729</div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___configuration_html_gaaf196a2df41b0bcbc32745c2b218e696"><div class="ttname"><a href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL_ENABLE()</div><div class="ttdoc">Macros to enable or disable the main PLL.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:1033</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:861</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:859</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ae82bf9242a014164f9f6907f29782c44"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ae82bf9242a014164f9f6907f29782c44">DMA_InitTypeDef::Channel</a></div><div class="ttdeci">uint32_t Channel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:50</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga31d67e905bc62e3142179dc4bbf8ba64"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga31d67e905bc62e3142179dc4bbf8ba64">__HAL_TIM_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Disable the specified TIM interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1154</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_ga9cae242f1c51b31839ffc5bc007c82a7"><div class="ttname"><a href="group___t_i_m___flag__definition.html#ga9cae242f1c51b31839ffc5bc007c82a7">TIM_FLAG_CC2</a></div><div class="ttdeci">#define TIM_FLAG_CC2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:722</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95f0288b9c6aaeca7cb6550a2e6833e2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a></div><div class="ttdeci">#define USART_CR1_M</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14104</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_ab621c1517d5345834fcc71eea97156bf"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#ab621c1517d5345834fcc71eea97156bf">TIM_IC_InitTypeDef::ICFilter</a></div><div class="ttdeci">uint32_t ICFilter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:158</div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> system_stm32f4xx.c:137</div></div>
<div class="ttc" id="agroup___g_p_i_o___exported___macros_html_ga2a086506eec826f49b200fba64beb9f1"><div class="ttname"><a href="group___g_p_i_o___exported___macros.html#ga2a086506eec826f49b200fba64beb9f1">__HAL_GPIO_EXTI_CLEAR_IT</a></div><div class="ttdeci">#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__)</div><div class="ttdoc">Clears the EXTI's line pending bits.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:199</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a671880a1dafb7b92e0e2b65593407c12"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a671880a1dafb7b92e0e2b65593407c12">FLASH_OBProgramInitTypeDef::RDPLevel</a></div><div class="ttdeci">uint32_t RDPLevel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:81</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga93900b3ef3f87ef924eb887279a434b4"><div class="ttname"><a href="group___d_m_a.html#ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</a></div><div class="ttdeci">#define __HAL_DMA_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the specified DMA Stream.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:417</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2148059ec3e6a804d102ed9964c9a005"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2148059ec3e6a804d102ed9964c9a005">USB_OTG_GUSBCFG_PHYSEL</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_PHYSEL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15550</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:833</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4e347921b96b8435ec2ef6cc9b3470d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4e347921b96b8435ec2ef6cc9b3470d8">USB_OTG_DOEPCTL_EPTYP</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_EPTYP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16511</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8e87febbcda52c3b0b4679ce4fc10aae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8e87febbcda52c3b0b4679ce4fc10aae">USB_OTG_DCTL_RWUSIG</a></div><div class="ttdeci">#define USB_OTG_DCTL_RWUSIG</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15455</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae874b1d1b15b4ada193bab411634a37a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae874b1d1b15b4ada193bab411634a37a">USB_OTG_DIEPCTL_SODDFRM</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_SODDFRM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16236</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7c5d6fcd84a4728cda578a0339b4cac2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a></div><div class="ttdeci">#define USART_CR3_RTSE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14172</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga8e3c348af57cf973277018958fccfed9"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga8e3c348af57cf973277018958fccfed9">IS_SPI_TIMODE</a></div><div class="ttdeci">#define IS_SPI_TIMODE(__MODE__)</div><div class="ttdoc">Checks if SPI TI mode parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:612</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a418ecda4a355c6a161e4893a7bc1897f"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:50</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_gaa537e44d74ce35ff5bfef80edf03f895"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a></div><div class="ttdeci">#define __HAL_FLASH_GET_LATENCY()</div><div class="ttdoc">Get the FLASH Latency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:183</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae9d8ca35cdab213cb2400c49434de326"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9d8ca35cdab213cb2400c49434de326">SYSCFG_PMC_MII_RMII_SEL</a></div><div class="ttdeci">#define SYSCFG_PMC_MII_RMII_SEL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13157</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga46b9ace9572bb6ec977594c8b4b0825f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga46b9ace9572bb6ec977594c8b4b0825f">USB_OTG_GAHBCFG_DMAEN</a></div><div class="ttdeci">#define USB_OTG_GAHBCFG_DMAEN</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15532</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga303898c1943aede8d1ed6b9f259b9d0c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga303898c1943aede8d1ed6b9f259b9d0c">USB_OTG_HCCHAR_EPDIR</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_EPDIR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16258</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad2a4ce33e0e644c9439c9cce59b2edfa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad2a4ce33e0e644c9439c9cce59b2edfa">USB_OTG_DIEPCTL_TXFNUM</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_TXFNUM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16220</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e951cd3f6593e321cf79b662a1deaaa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4PE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13804</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_CPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:126</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_add4ac9143086c89effbede5c54e958bf"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf">TIM_OnePulse_InitTypeDef::OCMode</a></div><div class="ttdeci">uint32_t OCMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:113</div></div>
<div class="ttc" id="astm32f4xx__hal__msp_8c_html_gae4fb8e66865c87d0ebab74a726a6891f"><div class="ttname"><a href="stm32f4xx__hal__msp_8c.html#gae4fb8e66865c87d0ebab74a726a6891f">HAL_MspInit</a></div><div class="ttdeci">void HAL_MspInit(void)</div><div class="ttdoc">Initialize the MSP.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_msp.c:63</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaddfba8f0f4b9b772986a0d214dcced39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39">RCC_PLLCFGR_PLLN_6</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_6</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10578</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf281bb6b61c559e8b068ab32114572af"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf281bb6b61c559e8b068ab32114572af">USB_OTG_HCINTMSK_AHBERR</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_AHBERR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16416</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_ga16d2d73c2b16004499ae8d492e71fd4e"><div class="ttname"><a href="group___s_p_i___exported___macros.html#ga16d2d73c2b16004499ae8d492e71fd4e">__HAL_SPI_ENABLE</a></div><div class="ttdeci">#define __HAL_SPI_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the SPI peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:454</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___reg_acc_functions_html_ga2299877e4ba3e162ca9dbabd6e0abef6"><div class="ttname"><a href="group___c_m_s_i_s___core___reg_acc_functions.html#ga2299877e4ba3e162ca9dbabd6e0abef6">__disable_irq</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __disable_irq(void)</div><div class="ttdoc">Disable IRQ Interrupts.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:140</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a2870732a4fc2ecd7bbecfbcbbf5528b7"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:850</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga88d4e3bdfdfc08a0cc2db20a34cbd598"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga88d4e3bdfdfc08a0cc2db20a34cbd598">USB_OTG_GINTSTS_ENUMDNE</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_ENUMDNE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15769</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga653f1166b0e37afd40372550d806e667"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga653f1166b0e37afd40372550d806e667">HAL_DisableCompensationCell</a></div><div class="ttdeci">void HAL_DisableCompensationCell(void)</div><div class="ttdoc">Power-down the I/O Compensation Cell.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:535</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_ad04b2041f59d32492ec36a891418f3fd"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#ad04b2041f59d32492ec36a891418f3fd">GPIO_InitTypeDef::Speed</a></div><div class="ttdeci">uint32_t Speed</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:57</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga77cb2d7ab53783663a7a6dd457d3ba25"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga77cb2d7ab53783663a7a6dd457d3ba25">USB_OTG_PCGCCTL_STOPCLK</a></div><div class="ttdeci">#define USB_OTG_PCGCCTL_STOPCLK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16585</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_ae0c7ebe03057c1dd939555d1d924afd1"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#ae0c7ebe03057c1dd939555d1d924afd1">TIM_Encoder_InitTypeDef::IC1Selection</a></div><div class="ttdeci">uint32_t IC1Selection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:173</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga56fe140a22f66d2dd7250bb1f39ab451"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ_0</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10599</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a8dc149e98014264da61675f6a0e18b88"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a8dc149e98014264da61675f6a0e18b88">DMA_InitTypeDef::FIFOMode</a></div><div class="ttdeci">uint32_t FIFOMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:77</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga52720dd92ed2bd4314a2a129855d766c"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga52720dd92ed2bd4314a2a129855d766c">HAL_GetUIDw1</a></div><div class="ttdeci">uint32_t HAL_GetUIDw1(void)</div><div class="ttdoc">Returns second word of the unique device identifier (UID based on 96 bits)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:553</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ae95b14383c9d0c86405939f4bfe2882d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ae95b14383c9d0c86405939f4bfe2882d">DMA_InitTypeDef::PeriphBurst</a></div><div class="ttdeci">uint32_t PeriphBurst</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:91</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_aa2b0001c7fceb00968ca503040874b4a"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#aa2b0001c7fceb00968ca503040874b4a">TIM_SlaveConfigTypeDef::SlaveMode</a></div><div class="ttdeci">uint32_t SlaveMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:249</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_aba7183911cbc41063270dab182de768f"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#aba7183911cbc41063270dab182de768f">SPI_InitTypeDef::CLKPhase</a></div><div class="ttdeci">uint32_t CLKPhase</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:60</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13491</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_ae5e60b9a021fe0009588fc86c7584a5a"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#ae5e60b9a021fe0009588fc86c7584a5a">UART_InitTypeDef::WordLength</a></div><div class="ttdeci">uint32_t WordLength</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:54</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa17130690a1ca95b972429eb64d4254e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a></div><div class="ttdeci">#define USART_CR1_TCIE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14086</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_ae2047a6040de6fcd43e0033a7b09a226"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#ae2047a6040de6fcd43e0033a7b09a226">RCC_PLLInitTypeDef::PLLP</a></div><div class="ttdeci">uint32_t PLLP</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:60</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i___configuration_html_gaab944f562b53fc74bcc0e4958388fd42"><div class="ttname"><a href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_HSI_ENABLE()</div><div class="ttdoc">Macros to enable or disable the Internal High Speed oscillator (HSI).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:834</div></div>
<div class="ttc" id="astruct_e_x_t_i___config_type_def_html_a9c7a78e876a7dfb279a16029f915463f"><div class="ttname"><a href="struct_e_x_t_i___config_type_def.html#a9c7a78e876a7dfb279a16029f915463f">EXTI_ConfigTypeDef::Line</a></div><div class="ttdeci">uint32_t Line</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_exti.h:63</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_aa913a8df0a4c97fefa87ff760fae10cb"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#aa913a8df0a4c97fefa87ff760fae10cb">TIM_HallSensor_InitTypeDef::IC1Prescaler</a></div><div class="ttdeci">uint32_t IC1Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim_ex.h:52</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_gaf55d844a35379c204c90be5d1e8e50ba"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#gaf55d844a35379c204c90be5d1e8e50ba">HAL_UART_StateTypeDef</a></div><div class="ttdeci">HAL_UART_StateTypeDef</div><div class="ttdoc">HAL UART State structures definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:116</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gacdcc8b5d33b9f97fe1b0abd6a86a3d4b"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gacdcc8b5d33b9f97fe1b0abd6a86a3d4b">HAL_GetTickPrio</a></div><div class="ttdeci">uint32_t HAL_GetTickPrio(void)</div><div class="ttdoc">This function returns a tick priority.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:332</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___voltage___range_html_ga50950407a789684eec9216f49e0831a0"><div class="ttname"><a href="group___f_l_a_s_h_ex___voltage___range.html#ga50950407a789684eec9216f49e0831a0">FLASH_VOLTAGE_RANGE_3</a></div><div class="ttdeci">#define FLASH_VOLTAGE_RANGE_3</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:155</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a509ad1cf1f44fc48289c3984747c096c"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a509ad1cf1f44fc48289c3984747c096c">__DMA_HandleTypeDef::XferCpltCallback</a></div><div class="ttdeci">void(* XferCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:150</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html">TIM_OC_InitTypeDef</a></div><div class="ttdoc">TIM Output Compare Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:79</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4c298cedbc73302fae613084ad098b22"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4c298cedbc73302fae613084ad098b22">USB_OTG_GCCFG_PWRDWN</a></div><div class="ttdeci">#define USB_OTG_GCCFG_PWRDWN</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16041</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_a5d74bf14283eb95439d6d37952274f07"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#a5d74bf14283eb95439d6d37952274f07">TIM_HallSensor_InitTypeDef::Commutation_Delay</a></div><div class="ttdeci">uint32_t Commutation_Delay</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim_ex.h:58</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_a11eb45de70bcf3e3111a2d39bfc77074"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#a11eb45de70bcf3e3111a2d39bfc77074">TIM_SlaveConfigTypeDef::InputTrigger</a></div><div class="ttdeci">uint32_t InputTrigger</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:251</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga27405d413b6d355ccdb076d52fef6875"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a></div><div class="ttdeci">#define USART_CR1_PEIE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14092</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga780c503aa8adae30dea1f034ac500d7f"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga780c503aa8adae30dea1f034ac500d7f">IS_SPI_FIRST_BIT</a></div><div class="ttdeci">#define IS_SPI_FIRST_BIT(__BIT__)</div><div class="ttdoc">Checks if SPI MSB LSB transmission parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:604</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga896592b90dc012f3c4d004cd2280fb8f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga896592b90dc012f3c4d004cd2280fb8f">USB_OTG_GINTMSK_SRQIM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_SRQIM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15888</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacdb0986b78bea5b53ea61e4ddd667cbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13716</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3eee671793983a3bd669c9173b2ce210"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a></div><div class="ttdeci">#define SPI_CR2_TXDMAEN</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13006</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1d1b7add4ca4362bb47501b456d3bb8b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1d1b7add4ca4362bb47501b456d3bb8b">USB_OTG_DOEPINT_NAK</a></div><div class="ttdeci">#define USB_OTG_DOEPINT_NAK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16560</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938">HAL_SPI_STATE_BUSY_TX_RX</a></div><div class="ttdeci">@ HAL_SPI_STATE_BUSY_TX_RX</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:96</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadd16c90192e1c43d95c16265f86cdd5d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadd16c90192e1c43d95c16265f86cdd5d">USB_OTG_GINTSTS_USBSUSP</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_USBSUSP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15763</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga97602d8ded14bbd2c1deadaf308755a3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a></div><div class="ttdeci">#define SPI_CR1_CPHA</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12954</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf170f97217b0a2e3f66a33a67257674e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf170f97217b0a2e3f66a33a67257674e">USB_OTG_DOEPCTL_EPDIS</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_EPDIS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16528</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga6e8145f305b54744bf2ef379a4315a40"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga6e8145f305b54744bf2ef379a4315a40">TIM_DMA_ID_CC3</a></div><div class="ttdeci">#define TIM_DMA_ID_CC3</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:993</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacca853066f092884b6c6af005eee77ed"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacca853066f092884b6c6af005eee77ed">USB_OTG_GINTMSK_RXFLVLM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_RXFLVLM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15825</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga7fe277f5385d23b9c44b2cbda1577ce9"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __DSB(void)</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:877</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad6f152a76e8a4457cf7f2cd93a95d3fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad6f152a76e8a4457cf7f2cd93a95d3fd">USB_OTG_GINTSTS_SRQINT</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_SRQINT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15808</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab929e9d5ddbb66f229c501ab18d0e6e8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a></div><div class="ttdeci">#define SPI_CR1_LSBFIRST</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12974</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___interrupt__definition_html_ga4e2c23ab8c1b9a5ee49bf6d695d9ae8c"><div class="ttname"><a href="group___f_l_a_s_h___interrupt__definition.html#ga4e2c23ab8c1b9a5ee49bf6d695d9ae8c">FLASH_IT_ERR</a></div><div class="ttdeci">#define FLASH_IT_ERR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:133</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gab1ea24daaaaee9c828f90cbca330cb5e"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gab1ea24daaaaee9c828f90cbca330cb5e">__DMB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __DMB(void)</div><div class="ttdoc">Data Memory Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:888</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga590d7ef0d41e8499b968429da4bbe289"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga590d7ef0d41e8499b968429da4bbe289">USB_OTG_GINTSTS_PXFR_INCOMPISOOUT</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15787</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1496</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a4352c7144ad5e1e4ab54a87d3be6eb62"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a4352c7144ad5e1e4ab54a87d3be6eb62">__DMA_HandleTypeDef::Init</a></div><div class="ttdeci">DMA_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:142</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_af9f37bc98fa1295cc65af8fbd2aab848"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#af9f37bc98fa1295cc65af8fbd2aab848">TIM_HandleTypeDef::DMABurstState</a></div><div class="ttdeci">__IO HAL_TIM_DMABurstStateTypeDef DMABurstState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:349</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_ga7132ff3b7f45c0cfe818d61bdb01dc64"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#ga7132ff3b7f45c0cfe818d61bdb01dc64">HAL_FLASH_ERROR_PGS</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_PGS</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:90</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277">HAL_SPI_STATE_BUSY_RX</a></div><div class="ttdeci">@ HAL_SPI_STATE_BUSY_RX</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:95</div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_ga4ea100c1789b178f3cb46721b7257e2d"><div class="ttname"><a href="group___t_i_m___channel.html#ga4ea100c1789b178f3cb46721b7257e2d">TIM_CHANNEL_3</a></div><div class="ttdeci">#define TIM_CHANNEL_3</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:741</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p_html_ga7344fe0ec25c5eb2d11db7c855325436"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#ga7344fe0ec25c5eb2d11db7c855325436">OB_STOP_NO_RST</a></div><div class="ttdeci">#define OB_STOP_NO_RST</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:204</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_ad95a26d6b12b7087bba3d1b769175db2"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#ad95a26d6b12b7087bba3d1b769175db2">__SPI_HandleTypeDef::RxXferCount</a></div><div class="ttdeci">__IO uint16_t RxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:120</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13961</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a></div><div class="ttdoc">USB_OTG_Core_Registers.</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:911</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___type___program_html_gac975d7139325057ed0069c6b55e4faed"><div class="ttname"><a href="group___f_l_a_s_h___type___program.html#gac975d7139325057ed0069c6b55e4faed">FLASH_TYPEPROGRAM_BYTE</a></div><div class="ttdeci">#define FLASH_TYPEPROGRAM_BYTE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:102</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8a881de3c707878018490b8b3db282f7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8a881de3c707878018490b8b3db282f7">USB_OTG_HCFG_FSLSPCS</a></div><div class="ttdeci">#define USB_OTG_HCFG_FSLSPCS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15372</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff"><div class="ttname"><a href="group___t_i_m___exported___types.html#gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff">HAL_TIM_CHANNEL_STATE_BUSY</a></div><div class="ttdeci">@ HAL_TIM_CHANNEL_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:306</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a1823437fbed80bdd1510782ced4e5532"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a1823437fbed80bdd1510782ced4e5532">__UART_HandleTypeDef::TxXferCount</a></div><div class="ttdeci">__IO uint16_t TxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:159</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a5efa2ad5085fe72fb0b5dc2e2fc61def"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a5efa2ad5085fe72fb0b5dc2e2fc61def">TIM_Encoder_InitTypeDef::IC1Filter</a></div><div class="ttdeci">uint32_t IC1Filter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:179</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2744ae4d8e4c018a9a541af8ce68d01d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2744ae4d8e4c018a9a541af8ce68d01d">USB_OTG_GINTMSK_PTXFEM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_PTXFEM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15879</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7703def670b8ef3ec634f8f09a56ce00"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ_1</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10600</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf5c65ab845794ef48f09faa2ee44f718"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a></div><div class="ttdeci">#define PWR_CR_DBP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10411</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga46e5cb0fc1122e12425c26b5ed91bcfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP_0</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10585</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaccc33f1ba4e374e116ffa50f3a503030"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a></div><div class="ttdeci">#define PWR_CR_VOS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10426</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf68e749d3365b8b6aba2002718a16e94"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf68e749d3365b8b6aba2002718a16e94">USB_OTG_DSTS_ENUMSPD</a></div><div class="ttdeci">#define USB_OTG_DSTS_ENUMSPD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15508</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_gaf03238e57dd0c4d277fef2aa7a083133"><div class="ttname"><a href="group___s_p_i___error___code.html#gaf03238e57dd0c4d277fef2aa7a083133">HAL_SPI_ERROR_FRE</a></div><div class="ttdeci">#define HAL_SPI_ERROR_FRE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:192</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a196ebdaac12b21e90320c6175da78ef6"><div class="ttname"><a href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:853</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13705</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_gad454d70205ce5bbf3b3c0e7e43d6df62"><div class="ttname"><a href="group___t_i_m___flag__definition.html#gad454d70205ce5bbf3b3c0e7e43d6df62">TIM_FLAG_COM</a></div><div class="ttdeci">#define TIM_FLAG_COM</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:725</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_gac1c9f459b798cc3700b90a6245df5a1a"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#gac1c9f459b798cc3700b90a6245df5a1a">__HAL_FLASH_SET_LATENCY</a></div><div class="ttdeci">#define __HAL_FLASH_SET_LATENCY(__LATENCY__)</div><div class="ttdoc">Set the FLASH Latency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:176</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_gaece08e02e056613a882aa7ff0a6ccc2d"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#gaece08e02e056613a882aa7ff0a6ccc2d">TIM_TS_ETRF</a></div><div class="ttdeci">#define TIM_TS_ETRF</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:924</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9eaacec55a1e6d5ea06babfacf6a77c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9eaacec55a1e6d5ea06babfacf6a77c">USB_OTG_DAINTMSK_IEPM</a></div><div class="ttdeci">#define USB_OTG_DAINTMSK_IEPM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15923</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_gaa3fa7bcbb4707f1151ccfc90a8cf9706"><div class="ttname"><a href="group___t_i_m___exported___types.html#gaa3fa7bcbb4707f1151ccfc90a8cf9706">HAL_TIM_ActiveChannel</a></div><div class="ttdeci">HAL_TIM_ActiveChannel</div><div class="ttdoc">HAL Active channel structures definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:322</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_aef55be3d948c22dd32a97e8d4f8761fd"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#aef55be3d948c22dd32a97e8d4f8761fd">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:356</div></div>
<div class="ttc" id="agroup___d_m_a___memory__data__size_html_ga2c7355971c0da34a7ffe50ec87403071"><div class="ttname"><a href="group___d_m_a___memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071">DMA_MDATAALIGN_HALFWORD</a></div><div class="ttdeci">#define DMA_MDATAALIGN_HALFWORD</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:270</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4029686d3307111d3f9f4400e29e4521"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a></div><div class="ttdeci">#define TIM_CCER_CC3NP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13883</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a2612a0f4b3fbdbb6293f6dc70105e190"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:583</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga1345aa0af53d82269b13835c225e91d0"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga1345aa0af53d82269b13835c225e91d0">__HAL_UART_CLEAR_IDLEFLAG</a></div><div class="ttdeci">#define __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__)</div><div class="ttdoc">Clears the UART IDLE pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:517</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82"><div class="ttname"><a href="group___t_i_m___exported___types.html#gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82">HAL_DMA_BURST_STATE_BUSY</a></div><div class="ttdeci">@ HAL_DMA_BURST_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:316</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_aee7782244ceb4791d9a3891804ac47ac"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#aee7782244ceb4791d9a3891804ac47ac">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:358</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_add4ac9143086c89effbede5c54e958bf"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf">TIM_OC_InitTypeDef::OCMode</a></div><div class="ttdeci">uint32_t OCMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:81</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a861b12a5639c751ef2c54a2508b7919f"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a861b12a5639c751ef2c54a2508b7919f">__UART_HandleTypeDef::ReceptionType</a></div><div class="ttdeci">__IO HAL_UART_RxTypeTypeDef ReceptionType</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:167</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9ffecf774b84a8cdc11ab1f931791883"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a></div><div class="ttdeci">#define SPI_CR1_RXONLY</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12983</div></div>
<div class="ttc" id="agroup___g_p_i_o___exported___types_html_ga5b3ef0486b179415581eb342e0ea6b43"><div class="ttname"><a href="group___g_p_i_o___exported___types.html#ga5b3ef0486b179415581eb342e0ea6b43">GPIO_PinState</a></div><div class="ttdeci">GPIO_PinState</div><div class="ttdoc">GPIO Bit SET and Bit RESET enumeration.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:67</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_a5efa2ad5085fe72fb0b5dc2e2fc61def"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#a5efa2ad5085fe72fb0b5dc2e2fc61def">TIM_HallSensor_InitTypeDef::IC1Filter</a></div><div class="ttdeci">uint32_t IC1Filter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim_ex.h:55</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gac9b3a85a73735ac840d0dcb59bc0fdd6"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div><div class="ttdoc">Provides a tick value in millisecond.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:323</div></div>
<div class="ttc" id="agroup___p_w_r_ex___exported___constants_html_ga1ee778f7ff494723bd0ef04ec44b0f77"><div class="ttname"><a href="group___p_w_r_ex___exported___constants.html#ga1ee778f7ff494723bd0ef04ec44b0f77">__HAL_PWR_VOLTAGESCALING_CONFIG</a></div><div class="ttdeci">#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__)</div><div class="ttdoc">macros configure the main internal regulator output voltage.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr_ex.h:133</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_ae375822fd9a07ebafaf13fc47db211db"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#ae375822fd9a07ebafaf13fc47db211db">TIM_ClearInputConfigTypeDef::ClearInputState</a></div><div class="ttdeci">uint32_t ClearInputState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:215</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5bb515d3814d448f84e2c98bf44f3993"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a></div><div class="ttdeci">#define USART_CR3_DMAT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14169</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</a></div><div class="ttdeci">@ HAL_DMA_STATE_TIMEOUT</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:107</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a4f9e0db99adb7afb9d2a87a2b4f433ab"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">RCC_PLLInitTypeDef::PLLQ</a></div><div class="ttdeci">uint32_t PLLQ</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:63</div></div>
<div class="ttc" id="agroup___s_p_i___exported___functions___group1_html_gabadc4d4974af1afd943e8d13589068e1"><div class="ttname"><a href="group___s_p_i___exported___functions___group1.html#gabadc4d4974af1afd943e8d13589068e1">HAL_SPI_MspDeInit</a></div><div class="ttdeci">void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)</div><div class="ttdoc">SPI MSP De-Initialization This function freeze the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_msp.c:239</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gae54950bcff11d9165b99957cf8746ae4"><div class="ttname"><a href="group___s_p_i___private___macros.html#gae54950bcff11d9165b99957cf8746ae4">IS_SPI_DMA_HANDLE</a></div><div class="ttdeci">#define IS_SPI_DMA_HANDLE(__HANDLE__)</div><div class="ttdoc">Checks if DMA handle is valid.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:636</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a9acc15f6278f950ef02d5d6f819f68e8"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:66</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___code_html_ga275de35cb518c19c284764f3ecb1aac5"><div class="ttname"><a href="group___u_a_r_t___error___code.html#ga275de35cb518c19c284764f3ecb1aac5">HAL_UART_ERROR_NONE</a></div><div class="ttdeci">#define HAL_UART_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:243</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_ga25b80c716320e667162846da8be09b68"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#ga25b80c716320e667162846da8be09b68">FLASH_FLAG_PGSERR</a></div><div class="ttdeci">#define FLASH_FLAG_PGSERR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:119</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaf982aa0a575eef3758c0840a24077506"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaf982aa0a575eef3758c0840a24077506">HAL_GetUIDw0</a></div><div class="ttdeci">uint32_t HAL_GetUIDw0(void)</div><div class="ttdoc">Returns first word of the unique device identifier (UID based on 96 bits)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:544</div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_def.h:38</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___type_html_ga48712a166ea192ddcda0f2653679f9ec"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___type.html#ga48712a166ea192ddcda0f2653679f9ec">OPTIONBYTE_WRP</a></div><div class="ttdeci">#define OPTIONBYTE_WRP</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:173</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga40fbe18a5838e768b9afca5c1695dbb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga40fbe18a5838e768b9afca5c1695dbb3">USB_OTG_DIEPINT_INEPNE</a></div><div class="ttdeci">#define USB_OTG_DIEPINT_INEPNE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16387</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad6951a1febc2510628114a0297170bce"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad6951a1febc2510628114a0297170bce">USB_OTG_DIEPCTL_EPENA</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_EPENA</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16242</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a2b30b6d22df80fbebd8ceefc6f162310"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a2b30b6d22df80fbebd8ceefc6f162310">__UART_HandleTypeDef::Instance</a></div><div class="ttdeci">USART_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:151</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_ad95a26d6b12b7087bba3d1b769175db2"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#ad95a26d6b12b7087bba3d1b769175db2">__UART_HandleTypeDef::RxXferCount</a></div><div class="ttdeci">__IO uint16_t RxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:165</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6a784649120eddec31998f34323d4156"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a></div><div class="ttdeci">#define TIM_CCER_CC2NE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13868</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_a9a352764836bb14ec56a94f77697b52d"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#a9a352764836bb14ec56a94f77697b52d">GPIO_InitTypeDef::Alternate</a></div><div class="ttdeci">uint32_t Alternate</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:60</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1bd9f8a9da09f9d52f19b8e68551c285"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1bd9f8a9da09f9d52f19b8e68551c285">USB_OTG_HPRT_PCDET</a></div><div class="ttdeci">#define USB_OTG_HPRT_PCDET</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16106</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad1ef60bbb223f7605a2b58d99b0c1734"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1ef60bbb223f7605a2b58d99b0c1734">USB_OTG_HCCHAR_DAD</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_DAD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16277</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a33f0dc84acb181a4702b30c92f007ca6"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a33f0dc84acb181a4702b30c92f007ca6">__SPI_HandleTypeDef::Init</a></div><div class="ttdeci">SPI_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:108</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926">HAL_SPI_STATE_READY</a></div><div class="ttdeci">@ HAL_SPI_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:92</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_af5b15660e7593a0fa62ee00059b3a9f4"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#af5b15660e7593a0fa62ee00059b3a9f4">TIM_Encoder_InitTypeDef::IC2Selection</a></div><div class="ttdeci">uint32_t IC2Selection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:185</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga49eb5ea4996a957afeb8be2793ba3fe9"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga49eb5ea4996a957afeb8be2793ba3fe9">__HAL_UART_ENABLE</a></div><div class="ttdeci">#define __HAL_UART_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable UART.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:674</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a33e13c28b1a70e6164417abb026d7a22"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a33e13c28b1a70e6164417abb026d7a22">__SPI_HandleTypeDef::hdmatx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmatx</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:126</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_a6cdde08eb507b710f8179a4326548e26"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#a6cdde08eb507b710f8179a4326548e26">GPIO_InitTypeDef::Pull</a></div><div class="ttdeci">uint32_t Pull</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:54</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6220a5cd34c7a7a39e10c854aa00d2e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a></div><div class="ttdeci">#define TIM_CCER_CC3P</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13877</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae7bc1fb16d2d5b7a8d92fce5a61a038f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae7bc1fb16d2d5b7a8d92fce5a61a038f">USB_OTG_DOEPTSIZ_PKTCNT</a></div><div class="ttdeci">#define USB_OTG_DOEPTSIZ_PKTCNT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16574</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab313ac4b4a0d85f45af3733d574cb9a9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab313ac4b4a0d85f45af3733d574cb9a9">USB_OTG_DIEPCTL_STALL</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_STALL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16216</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga46e79a60810179da2479104fbf514a70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga46e79a60810179da2479104fbf514a70">USB_OTG_GOTGINT_SEDET</a></div><div class="ttdeci">#define USB_OTG_GOTGINT_SEDET</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15435</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad218af6bd1de72891e1b85d582b766cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a></div><div class="ttdeci">#define TIM_CCMR2_IC3F</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13827</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga2a577f2eee61f101cf551d86c4d73333"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga2a577f2eee61f101cf551d86c4d73333">TIM_IT_TRIGGER</a></div><div class="ttdeci">#define TIM_IT_TRIGGER</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:679</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group1_html_gaecac54d350c3730e6831eb404e557dc4"><div class="ttname"><a href="group___h_a_l___exported___functions___group1.html#gaecac54d350c3730e6831eb404e557dc4">HAL_Init</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_Init(void)</div><div class="ttdoc">This function is used to initialize the HAL Library; it must be the first instruction to be executed ...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:157</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga5785ae5ec8d4c5a7dadb1359f0778700"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga5785ae5ec8d4c5a7dadb1359f0778700">HAL_GetUIDw2</a></div><div class="ttdeci">uint32_t HAL_GetUIDw2(void)</div><div class="ttdoc">Returns third word of the unique device identifier (UID based on 96 bits)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:562</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8faf1dcd3fb686cc4acf23ca6f4b71ec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8faf1dcd3fb686cc4acf23ca6f4b71ec">USB_OTG_DSTS_SUSPSTS</a></div><div class="ttdeci">#define USB_OTG_DSTS_SUSPSTS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15504</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga3dd95189a3729f12ca354b757519ca01"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga3dd95189a3729f12ca354b757519ca01">IS_SPI_MODE</a></div><div class="ttdeci">#define IS_SPI_MODE(__MODE__)</div><div class="ttdoc">Checks if SPI Mode parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:527</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga200f87e323c35612737fbaeb7b1c52f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga200f87e323c35612737fbaeb7b1c52f2">USB_OTG_DCTL_CGINAK</a></div><div class="ttdeci">#define USB_OTG_DCTL_CGINAK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15477</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_ga777b36b52caf926a384976baf34530a3"><div class="ttname"><a href="group___s_p_i___error___code.html#ga777b36b52caf926a384976baf34530a3">HAL_SPI_ERROR_FLAG</a></div><div class="ttdeci">#define HAL_SPI_ERROR_FLAG</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:194</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga261fe8a2afe84ec048113654266c5bf6"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga261fe8a2afe84ec048113654266c5bf6">__HAL_UART_GET_FLAG</a></div><div class="ttdeci">#define __HAL_UART_GET_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Checks whether the specified UART flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:447</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad46cce61d3bd83b64257ba75e54ee1aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a></div><div class="ttdeci">#define TIM_CCER_CC3NE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13880</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac9339b7c6466f09ad26c26b3bb81c51b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a></div><div class="ttdeci">#define SPI_CR1_CRCEN</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12992</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:574</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0935f9f5fb77fee0755ceaaa787bb7f6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0935f9f5fb77fee0755ceaaa787bb7f6">USB_OTG_GINTMSK_USBRST</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_USBRST</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15843</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a7cee540cb21048ac48ba17355440e668"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a7cee540cb21048ac48ba17355440e668">__UART_HandleTypeDef::pRxBuffPtr</a></div><div class="ttdeci">uint8_t * pRxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:161</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad644f2f4b26e46587abedc8d3164e56e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a></div><div class="ttdeci">#define TIM_CR2_OIS4</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13536</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab">HAL_SPI_STATE_BUSY_TX</a></div><div class="ttdeci">@ HAL_SPI_STATE_BUSY_TX</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:94</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_ae7e9d51c7e7f450dc91d688229765c84"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#ae7e9d51c7e7f450dc91d688229765c84">__DMA_HandleTypeDef::XferErrorCallback</a></div><div class="ttdeci">void(* XferErrorCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:158</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7ab7105e77ce288988037b1df3406ab3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7ab7105e77ce288988037b1df3406ab3">USB_OTG_HCINTMSK_DTERRM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_DTERRM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16440</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a1d60a99b8f3965f01ab23444b154ba79"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a1d60a99b8f3965f01ab23444b154ba79">UART_InitTypeDef::Parity</a></div><div class="ttdeci">uint32_t Parity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:60</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga813056b3f90a13c4432aeba55f28957e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a></div><div class="ttdeci">#define TIM_CCER_CC1NE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13856</div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___selection_html_ga9e0191bbf1a82dd9150b9283c39276e7"><div class="ttname"><a href="group___t_i_m___input___capture___selection.html#ga9e0191bbf1a82dd9150b9283c39276e7">TIM_ICSELECTION_TRC</a></div><div class="ttdeci">#define TIM_ICSELECTION_TRC</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:635</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c">HAL_UART_STATE_BUSY_TX</a></div><div class="ttdeci">@ HAL_UART_STATE_BUSY_TX</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:124</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_ac25dd6b9e3d55e17589195b461c5ec80"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:582</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga7e90530e595a47ab465e3e222014f5e3"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga7e90530e595a47ab465e3e222014f5e3">IS_SPI_NSS</a></div><div class="ttdeci">#define IS_SPI_NSS(__NSS__)</div><div class="ttdoc">Checks if SPI Slave Select parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:581</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga83a0db31f98476dc46d77a77475c2991"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga83a0db31f98476dc46d77a77475c2991">USB_OTG_GCCFG_VBUSASEN</a></div><div class="ttdeci">#define USB_OTG_GCCFG_VBUSASEN</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16047</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a0a933d213b17470c582c8fec23a24d09"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a0a933d213b17470c582c8fec23a24d09">UART_InitTypeDef::HwFlowCtl</a></div><div class="ttdeci">uint32_t HwFlowCtl</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:70</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga525d9decc1251ec9037bd3c66c0e3a8c"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga525d9decc1251ec9037bd3c66c0e3a8c">IS_SPI_DIRECTION_2LINES_OR_1LINE</a></div><div class="ttdeci">#define IS_SPI_DIRECTION_2LINES_OR_1LINE(__MODE__)</div><div class="ttdoc">Checks if SPI Direction Mode parameter is 1 or 2 lines.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:549</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac5a646d978d3b98eb7c6a5d95d75c3f9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a></div><div class="ttdeci">#define SPI_CR1_SPE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12971</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a2263083d2bfa96222f3d7b8339c6faf8"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a2263083d2bfa96222f3d7b8339c6faf8">__DMA_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_DMA_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:146</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_gad3bc368f954ad7744deda3315da2fff7"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#gad3bc368f954ad7744deda3315da2fff7">FLASH_FLAG_BSY</a></div><div class="ttdeci">#define FLASH_FLAG_BSY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:123</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ab94410c1333b512e271b1c135fe50916"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ab94410c1333b512e271b1c135fe50916">DMA_InitTypeDef::Direction</a></div><div class="ttdeci">uint32_t Direction</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:53</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1aa57c29a5c04621f54b2125536d11b2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1aa57c29a5c04621f54b2125536d11b2">USB_OTG_GCCFG_VBUSBSEN</a></div><div class="ttdeci">#define USB_OTG_GCCFG_VBUSBSEN</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16050</div></div>
<div class="ttc" id="agroup___t_i_m___clear_input___source_html_gaa28a8cf1db85cf6c845c6c1f02ba5c8e"><div class="ttname"><a href="group___t_i_m___clear_input___source.html#gaa28a8cf1db85cf6c845c6c1f02ba5c8e">TIM_CLEARINPUTSOURCE_ETR</a></div><div class="ttdeci">#define TIM_CLEARINPUTSOURCE_ETR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:439</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga90d44e256af7596e109c61925dbdb6fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga90d44e256af7596e109c61925dbdb6fd">USB_OTG_DOEPINT_STPKTRX</a></div><div class="ttdeci">#define USB_OTG_DOEPINT_STPKTRX</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16566</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga803cdbcc0883bcf5f5c98c50024c97e6"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga803cdbcc0883bcf5f5c98c50024c97e6">HAL_GetTickFreq</a></div><div class="ttdeci">HAL_TickFreqTypeDef HAL_GetTickFreq(void)</div><div class="ttdoc">Return tick frequency.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:373</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf23c590d98279634af05550702a806da"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a></div><div class="ttdeci">#define SPI_CR2_RXDMAEN</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13003</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a></div><div class="ttdeci">@ HAL_DMA_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:106</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:832</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a></div><div class="ttdeci">@ HAL_DMA_STATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:104</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga1ca8fd7f3286a176f6be540c75a004c6"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga1ca8fd7f3286a176f6be540c75a004c6">__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE()</div><div class="ttdoc">Disable the PVD Extended Interrupt Rising Trigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:215</div></div>
<div class="ttc" id="agroup___r_c_c___get___clock__source_html_ga32f72b8c5b7e97b415867c57f9fafed6"><div class="ttname"><a href="group___r_c_c___get___clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6">__HAL_RCC_SYSCLK_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__)</div><div class="ttdoc">Macro to configure the system clock source.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:1073</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga60bc942876444a039c20070d3a91055e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga60bc942876444a039c20070d3a91055e">USB_OTG_GINTSTS_WKUINT</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_WKUINT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15811</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga45816ad15a4f533027eb202ac0b9aaf5"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga45816ad15a4f533027eb202ac0b9aaf5">TIM_DMA_UPDATE</a></div><div class="ttdeci">#define TIM_DMA_UPDATE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:697</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga6a48ecf88cae0402ff084202bfdd4f8e"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga6a48ecf88cae0402ff084202bfdd4f8e">TIM_IT_UPDATE</a></div><div class="ttdeci">#define TIM_IT_UPDATE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:673</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga23d1f282af3b9aa7aa396dcad94865d8"><div class="ttname"><a href="group___d_m_a.html#ga23d1f282af3b9aa7aa396dcad94865d8">__HAL_DMA_GET_DME_FLAG_INDEX</a></div><div class="ttdeci">#define __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__)</div><div class="ttdoc">Return the current DMA Stream direct mode error flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:513</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6b5e107420b55cb461ac7010909c4c8b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6b5e107420b55cb461ac7010909c4c8b">RCC_PLLSAICFGR_PLLSAIN_6</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIN_6</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:11559</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a></div><div class="ttdeci">@ HAL_DMA_STATE_ABORT</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:109</div></div>
<div class="ttc" id="astruct_e_x_t_i___config_type_def_html"><div class="ttname"><a href="struct_e_x_t_i___config_type_def.html">EXTI_ConfigTypeDef</a></div><div class="ttdoc">EXTI Configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_exti.h:61</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gad60cb1a9c1e1f89e8e9740a0ca734443"><div class="ttname"><a href="group___s_p_i___private___macros.html#gad60cb1a9c1e1f89e8e9740a0ca734443">IS_SPI_CPOL</a></div><div class="ttdeci">#define IS_SPI_CPOL(__CPOL__)</div><div class="ttdoc">Checks if SPI Serial clock steady state parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:565</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga0095f5f3166a82bedc67744ac94acfba"><div class="ttname"><a href="group___d_m_a.html#ga0095f5f3166a82bedc67744ac94acfba">__HAL_DMA_GET_HT_FLAG_INDEX</a></div><div class="ttdeci">#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)</div><div class="ttdoc">Return the current DMA Stream half transfer complete flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:453</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_aa07868a5b012861c6111322c3dccdbec"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#aa07868a5b012861c6111322c3dccdbec">FLASH_EraseInitTypeDef::Banks</a></div><div class="ttdeci">uint32_t Banks</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:50</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_gaeb7eff6c39922814e7ee47c0820c3d9f"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#gaeb7eff6c39922814e7ee47c0820c3d9f">TIM_IT_COM</a></div><div class="ttdeci">#define TIM_IT_COM</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:678</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">USART_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:877</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba3464cca97f65b232975c7ede5f3928"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba3464cca97f65b232975c7ede5f3928">USB_OTG_GINTSTS_IEPINT</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_IEPINT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15778</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7b0d0879e3d57e3a21610ab590da6ae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7b0d0879e3d57e3a21610ab590da6ae">USB_OTG_GINTMSK_IEPINT</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_IEPINT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15858</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___voltage___range_html_ga5cadf49a63c968cde3b980e5139d398e"><div class="ttname"><a href="group___f_l_a_s_h_ex___voltage___range.html#ga5cadf49a63c968cde3b980e5139d398e">FLASH_VOLTAGE_RANGE_1</a></div><div class="ttdeci">#define FLASH_VOLTAGE_RANGE_1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:153</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_gab7fa15838d5ef9316ed8a0ec1c782fb7"><div class="ttname"><a href="group___s_p_i___error___code.html#gab7fa15838d5ef9316ed8a0ec1c782fb7">HAL_SPI_ERROR_ABORT</a></div><div class="ttdeci">#define HAL_SPI_ERROR_ABORT</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:195</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_ga9b398a201d8b6a4f200ebde86b1d8f3a"><div class="ttname"><a href="group___t_i_m___clock___source.html#ga9b398a201d8b6a4f200ebde86b1d8f3a">TIM_CLOCKSOURCE_INTERNAL</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_INTERNAL</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:751</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_aadc3d763f52920adcd0150ffbad1043a"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a">TIM_OC_InitTypeDef::OCFastMode</a></div><div class="ttdeci">uint32_t OCFastMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:94</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a23b9d1da2a92936c618d2416406275a3"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:51</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga3eb2dadbd3109bced45935fb53deeee1"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga3eb2dadbd3109bced45935fb53deeee1">TIM_DMA_CC3</a></div><div class="ttdeci">#define TIM_DMA_CC3</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:700</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaff785f069ed650de77ff82ac407f7c84"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaff785f069ed650de77ff82ac407f7c84">HAL_GetDEVID</a></div><div class="ttdeci">uint32_t HAL_GetDEVID(void)</div><div class="ttdoc">Returns the device identifier.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:459</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2326bafe64ba2ebdde908d66219eaa6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a></div><div class="ttdeci">#define TIM_CCMR1_OC2M</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13729</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_i___configuration_html_ga560de8b8991db4a296de878a7a8aa58b"><div class="ttname"><a href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_LSI_ENABLE()</div><div class="ttdoc">Macros to enable or disable the Internal Low Speed oscillator (LSI).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:862</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0a06b55e9caa25873e734fb15cafbc51"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0a06b55e9caa25873e734fb15cafbc51">USB_OTG_DOEPCTL_SD0PID_SEVNFRM</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16505</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga65e9cddf0890113d405342f1d8b5b980"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a></div><div class="ttdeci">#define USART_SR_TXE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14044</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae61f8d54923999fffb6db381e81f2b69"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a></div><div class="ttdeci">#define TIM_CR2_OIS1N</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13521</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group1_html_ga95911129a26afb05232caaaefa31956f"><div class="ttname"><a href="group___h_a_l___exported___functions___group1.html#ga95911129a26afb05232caaaefa31956f">HAL_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DeInit(void)</div><div class="ttdoc">This function de-Initializes common part of the HAL and stops the systick. This function is optional.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:190</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga166ced33a990038256b643c0054b118b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga166ced33a990038256b643c0054b118b">RCC_PLLSAICFGR_PLLSAIN_7</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIN_7</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:11560</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9ad0a14d1e0b69f72209ac0de8290862"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ad0a14d1e0b69f72209ac0de8290862">USB_OTG_GUSBCFG_ULPIFSLS</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_ULPIFSLS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15569</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13949</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801">HAL_UART_STATE_BUSY</a></div><div class="ttdeci">@ HAL_UART_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:122</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga47f2dd240b2aed823a76b11496f37690"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga47f2dd240b2aed823a76b11496f37690">HAL_SetTickFreq</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)</div><div class="ttdoc">Set new tick Freq.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:341</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad">HAL_TIM_ACTIVE_CHANNEL_1</a></div><div class="ttdeci">@ HAL_TIM_ACTIVE_CHANNEL_1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:324</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_aa3ca4a9a3d300e05d7ff46613f43fd54"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#aa3ca4a9a3d300e05d7ff46613f43fd54">__DMA_HandleTypeDef::StreamIndex</a></div><div class="ttdeci">uint32_t StreamIndex</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:166</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gad23bf2b78a9a4524157c9de0d30b7448"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a></div><div class="ttdeci">#define __WFI</div><div class="ttdoc">Wait For Interrupt.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:394</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e6aea29335780171f8ce42aba031699"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e6aea29335780171f8ce42aba031699">USB_OTG_DOEPCTL_STALL</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_STALL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16519</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga7faa58d8508ea3123b9f247a70379779"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga7faa58d8508ea3123b9f247a70379779">HAL_DBGMCU_DisableDBGStandbyMode</a></div><div class="ttdeci">void HAL_DBGMCU_DisableDBGStandbyMode(void)</div><div class="ttdoc">Disable the Debug Module during STANDBY mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:513</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga69d63e147faeca8909e9679f684c0325"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga69d63e147faeca8909e9679f684c0325">__HAL_TIM_MOE_DISABLE</a></div><div class="ttdeci">#define __HAL_TIM_MOE_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the TIM main Output.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1105</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_ga0ed58a269bccd3f22d19cc9a2ba3123f"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#ga0ed58a269bccd3f22d19cc9a2ba3123f">TIM_TS_TI2FP2</a></div><div class="ttdeci">#define TIM_TS_TI2FP2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:923</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga664eda42b83c919b153b07b23348be67"><div class="ttname"><a href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a></div><div class="ttdeci">#define UID_BASE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:1182</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga059e35d45f848183cf19399ac1e21ff5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga059e35d45f848183cf19399ac1e21ff5">USB_OTG_HCINTMSK_NYET</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_NYET</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16428</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13541</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga21eb5c0fa8aafa12a725ab52f85023d1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga21eb5c0fa8aafa12a725ab52f85023d1">USB_OTG_HCINTMSK_ACKM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_ACKM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16425</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a123c5063e6a3b1901b2fbe5f88c53a7e"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">__UART_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:182</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ALL_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:132</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc3d11f2e968752bc9ec7131c986c3a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC3PSC</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13821</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_gaa10d88f87d16de53bd81dfb33bd56959"><div class="ttname"><a href="group___s_p_i___exported___macros.html#gaa10d88f87d16de53bd81dfb33bd56959">__HAL_SPI_DISABLE</a></div><div class="ttdeci">#define __HAL_SPI_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the SPI peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:461</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga01bf00ed6e7c0e74ed0931f3b8b033ed"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga01bf00ed6e7c0e74ed0931f3b8b033ed">__HAL_FLASH_INSTRUCTION_CACHE_DISABLE</a></div><div class="ttdeci">#define __HAL_FLASH_INSTRUCTION_CACHE_DISABLE()</div><div class="ttdoc">Disable the FLASH instruction cache.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:207</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_ga2c3f4dbea065f8ea2987eada4dab30bd"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#ga2c3f4dbea065f8ea2987eada4dab30bd">FLASH_FLAG_PGAERR</a></div><div class="ttdeci">#define FLASH_FLAG_PGAERR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:117</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf9fd5819883e2d18cad4c19af8146e1d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9fd5819883e2d18cad4c19af8146e1d">USB_OTG_DCFG_DAD</a></div><div class="ttdeci">#define USB_OTG_DCFG_DAD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15392</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga59495cf79894dfe5e5b2029863aed956"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga59495cf79894dfe5e5b2029863aed956">TIM_DMA_CC4</a></div><div class="ttdeci">#define TIM_DMA_CC4</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:701</div></div>
<div class="ttc" id="agroup___t_i_m___clear_input___source_html_ga48c5312aecd377fab00d62e9b4169e9e"><div class="ttname"><a href="group___t_i_m___clear_input___source.html#ga48c5312aecd377fab00d62e9b4169e9e">TIM_CLEARINPUTSOURCE_NONE</a></div><div class="ttdeci">#define TIM_CLEARINPUTSOURCE_NONE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:438</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd">HAL_SPI_STATE_BUSY</a></div><div class="ttdeci">@ HAL_SPI_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:93</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_ga75f5edd4e2a7a95bc9a994244df52460"><div class="ttname"><a href="group___s_p_i___error___code.html#ga75f5edd4e2a7a95bc9a994244df52460">HAL_SPI_ERROR_MODF</a></div><div class="ttdeci">#define HAL_SPI_ERROR_MODF</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:189</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a2fa72ad4f27606fffa2ec9456bcb0a56"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a2fa72ad4f27606fffa2ec9456bcb0a56">SPI_InitTypeDef::BaudRatePrescaler</a></div><div class="ttdeci">uint32_t BaudRatePrescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:67</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_ga47fa7321c5755bfbff1a7229fbe5b21c"><div class="ttname"><a href="group___s_p_i___exported___macros.html#ga47fa7321c5755bfbff1a7229fbe5b21c">__HAL_SPI_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_SPI_DISABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Disable the specified SPI interrupts.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:373</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___type___program_html_gadd25c6821539030ba6711e7c0d586c3e"><div class="ttname"><a href="group___f_l_a_s_h___type___program.html#gadd25c6821539030ba6711e7c0d586c3e">FLASH_TYPEPROGRAM_WORD</a></div><div class="ttdeci">#define FLASH_TYPEPROGRAM_WORD</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:104</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31c66373bfbae7724c836ac63b8411dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a></div><div class="ttdeci">#define USART_CR3_IREN</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14151</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_gaa707c98bb11277665635ca7aef1e4193"><div class="ttname"><a href="group___d_m_a___handle__index.html#gaa707c98bb11277665635ca7aef1e4193">TIM_DMA_ID_COMMUTATION</a></div><div class="ttdeci">#define TIM_DMA_ID_COMMUTATION</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:995</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9ae263bd38eec1c423b0a70904b5099a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ae263bd38eec1c423b0a70904b5099a">USB_OTG_HCINTMSK_BBERRM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_BBERRM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16434</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga294e216b50edd1c2f891143e1f971048"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a></div><div class="ttdeci">#define TIM_CCMR2_CC4S</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13795</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gac7820d0561f19999a68d714655b901b5"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gac7820d0561f19999a68d714655b901b5">HAL_DBGMCU_DisableDBGSleepMode</a></div><div class="ttdeci">void HAL_DBGMCU_DisableDBGSleepMode(void)</div><div class="ttdoc">Disable the Debug Module during SLEEP mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:477</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e"><div class="ttname"><a href="group___t_i_m___exported___types.html#gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e">HAL_TIM_CHANNEL_STATE_READY</a></div><div class="ttdeci">@ HAL_TIM_CHANNEL_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:305</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e8e704f9ce5742f45e15e3b3126aa9d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC2PSC</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13756</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1447dfe94bdd234382bb1f43307ea5c3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4CE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13815</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a69d9432b4272331bffb34e196b57cbdf"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a69d9432b4272331bffb34e196b57cbdf">USB_OTG_GlobalTypeDef::GINTMSK</a></div><div class="ttdeci">__IO uint32_t GINTMSK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:919</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8938468c5666a8305ade6d80d467c572"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a></div><div class="ttdeci">#define USART_SR_NE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14029</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad831dfc169fcf14b7284984dbecf322d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a></div><div class="ttdeci">#define USART_CR1_WAKE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14101</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13937</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:863</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">USART_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:878</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3ee77fac25142271ad56d49685e518b3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a></div><div class="ttdeci">#define USART_CR2_ADD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14115</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga09b6ae9c0db0348ae11d171912651bf2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09b6ae9c0db0348ae11d171912651bf2">USB_OTG_GRXSTSP_EPNUM</a></div><div class="ttdeci">#define USB_OTG_GRXSTSP_EPNUM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15909</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab2177151366a5539b446104cb87d3059"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab2177151366a5539b446104cb87d3059">USB_OTG_HCTSIZ_PKTCNT</a></div><div class="ttdeci">#define USB_OTG_HCTSIZ_PKTCNT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16459</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gada0d5d407a22264de847bc1b40a17aeb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a></div><div class="ttdeci">#define USART_CR1_RE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14074</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad0f91471274c3411579a7ede5a7d80f8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0f91471274c3411579a7ede5a7d80f8">USB_OTG_DIEPINT_ITTXFE</a></div><div class="ttdeci">#define USB_OTG_DIEPINT_ITTXFE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16381</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga04939f2cc7cab01a34b516197883c542"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga04939f2cc7cab01a34b516197883c542">USB_OTG_DIEPCTL_SNAK</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_SNAK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16230</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></div><div class="ttdoc">DMA handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:138</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga5b971478563a00e1ee1a9d8ca8054e08"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga5b971478563a00e1ee1a9d8ca8054e08">__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE()</div><div class="ttdoc">Enable the PVD Extended Interrupt Falling Trigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:221</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a280cec08ad0ea4608ae57523775cc1c0"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a280cec08ad0ea4608ae57523775cc1c0">TIM_OnePulse_InitTypeDef::ICSelection</a></div><div class="ttdeci">uint32_t ICSelection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:137</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13692</div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_ga33e02d43345a7ac5886f01b39e4f7ccd"><div class="ttname"><a href="group___t_i_m___channel.html#ga33e02d43345a7ac5886f01b39e4f7ccd">TIM_CHANNEL_2</a></div><div class="ttdeci">#define TIM_CHANNEL_2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:740</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13742</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_abb72dd5bfb99667e36d99b6887f80a0a"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:57</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga082d691311bac96641dc35a17cfe8e63"><div class="ttname"><a href="group___d_m_a.html#ga082d691311bac96641dc35a17cfe8e63">__HAL_DMA_GET_COUNTER</a></div><div class="ttdeci">#define __HAL_DMA_GET_COUNTER(__HANDLE__)</div><div class="ttdoc">Returns the number of remaining data units in the current DMAy Streamx transfer.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:635</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab954bdd4334a2643622e3d33fee16ad5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab954bdd4334a2643622e3d33fee16ad5">USB_OTG_DOEPTSIZ_XFRSIZ</a></div><div class="ttdeci">#define USB_OTG_DOEPTSIZ_XFRSIZ</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16571</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y_html_gad776ed7b3b9a98013aac9976eedb7e94"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#gad776ed7b3b9a98013aac9976eedb7e94">OB_STDBY_NO_RST</a></div><div class="ttdeci">#define OB_STDBY_NO_RST</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:214</div></div>
<div class="ttc" id="agroup___d_m_a__mode_html_ga4c4f425cba13edffb3c831c036c91e01"><div class="ttname"><a href="group___d_m_a__mode.html#ga4c4f425cba13edffb3c831c036c91e01">DMA_CIRCULAR</a></div><div class="ttdeci">#define DMA_CIRCULAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:281</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga9c52f32d4bd21dd2d232900219f0a111"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga9c52f32d4bd21dd2d232900219f0a111">TIM_DMA_ID_CC2</a></div><div class="ttdeci">#define TIM_DMA_ID_CC2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:992</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae0ac25b2f10b80c3f529c97f225be728"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae0ac25b2f10b80c3f529c97f225be728">USB_OTG_HCCHAR_EPNUM</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_EPNUM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16251</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:881</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabfc525ece665c5448d652166bf962b7a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabfc525ece665c5448d652166bf962b7a">USB_OTG_GRSTCTL_AHBIDL</a></div><div class="ttdeci">#define USB_OTG_GRSTCTL_AHBIDL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15635</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_gabb91ccd46cd7204c87170a1ea5b38135"><div class="ttname"><a href="group___t_i_m___exported___macros.html#gabb91ccd46cd7204c87170a1ea5b38135">__HAL_TIM_ENABLE_DMA</a></div><div class="ttdeci">#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__)</div><div class="ttdoc">Enable the specified DMA request.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1169</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad2e85306ee6705e7120877dee47d50b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad2e85306ee6705e7120877dee47d50b0">USB_OTG_GRSTCTL_CSRST</a></div><div class="ttdeci">#define USB_OTG_GRSTCTL_CSRST</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15607</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga657c139dc16514808c516bff6e523531"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga657c139dc16514808c516bff6e523531">USB_OTG_DIEPINT_EPDISD</a></div><div class="ttdeci">#define USB_OTG_DIEPINT_EPDISD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16372</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_ga3310aa84f2f322eb77538997c070e56a"><div class="ttname"><a href="group___t_i_m___clock___source.html#ga3310aa84f2f322eb77538997c070e56a">TIM_CLOCKSOURCE_ITR0</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ITR0</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:757</div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_gad59ef74820ee8bf77fa1f8d589fde2ac"><div class="ttname"><a href="group___t_i_m___channel.html#gad59ef74820ee8bf77fa1f8d589fde2ac">TIM_CHANNEL_4</a></div><div class="ttdeci">#define TIM_CHANNEL_4</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:742</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_a49500eef6a2354eeee4adc005bf9cef6"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#a49500eef6a2354eeee4adc005bf9cef6">TIM_Base_InitTypeDef::Period</a></div><div class="ttdeci">uint32_t Period</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:54</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_gae2da814f8d86491e7c344bb8d0f62b96"><div class="ttname"><a href="group___t_i_m___clock___source.html#gae2da814f8d86491e7c344bb8d0f62b96">TIM_CLOCKSOURCE_ITR1</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ITR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:758</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_ac38ac55e4148686564478e95f345b833"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#ac38ac55e4148686564478e95f345b833">USB_OTG_GlobalTypeDef::GAHBCFG</a></div><div class="ttdeci">__IO uint32_t GAHBCFG</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:915</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gae3b2eb5e818e58b66474d42dedac5523"><div class="ttname"><a href="group___s_p_i___private___macros.html#gae3b2eb5e818e58b66474d42dedac5523">SPI_1LINE_TX</a></div><div class="ttdeci">#define SPI_1LINE_TX(__HANDLE__)</div><div class="ttdoc">Set the SPI transmit-only mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:477</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_afd12184c6e590581c775504a2e6c048c"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#afd12184c6e590581c775504a2e6c048c">TIM_SlaveConfigTypeDef::TriggerPolarity</a></div><div class="ttdeci">uint32_t TriggerPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:253</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_abeed38529bd7b8de082e490e5d4f1727"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:579</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a6015768b6e0bed70363d506e23212b1f"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a6015768b6e0bed70363d506e23212b1f">__DMA_HandleTypeDef::XferM1CpltCallback</a></div><div class="ttdeci">void(* XferM1CpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:154</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga5878c3a1dbcf01e6840fffcf1f244088"><div class="ttname"><a href="group___d_m_a.html#ga5878c3a1dbcf01e6840fffcf1f244088">__HAL_DMA_GET_FE_FLAG_INDEX</a></div><div class="ttdeci">#define __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__)</div><div class="ttdoc">Return the current DMA Stream FIFO error flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:493</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga644babf93470a6eee6bce8906c4da5c5"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga644babf93470a6eee6bce8906c4da5c5">__HAL_TIM_GET_IT_SOURCE</a></div><div class="ttdeci">#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Check whether the specified TIM interrupt source is enabled or not.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1241</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gac04b1218a162772dca3854aa3a441856"><div class="ttname"><a href="group___s_p_i___private___macros.html#gac04b1218a162772dca3854aa3a441856">IS_SPI_DATASIZE</a></div><div class="ttdeci">#define IS_SPI_DATASIZE(__DATASIZE__)</div><div class="ttdoc">Checks if SPI Data Size parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:557</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gab120a0085b72939e7d19c4f6b3381a99"><div class="ttname"><a href="group___s_p_i___private___macros.html#gab120a0085b72939e7d19c4f6b3381a99">SPI_RESET_CRC</a></div><div class="ttdeci">#define SPI_RESET_CRC(__HANDLE__)</div><div class="ttdoc">Reset the CRC calculation of the SPI.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:491</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae4770cce2b4f601e88fb512f6db688ec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae4770cce2b4f601e88fb512f6db688ec">USB_OTG_DIEPINT_TXFE</a></div><div class="ttdeci">#define USB_OTG_DIEPINT_TXFE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16390</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_ab596705b6ce037e8debc149ccee148da"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#ab596705b6ce037e8debc149ccee148da">__UART_HandleTypeDef::gState</a></div><div class="ttdeci">__IO HAL_UART_StateTypeDef gState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:175</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9e4371d47a5b0cfcc1235fbb9fbd7931"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9e4371d47a5b0cfcc1235fbb9fbd7931">USB_OTG_DOEPMSK_XFRCM</a></div><div class="ttdeci">#define USB_OTG_DOEPMSK_XFRCM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15699</div></div>
<div class="ttc" id="agroup___t_i_m___master___mode___selection_html_gaaedc4b3f4c5c3c8b45a2cf1b73e33c0a"><div class="ttname"><a href="group___t_i_m___master___mode___selection.html#gaaedc4b3f4c5c3c8b45a2cf1b73e33c0a">TIM_TRGO_OC2REF</a></div><div class="ttdeci">#define TIM_TRGO_OC2REF</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:871</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7191a4ff25e5834f2ebdf0b61103294b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7191a4ff25e5834f2ebdf0b61103294b">USB_OTG_GINTSTS_OEPINT</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_OEPINT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15781</div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___n___idle___state_html_ga7586655652e3c3f1cb4af1ed59d25901"><div class="ttname"><a href="group___t_i_m___output___compare___n___idle___state.html#ga7586655652e3c3f1cb4af1ed59d25901">TIM_OCNIDLESTATE_RESET</a></div><div class="ttdeci">#define TIM_OCNIDLESTATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:606</div></div>
<div class="ttc" id="agroup___g_p_i_o__pull__define_html_ga5c2862579882c1cc64e36d38fbd07a4c"><div class="ttname"><a href="group___g_p_i_o__pull__define.html#ga5c2862579882c1cc64e36d38fbd07a4c">GPIO_NOPULL</a></div><div class="ttdeci">#define GPIO_NOPULL</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:153</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_a8f20e02ae2774e1523942604315b8e13"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#a8f20e02ae2774e1523942604315b8e13">TIM_Base_InitTypeDef::ClockDivision</a></div><div class="ttdeci">uint32_t ClockDivision</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:58</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_ac12f5f1f6295b3c3327d5feabf5a96fb"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#ac12f5f1f6295b3c3327d5feabf5a96fb">__UART_HandleTypeDef::RxXferSize</a></div><div class="ttdeci">uint16_t RxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:163</div></div>
<div class="ttc" id="agroup___d_m_a___data__transfer__direction_html_ga0695035d725855ccf64d2d8452a33810"><div class="ttname"><a href="group___d_m_a___data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</a></div><div class="ttdeci">#define DMA_MEMORY_TO_MEMORY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:229</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2eabcc7e322b02c9c406b3ff70308260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a></div><div class="ttdeci">#define TIM_CCMR2_CC3S</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13771</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga5416429a2e9024b142c972eacb1fd021"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga5416429a2e9024b142c972eacb1fd021">IS_SPI_CRC_CALCULATION</a></div><div class="ttdeci">#define IS_SPI_CRC_CALCULATION(__CALCULATION__)</div><div class="ttdoc">Checks if SPI CRC calculation enabled state is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:620</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13477</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_gaa0bbe5fb55f93fd277ddb6acf58cec53"><div class="ttname"><a href="group___s_p_i___exported___macros.html#gaa0bbe5fb55f93fd277ddb6acf58cec53">__HAL_SPI_GET_FLAG</a></div><div class="ttdeci">#define __HAL_SPI_GET_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Check whether the specified SPI flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:402</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___bytes___i_watchdog_html_ga5a357e232c955444c3f2ccb9a937ffce"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#ga5a357e232c955444c3f2ccb9a937ffce">OB_IWDG_SW</a></div><div class="ttdeci">#define OB_IWDG_SW</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:195</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf28eac7212392083bbf1b3d475022b74"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a></div><div class="ttdeci">#define DMA_SxCR_MBURST_1</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:5971</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_ga76064652f6f56d8868720b5541e854f5"><div class="ttname"><a href="group___s_p_i___exported___macros.html#ga76064652f6f56d8868720b5541e854f5">__HAL_SPI_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_SPI_ENABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Enable the specified SPI interrupts.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:361</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga70422871d15f974b464365e7fe1877e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a></div><div class="ttdeci">#define USART_CR1_TXEIE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14089</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0e236047e05106cf1ba7929766311382"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a></div><div class="ttdeci">#define SPI_CR1_SSM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12980</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_ac1191c7421a3ca4c53ec7875870812e5"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#ac1191c7421a3ca4c53ec7875870812e5">TIM_Encoder_InitTypeDef::IC1Polarity</a></div><div class="ttdeci">uint32_t IC1Polarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:170</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_ad4cf225029dbefe8d3fe660c33b8bb6b"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b">TIM_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:345</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaedf4c990f79714f2747232ccb7470d4c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaedf4c990f79714f2747232ccb7470d4c">USB_OTG_GUSBCFG_TRDT</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_TRDT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15559</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga9bd035161d41cde4f2568c7af06493bf"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga9bd035161d41cde4f2568c7af06493bf">__HAL_UART_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_UART_CLEAR_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Clears the specified UART pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:471</div></div>
<div class="ttc" id="agroup___g_p_i_o__speed__define_html_ga1944cf10e2ab172810d38b681d40b771"><div class="ttname"><a href="group___g_p_i_o__speed__define.html#ga1944cf10e2ab172810d38b681d40b771">GPIO_SPEED_FREQ_VERY_HIGH</a></div><div class="ttdeci">#define GPIO_SPEED_FREQ_VERY_HIGH</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:144</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga336fa8c9965ce18c10972ac80ded611f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a></div><div class="ttdeci">#define USART_SR_IDLE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14035</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_a24796ba26d572a0993cb065a02865723"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#a24796ba26d572a0993cb065a02865723">TIM_Base_InitTypeDef::AutoReloadPreload</a></div><div class="ttdeci">uint32_t AutoReloadPreload</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:72</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___code_html_gaedc030add6c499cf41be7f12dd95930c"><div class="ttname"><a href="group___u_a_r_t___error___code.html#gaedc030add6c499cf41be7f12dd95930c">HAL_UART_ERROR_ORE</a></div><div class="ttdeci">#define HAL_UART_ERROR_ORE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:247</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad28b977e258a3ee788cd6c2d72430c30"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:63</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:880</div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_ga6b1541e4a49d62610899e24bf23f4879"><div class="ttname"><a href="group___t_i_m___channel.html#ga6b1541e4a49d62610899e24bf23f4879">TIM_CHANNEL_1</a></div><div class="ttdeci">#define TIM_CHANNEL_1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:739</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a7ec4025786fa81e2a4bfc42832c0eddf"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:69</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae1789e8c79b7a271a58f56cbff4bd03a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae1789e8c79b7a271a58f56cbff4bd03a">USB_OTG_DTXFSTS_INEPTFSAV</a></div><div class="ttdeci">#define USB_OTG_DTXFSTS_INEPTFSAV</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16482</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:882</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601">HAL_TIM_ACTIVE_CHANNEL_3</a></div><div class="ttdeci">@ HAL_TIM_ACTIVE_CHANNEL_3</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:326</div></div>
<div class="ttc" id="agroup___t_i_m___clear_input___prescaler_html_gaf88d719dd5535b6b58275549c4512ec7"><div class="ttname"><a href="group___t_i_m___clear_input___prescaler.html#gaf88d719dd5535b6b58275549c4512ec7">TIM_CLEARINPUTPRESCALER_DIV1</a></div><div class="ttdeci">#define TIM_CLEARINPUTPRESCALER_DIV1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:800</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_ga63183e611b91c5847040172c0069514d"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#ga63183e611b91c5847040172c0069514d">TIM_TS_ITR3</a></div><div class="ttdeci">#define TIM_TS_ITR3</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:920</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabddbf508732039730125ab3e87e9d370"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2PE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13725</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga1ca57168205f8cd8d1014e6eb9465f2d"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga1ca57168205f8cd8d1014e6eb9465f2d">__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE()</div><div class="ttdoc">Disable the PVD Extended Interrupt Falling Trigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:228</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html">__UART_HandleTypeDef</a></div><div class="ttdoc">UART handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:149</div></div>
<div class="ttc" id="agroup___r_c_c___internal___r_t_c___clock___configuration_html_ga3bf7da608ff985873ca8e248fb1dc4f0"><div class="ttname"><a href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a></div><div class="ttdeci">#define __HAL_RCC_BACKUPRESET_FORCE()</div><div class="ttdoc">Macros to force or release the Backup domain reset.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:1016</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga5e765bb3b1c5fc9f1b1abbbb764250bc"><div class="ttname"><a href="group___d_m_a.html#ga5e765bb3b1c5fc9f1b1abbbb764250bc">__HAL_DMA_GET_TE_FLAG_INDEX</a></div><div class="ttdeci">#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)</div><div class="ttdoc">Return the current DMA Stream transfer error flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:473</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:75</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga5a2fa2687b621f6eda72457d09715298"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga5a2fa2687b621f6eda72457d09715298">__HAL_RCC_PLLI2S_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SR__)</div><div class="ttdoc">Macro to configure the PLLI2S clock multiplication and division factors .</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:5896</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga68e49c4675761e2ec35153e747de7622"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga68e49c4675761e2ec35153e747de7622">__HAL_FLASH_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)</div><div class="ttdoc">Clear the specified FLASH flags.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:289</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_ga88a93907641f5eeb4091a26b84c94897"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#ga88a93907641f5eeb4091a26b84c94897">FLASH_FLAG_PGPERR</a></div><div class="ttdeci">#define FLASH_FLAG_PGPERR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:118</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_a5fb4b2ca5382b21df284a2d0ce75d32c"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#a5fb4b2ca5382b21df284a2d0ce75d32c">TIM_BreakDeadTimeConfigTypeDef::LockLevel</a></div><div class="ttdeci">uint32_t LockLevel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:273</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga15f38cee11f8b2b5a85cbf4552ba140d"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga15f38cee11f8b2b5a85cbf4552ba140d">TIM_DMA_ID_UPDATE</a></div><div class="ttdeci">#define TIM_DMA_ID_UPDATE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:990</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e4968b5500d58d1aebce888da31eb5d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S_0</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13693</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga40b7860f3dc90a9f46e46e2dc133f2e4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga40b7860f3dc90a9f46e46e2dc133f2e4">USB_OTG_GINTMSK_NPTXFEM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_NPTXFEM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15828</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gaff84471ab30ddd79cefd0c43dfe628c8"><div class="ttname"><a href="group___s_p_i___private___macros.html#gaff84471ab30ddd79cefd0c43dfe628c8">IS_SPI_DIRECTION_2LINES</a></div><div class="ttdeci">#define IS_SPI_DIRECTION_2LINES(__MODE__)</div><div class="ttdoc">Checks if SPI Direction Mode parameter is 2 lines.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:543</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga51b9246da6c3a45ab697edc1cac74651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga51b9246da6c3a45ab697edc1cac74651">USB_OTG_HCINTMSK_NAKM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_NAKM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16422</div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_ga134af980b892f362c05ae21922cd828d"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a></div><div class="ttdeci">#define __HAL_RCC_GET_IT(__INTERRUPT__)</div><div class="ttdoc">Check the RCC's interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:1200</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_gaba94165ed584d49c1ec12df9819bd4bb"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#gaba94165ed584d49c1ec12df9819bd4bb">__HAL_UART_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_UART_ENABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Enable the specified UART interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:535</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_gac0fb2218bc050f5d8fdb1a3f28590352"><div class="ttname"><a href="group___p_w_r___exported___macro.html#gac0fb2218bc050f5d8fdb1a3f28590352">__HAL_PWR_PVD_EXTI_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG()</div><div class="ttdoc">Clear the PVD Exti flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:258</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabda35dcaaa3faa8443bec36b9edc438e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabda35dcaaa3faa8443bec36b9edc438e">USB_OTG_DIEPCTL_MPSIZ</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_MPSIZ</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16198</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e7dc29241b644b8bcce53440658c93f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e7dc29241b644b8bcce53440658c93f">USB_OTG_HCCHAR_CHENA</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_CHENA</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16293</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacbed61ff3ba57c7fe6d3386ce3b7af2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a></div><div class="ttdeci">#define TIM_CCMR2_OC4M</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13808</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga91118f867adfdb2e805beea86666de04"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a></div><div class="ttdeci">#define USART_CR1_RXNEIE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14083</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_acf2416c7f97b4f21ef16cfa5bea3cfd3"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#acf2416c7f97b4f21ef16cfa5bea3cfd3">__DMA_HandleTypeDef::Instance</a></div><div class="ttdeci">DMA_Stream_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:140</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2451732dfee15831f09e28041dabf9ce"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2451732dfee15831f09e28041dabf9ce">USB_OTG_DOEPINT_OTEPSPR</a></div><div class="ttdeci">#define USB_OTG_DOEPINT_OTEPSPR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16551</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_gaa7743af6f4b8869cad0375526c6145ce"><div class="ttname"><a href="group___t_i_m___clock___source.html#gaa7743af6f4b8869cad0375526c6145ce">TIM_CLOCKSOURCE_ETRMODE1</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ETRMODE1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:752</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a83f278c9d173d3cd021644692bf3c435"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a83f278c9d173d3cd021644692bf3c435">SPI_InitTypeDef::CLKPolarity</a></div><div class="ttdeci">uint32_t CLKPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:57</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a78d21970d78c1e3e328692743406ba25"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25">TIM_OC_InitTypeDef::OCNIdleState</a></div><div class="ttdeci">uint32_t OCNIdleState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:103</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_a3c2ea8434bbce30aa191a816e27f9c1f"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#a3c2ea8434bbce30aa191a816e27f9c1f">TIM_Base_InitTypeDef::RepetitionCounter</a></div><div class="ttdeci">uint32_t RepetitionCounter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:61</div></div>
<div class="ttc" id="agroup___d_m_a___memory__data__size_html_ga9ed07bddf736298eba11508382ea4d51"><div class="ttname"><a href="group___d_m_a___memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51">DMA_MDATAALIGN_BYTE</a></div><div class="ttdeci">#define DMA_MDATAALIGN_BYTE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:269</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae6d8d2847058747ce23a648668ce4dba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3FE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13777</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13698</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad866d817dedea4edb9514815ab3f5ae6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad866d817dedea4edb9514815ab3f5ae6">USB_OTG_HCCHAR_ODDFRM</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_ODDFRM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16287</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad2178eb0791f9ea69122edfbd567ba48"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad2178eb0791f9ea69122edfbd567ba48">USB_OTG_HCINTMSK_FRMORM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_FRMORM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16437</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_ga8599ba58a5f911d648503c7ac55d4320"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#ga8599ba58a5f911d648503c7ac55d4320">TIM_TS_ITR2</a></div><div class="ttdeci">#define TIM_TS_ITR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:919</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_aed791f661f8bca36911e905631bebfa5"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#aed791f661f8bca36911e905631bebfa5">TIM_ClockConfigTypeDef::ClockFilter</a></div><div class="ttdeci">uint32_t ClockFilter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:206</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a28732ef5d9eae23dbd77e3034cc1bdb3"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a28732ef5d9eae23dbd77e3034cc1bdb3">DMA_InitTypeDef::FIFOThreshold</a></div><div class="ttdeci">uint32_t FIFOThreshold</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:82</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a35770b237370fda7fd0fabad22898490"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490">UART_InitTypeDef::OverSampling</a></div><div class="ttdeci">uint32_t OverSampling</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:73</div></div>
<div class="ttc" id="astruct_e_x_t_i___handle_type_def_html_a5b52988082195982c6082b07b21699b4"><div class="ttname"><a href="struct_e_x_t_i___handle_type_def.html#a5b52988082195982c6082b07b21699b4">EXTI_HandleTypeDef::PendingCallback</a></div><div class="ttdeci">void(* PendingCallback)(void)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_exti.h:55</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaff1341cabf6155e197f657b12237dbb8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaff1341cabf6155e197f657b12237dbb8">USB_OTG_GINTMSK_OEPINT</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_OEPINT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15861</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a2c9d8dd548db8d8d26db94c90bdc6805"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a2c9d8dd548db8d8d26db94c90bdc6805">__DMA_HandleTypeDef::XferHalfCpltCallback</a></div><div class="ttdeci">void(* XferHalfCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:152</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322">HAL_TIM_ACTIVE_CHANNEL_2</a></div><div class="ttdeci">@ HAL_TIM_ACTIVE_CHANNEL_2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:325</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac8931efa62c29d92f5c0ec5a05f907ef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a></div><div class="ttdeci">#define USART_CR2_LINEN</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14143</div></div>
<div class="ttc" id="astm32f4xx__hal__msp_8c_html_adb9c31d86584307ca7791f3c3fbe58d9"><div class="ttname"><a href="stm32f4xx__hal__msp_8c.html#adb9c31d86584307ca7791f3c3fbe58d9">HAL_ETH_MspDeInit</a></div><div class="ttdeci">void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth)</div><div class="ttdoc">ETH MSP De-Initialization This function freeze the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_msp.c:152</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga70dc197250c2699d470aea1a7a42ad57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4FE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13801</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_gad2f9fbdb4adf3a09939e201eaeea072f"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#gad2f9fbdb4adf3a09939e201eaeea072f">__HAL_UART_DISABLE</a></div><div class="ttdeci">#define __HAL_UART_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable UART.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:680</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga1a6e8b19efd23fd0295802d904c4702f"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga1a6e8b19efd23fd0295802d904c4702f">__HAL_TIM_DISABLE_DMA</a></div><div class="ttdeci">#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__)</div><div class="ttdoc">Disable the specified DMA request.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1184</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_aa07868a5b012861c6111322c3dccdbec"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#aa07868a5b012861c6111322c3dccdbec">FLASH_OBProgramInitTypeDef::Banks</a></div><div class="ttdeci">uint32_t Banks</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:78</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga983ec8ca0ffac66eea9219acb008fe9c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga983ec8ca0ffac66eea9219acb008fe9c">USB_OTG_HCTSIZ_XFRSIZ</a></div><div class="ttdeci">#define USB_OTG_HCTSIZ_XFRSIZ</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16456</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__direct__mode_html_gaec22b199f9da9214bf908d7edbcd83e8"><div class="ttname"><a href="group___d_m_a___f_i_f_o__direct__mode.html#gaec22b199f9da9214bf908d7edbcd83e8">DMA_FIFOMODE_DISABLE</a></div><div class="ttdeci">#define DMA_FIFOMODE_DISABLE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:303</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2616a10f5118cdc68fbdf0582481e124"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a></div><div class="ttdeci">#define SPI_CR1_CPOL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12957</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:580</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4209d414df704ce96c54abb2ea2df66a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3CE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13791</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5a99a82646ef5a7a7785bec2d07334b5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a99a82646ef5a7a7785bec2d07334b5">USB_OTG_DOEPTSIZ_STUPCNT</a></div><div class="ttdeci">#define USB_OTG_DOEPTSIZ_STUPCNT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16578</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7d84be9a2f9c7f8750ee448c99164821"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7d84be9a2f9c7f8750ee448c99164821">USB_OTG_HPRT_PENCHNG</a></div><div class="ttdeci">#define USB_OTG_HPRT_PENCHNG</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16112</div></div>
<div class="ttc" id="agroup___d_m_a_ex___exported___types_html_ga9cec283a461e47eda968838c35fd6eed"><div class="ttname"><a href="group___d_m_a_ex___exported___types.html#ga9cec283a461e47eda968838c35fd6eed">HAL_DMA_MemoryTypeDef</a></div><div class="ttdeci">HAL_DMA_MemoryTypeDef</div><div class="ttdoc">HAL DMA Memory definition</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma_ex.h:47</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3faf23dc47e1b0877352d7f5a00f72e1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a></div><div class="ttdeci">#define TIM_CCER_CC4P</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13889</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed6caeb0cb48f1a7b34090f31a92a8e2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a></div><div class="ttdeci">#define USART_CR1_OVER8</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14110</div></div>
<div class="ttc" id="agroup___d_m_a_html_gafeef4c5e8c3f015cdecc0f37bbe063dc"><div class="ttname"><a href="group___d_m_a.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a></div><div class="ttdeci">#define __HAL_DMA_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the specified DMA Stream.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:424</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_ga01aedbe0676064a4d47dee474ddb863d"><div class="ttname"><a href="group___t_i_m___flag__definition.html#ga01aedbe0676064a4d47dee474ddb863d">TIM_FLAG_BREAK</a></div><div class="ttdeci">#define TIM_FLAG_BREAK</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:727</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6f5c0badd33dc95fa7897bd4bb558ad6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6f5c0badd33dc95fa7897bd4bb558ad6">USB_OTG_DIEPMSK_XFRCM</a></div><div class="ttdeci">#define USB_OTG_DIEPMSK_XFRCM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15640</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabed242624f140356cc793039988d89df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabed242624f140356cc793039988d89df">USB_OTG_DOEPCTL_USBAEP</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_USBAEP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16499</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_gaac0006cdf5670741f8702e55d4bf4601"><div class="ttname"><a href="group___s_p_i___error___code.html#gaac0006cdf5670741f8702e55d4bf4601">HAL_SPI_ERROR_NONE</a></div><div class="ttdeci">#define HAL_SPI_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:188</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaac6cc7dd4325d9cb40d3290fa5244b3d"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaac6cc7dd4325d9cb40d3290fa5244b3d">__WFE</a></div><div class="ttdeci">#define __WFE</div><div class="ttdoc">Wait For Event.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:402</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13508</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga968cdd119ee75647a2ab2a6beecd54fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga968cdd119ee75647a2ab2a6beecd54fc">USB_OTG_GRXSTSP_PKTSTS</a></div><div class="ttdeci">#define USB_OTG_GRXSTSP_PKTSTS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15918</div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___variables_html_ga5b4f8b768465842cf854a8f993b375e9"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___variables.html#ga5b4f8b768465842cf854a8f993b375e9">APBPrescTable</a></div><div class="ttdeci">const uint8_t APBPrescTable[8]</div><div class="ttdef"><b>Definition:</b> system_stm32f4xx.c:139</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___code_html_gaf23cb510d4dc2c8e05a45abfbf5f3457"><div class="ttname"><a href="group___u_a_r_t___error___code.html#gaf23cb510d4dc2c8e05a45abfbf5f3457">HAL_UART_ERROR_FE</a></div><div class="ttdeci">#define HAL_UART_ERROR_FE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:246</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a9980c4a55080745a11528f8c7ffa1c66"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a9980c4a55080745a11528f8c7ffa1c66">USB_OTG_GlobalTypeDef::GINTSTS</a></div><div class="ttdeci">__IO uint32_t GINTSTS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:918</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_ad4cf225029dbefe8d3fe660c33b8bb6b"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b">__UART_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:173</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_aa5c715deaf693cc2dbfa90f40681ee1d"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#aa5c715deaf693cc2dbfa90f40681ee1d">__SPI_HandleTypeDef::Instance</a></div><div class="ttdeci">SPI_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:106</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga6aef020aebafd9e585283fbbaf8b841f"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga6aef020aebafd9e585283fbbaf8b841f">TIM_IT_CC3</a></div><div class="ttdeci">#define TIM_IT_CC3</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:676</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_gad8a96ceda91fcf0d1299da933b5816f1"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#gad8a96ceda91fcf0d1299da933b5816f1">FLASH_FLAG_OPERR</a></div><div class="ttdeci">#define FLASH_FLAG_OPERR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:115</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga21912fd910242e0f63bf9b0953e41c63"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga21912fd910242e0f63bf9b0953e41c63">TIM_DMA_TRIGGER</a></div><div class="ttdeci">#define TIM_DMA_TRIGGER</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:703</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a09298c57cd74de92513a1f898496623f"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a09298c57cd74de92513a1f898496623f">__SPI_HandleTypeDef::RxISR</a></div><div class="ttdeci">void(* RxISR)(struct __SPI_HandleTypeDef *hspi)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:122</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaec378749f03998b5d2769c3d83deef23"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a></div><div class="ttdeci">#define SPI_CR1_BR_Msk</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12963</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gaa8d58cef91c1874d5a4dde4014cf6269"><div class="ttname"><a href="group___s_p_i___private___macros.html#gaa8d58cef91c1874d5a4dde4014cf6269">SPI_1LINE_RX</a></div><div class="ttdeci">#define SPI_1LINE_RX(__HANDLE__)</div><div class="ttdoc">Set the SPI receive-only mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:484</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0e51a7b1cc412e304246176c207cbcb8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0e51a7b1cc412e304246176c207cbcb8">USB_OTG_DOEPINT_XFRC</a></div><div class="ttdeci">#define USB_OTG_DOEPINT_XFRC</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16536</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a2b783e516da93a95c56adf3e52dcbe62"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a2b783e516da93a95c56adf3e52dcbe62">USB_OTG_GlobalTypeDef::DIEPTXF</a></div><div class="ttdeci">__IO uint32_t DIEPTXF[0x0F]</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:930</div></div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:196</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac2bafa204b663017c8c08dcd42c1c031"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac2bafa204b663017c8c08dcd42c1c031">USB_OTG_GUSBCFG_FHMOD</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_FHMOD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15596</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_ad499b1bbeeb8096235b534a9bfa53c9d"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:54</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a6ff3c8a6647ae7e5dfcd2ccfbfed4948"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a6ff3c8a6647ae7e5dfcd2ccfbfed4948">USB_OTG_GlobalTypeDef::HNPTXSTS</a></div><div class="ttdeci">__IO uint32_t HNPTXSTS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:924</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_gafb779719a41769b14303da4977f6a5f1"><div class="ttname"><a href="group___t_i_m___clock___source.html#gafb779719a41769b14303da4977f6a5f1">TIM_CLOCKSOURCE_ITR2</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ITR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:759</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a6c0364c24e89f17849b0109236112fba"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a6c0364c24e89f17849b0109236112fba">TIM_OnePulse_InitTypeDef::ICPolarity</a></div><div class="ttdeci">uint32_t ICPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:134</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gaad4009390bfbe05a1bb7115d03c25a97"><div class="ttname"><a href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:185</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d">HAL_TIM_ACTIVE_CHANNEL_CLEARED</a></div><div class="ttdeci">@ HAL_TIM_ACTIVE_CHANNEL_CLEARED</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:328</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13958</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39de05e23016253698aa5348fffdf8a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39de05e23016253698aa5348fffdf8a2">USB_OTG_HCCHAR_CHDIS</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_CHDIS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16290</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga77c06a69c63f4b3f6ec1032e911e18e7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a></div><div class="ttdeci">#define SCB_SCR_SLEEPDEEP_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:493</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab7aa93621e2379266fd2901742f9d652"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab7aa93621e2379266fd2901742f9d652">USB_OTG_DIEPCTL_CNAK</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_CNAK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16227</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13666</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html">TIM_Encoder_InitTypeDef</a></div><div class="ttdoc">TIM Encoder Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:165</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13853</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9180b9249a26988f71d4bb2b0c3eec27"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a></div><div class="ttdeci">#define USART_CR3_SCEN</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14163</div></div>
<div class="ttc" id="agroup___t_i_m___slave___mode_html_ga90dcf32a66dcb250b18da2ff56471328"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga90dcf32a66dcb250b18da2ff56471328">TIM_SLAVEMODE_EXTERNAL1</a></div><div class="ttdeci">#define TIM_SLAVEMODE_EXTERNAL1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:894</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8c8075e98772470804c9e3fe74984115"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a></div><div class="ttdeci">#define PWR_CR_PDDS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10382</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:868</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabd05c0aa7833e7467e0ff66cfa1f20cb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabd05c0aa7833e7467e0ff66cfa1f20cb">USB_OTG_DOEPCTL_CNAK</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_CNAK</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16522</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12">HAL_TIM_STATE_BUSY</a></div><div class="ttdeci">@ HAL_TIM_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:294</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad1e90f8633158170a810a7b739d280aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1e90f8633158170a810a7b739d280aa">USB_OTG_DAINTMSK_OEPM</a></div><div class="ttdeci">#define USB_OTG_DAINTMSK_OEPM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15926</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3b9994176dc5115431b0a537ad26900c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3b9994176dc5115431b0a537ad26900c">USB_OTG_GAHBCFG_HBSTLEN_2</a></div><div class="ttdeci">#define USB_OTG_GAHBCFG_HBSTLEN_2</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15527</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga60f8fcf084f9a8514efafb617c70b074"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a></div><div class="ttdeci">#define USART_CR1_PCE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14098</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga1f40f507b5d4b3a4da68e4244a1097ee"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga1f40f507b5d4b3a4da68e4244a1097ee">__HAL_FLASH_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)</div><div class="ttdoc">Disable the specified FLASH interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:256</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabb49236fe3c41edb56f8ffb8ab505d86"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86">RCC_PLLI2SCFGR_PLLI2SR_1</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SR_1</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:11546</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_gaa7eb8be054b9bd217a9abb1c8687cc55"><div class="ttname"><a href="group___t_i_m___flag__definition.html#gaa7eb8be054b9bd217a9abb1c8687cc55">TIM_FLAG_CC1</a></div><div class="ttdeci">#define TIM_FLAG_CC1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:721</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga3180f039cf14ef78a64089f387f8f9c2"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga3180f039cf14ef78a64089f387f8f9c2">__HAL_PWR_PVD_EXTI_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_IT()</div><div class="ttdoc">Enable the PVD Exti Line 16.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:185</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga67c234978a817dee4fc561201b3ef056"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a></div><div class="ttdeci">#define SPI_CRCPR_CRCPOLY_Msk</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13059</div></div>
<div class="ttc" id="agroup___channel___c_c___state_html_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d"><div class="ttname"><a href="group___channel___c_c___state.html#ga69ecb0bf5dcd5ecf30af36d6fc00ea0d">TIM_CCxN_ENABLE</a></div><div class="ttdeci">#define TIM_CCxN_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1006</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html">TIM_SlaveConfigTypeDef</a></div><div class="ttdoc">TIM Slave configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:247</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6066078d17a4216093855cc210ab6764"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6066078d17a4216093855cc210ab6764">USB_OTG_GINTMSK_ENUMDNEM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_ENUMDNEM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15846</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___type_html_gaf4063216c8386467d187663190936c07"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___type.html#gaf4063216c8386467d187663190936c07">OPTIONBYTE_BOR</a></div><div class="ttdeci">#define OPTIONBYTE_BOR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:176</div></div>
<div class="ttc" id="agroup___channel___c_c___state_html_ga7b214df0d5c67138de7bc84e937909f0"><div class="ttname"><a href="group___channel___c_c___state.html#ga7b214df0d5c67138de7bc84e937909f0">TIM_CCx_ENABLE</a></div><div class="ttdeci">#define TIM_CCx_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1004</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga20b6ca07582e10aec5e15ad2fda7dfc1"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga20b6ca07582e10aec5e15ad2fda7dfc1">HAL_EnableCompensationCell</a></div><div class="ttdeci">void HAL_EnableCompensationCell(void)</div><div class="ttdoc">Enables the I/O Compensation Cell.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:524</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga8ab087388d8930531498165ac8f066a2"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga8ab087388d8930531498165ac8f066a2">SPI_CHECK_IT_SOURCE</a></div><div class="ttdeci">#define SPI_CHECK_IT_SOURCE(__CR2__, __INTERRUPT__)</div><div class="ttdoc">Check whether the specified SPI Interrupt is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:519</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a5cc31f7c52dafd32f27f8f2756dbf343"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a5cc31f7c52dafd32f27f8f2756dbf343">__SPI_HandleTypeDef::pTxBuffPtr</a></div><div class="ttdeci">uint8_t * pTxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:110</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_aca5b89241171c093fd0fc6dacf72683c"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c">DMA_InitTypeDef::PeriphDataAlignment</a></div><div class="ttdeci">uint32_t PeriphDataAlignment</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:63</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a978da9dd7cda80eb5fe8d04828b9bbcc"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc">TIM_OnePulse_InitTypeDef::OCNPolarity</a></div><div class="ttdeci">uint32_t OCNPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:122</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:830</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a78d21970d78c1e3e328692743406ba25"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25">TIM_OnePulse_InitTypeDef::OCNIdleState</a></div><div class="ttdeci">uint32_t OCNIdleState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:130</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e">HAL_UART_STATE_READY</a></div><div class="ttdeci">@ HAL_UART_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:120</div></div>
<div class="ttc" id="astm32f4xx__hal_8h_html"><div class="ttname"><a href="stm32f4xx__hal_8h.html">stm32f4xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2b942752d686c23323880ff576e7dffb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a></div><div class="ttdeci">#define TIM_CCMR1_IC2F</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13762</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaff130f15493c765353ec2fd605667c5a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a></div><div class="ttdeci">#define USART_CR3_DMAR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14166</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_gab133f0839cf6a4e858457d48f057eea8"><div class="ttname"><a href="group___t_i_m___clock___source.html#gab133f0839cf6a4e858457d48f057eea8">TIM_CLOCKSOURCE_ETRMODE2</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ETRMODE2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:753</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a328d16cc6213783ede54e4059ffd50a3"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:578</div></div>
<div class="ttc" id="astruct_e_x_t_i___handle_type_def_html_a9c7a78e876a7dfb279a16029f915463f"><div class="ttname"><a href="struct_e_x_t_i___handle_type_def.html#a9c7a78e876a7dfb279a16029f915463f">EXTI_HandleTypeDef::Line</a></div><div class="ttdeci">uint32_t Line</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_exti.h:54</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacbe28fdd671e34e48f5d96119fd91cab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacbe28fdd671e34e48f5d96119fd91cab">USB_OTG_GRSTCTL_RXFFLSH</a></div><div class="ttdeci">#define USB_OTG_GRSTCTL_RXFFLSH</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15616</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_ae2154c09320f3ef7feb8f4a84e9ac17b"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#ae2154c09320f3ef7feb8f4a84e9ac17b">FLASH_EraseInitTypeDef::TypeErase</a></div><div class="ttdeci">uint32_t TypeErase</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:47</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i___configuration_html_ga7bccced288554b8598110b465701fad0"><div class="ttname"><a href="group___r_c_c___h_s_i___configuration.html#ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a></div><div class="ttdeci">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__)</div><div class="ttdoc">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:844</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a57bb589da3cf2b39b727fe4a3d334ab3"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3">TIM_OC_InitTypeDef::OCIdleState</a></div><div class="ttdeci">uint32_t OCIdleState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:99</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a026f1fea708d42ed74b0bd8a488bc55e"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a026f1fea708d42ed74b0bd8a488bc55e">USB_OTG_GlobalTypeDef::GRXSTSP</a></div><div class="ttdeci">__IO uint32_t GRXSTSP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:921</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_ga7ff182f5cf6c731318c882351d6d7ac2"><div class="ttname"><a href="group___s_p_i___exported___macros.html#ga7ff182f5cf6c731318c882351d6d7ac2">__HAL_SPI_CLEAR_FREFLAG</a></div><div class="ttdeci">#define __HAL_SPI_CLEAR_FREFLAG(__HANDLE__)</div><div class="ttdoc">Clear the SPI FRE pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:442</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d">HAL_SPI_STATE_RESET</a></div><div class="ttdeci">@ HAL_SPI_STATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:91</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_gab7cf2b7db3956d4fd1e5a5d84f4891e7"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#gab7cf2b7db3956d4fd1e5a5d84f4891e7">TIM_TS_ITR0</a></div><div class="ttdeci">#define TIM_TS_ITR0</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:917</div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___polarity_html_ga5887380660b742f0045e9695914231b8"><div class="ttname"><a href="group___t_i_m___output___compare___polarity.html#ga5887380660b742f0045e9695914231b8">TIM_OCPOLARITY_HIGH</a></div><div class="ttdeci">#define TIM_OCPOLARITY_HIGH</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:578</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga77ddb336230fa5a497dbb2393a180ae6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga77ddb336230fa5a497dbb2393a180ae6">USB_OTG_DOEPCTL_SODDFRM</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_SODDFRM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16508</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga33b93e8bb82fe8e167b9e9c962c54f83"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga33b93e8bb82fe8e167b9e9c962c54f83">TIM_DMA_CC1</a></div><div class="ttdeci">#define TIM_DMA_CC1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:698</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_a280cec08ad0ea4608ae57523775cc1c0"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#a280cec08ad0ea4608ae57523775cc1c0">TIM_IC_InitTypeDef::ICSelection</a></div><div class="ttdeci">uint32_t ICSelection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:152</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___process_type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___process_type_def.html">FLASH_ProcessTypeDef</a></div><div class="ttdoc">FLASH handle Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:56</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20fb9b62a7e8d114fbd180abd9f8ceae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a></div><div class="ttdeci">#define TIM_CR2_OIS3N</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13533</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a952f89c595fc06fe7e0ad41f8992fda2"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a952f89c595fc06fe7e0ad41f8992fda2">TIM_ClearInputConfigTypeDef::ClearInputPolarity</a></div><div class="ttdeci">uint32_t ClearInputPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:219</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_ac12f5f1f6295b3c3327d5feabf5a96fb"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#ac12f5f1f6295b3c3327d5feabf5a96fb">__SPI_HandleTypeDef::RxXferSize</a></div><div class="ttdeci">uint16_t RxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:118</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga5e66fa75359b51066e0731ac1e5ae438"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga5e66fa75359b51066e0731ac1e5ae438">__HAL_PWR_PVD_EXTI_GET_FLAG</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_GET_FLAG()</div><div class="ttdoc">checks whether the specified PVD Exti interrupt flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:252</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2fc1b4e978ef3a22450da75f2608dff2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2fc1b4e978ef3a22450da75f2608dff2">USB_OTG_DIEPCTL_EPTYP</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_EPTYP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16211</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10650</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_afe92b105bff8e698233c286bb3018384"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:77</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20e48f56546fe73be76efe518c239114"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20e48f56546fe73be76efe518c239114">USB_OTG_HCCHAR_LSDEV</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_LSDEV</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16261</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:65</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a4e6e9f06e5c7903879ed29df299e4df1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a4e6e9f06e5c7903879ed29df299e4df1">DMA_InitTypeDef::MemBurst</a></div><div class="ttdeci">uint32_t MemBurst</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:85</div></div>
<div class="ttc" id="agroup___d_m_a_html_gabc041fb1c85ea7a3af94e42470ef7f2a"><div class="ttname"><a href="group___d_m_a.html#gabc041fb1c85ea7a3af94e42470ef7f2a">__HAL_DMA_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Clear the DMA Stream pending flags.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:559</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga1a90544705059e9f19f991651623b0c0"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga1a90544705059e9f19f991651623b0c0">__HAL_TIM_ENABLE</a></div><div class="ttdeci">#define __HAL_TIM_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the TIM peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:1073</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___functions___group1_html_ga718f39804e3b910d738a0e1e46151188"><div class="ttname"><a href="group___u_a_r_t___exported___functions___group1.html#ga718f39804e3b910d738a0e1e46151188">HAL_UART_MspDeInit</a></div><div class="ttdeci">void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)</div><div class="ttdoc">UART MSP De-Initialization This function freeze the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_msp.c:307</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_ac129fca4918fc510a515d89370aa9006"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#ac129fca4918fc510a515d89370aa9006">TIM_HandleTypeDef::hdma</a></div><div class="ttdeci">DMA_HandleTypeDef * hdma[7]</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:343</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga42a396cde02ffa0c4d3fd9817b6af853"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a></div><div class="ttdeci">#define USART_CR2_CLKEN</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14133</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a7cee540cb21048ac48ba17355440e668"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a7cee540cb21048ac48ba17355440e668">__SPI_HandleTypeDef::pRxBuffPtr</a></div><div class="ttdeci">uint8_t * pRxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:116</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a02b70c23b593a55814d887f483ea0871"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:80</div></div>
<div class="ttc" id="astruct_e_x_t_i___handle_type_def_html"><div class="ttname"><a href="struct_e_x_t_i___handle_type_def.html">EXTI_HandleTypeDef</a></div><div class="ttdoc">EXTI Handle structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_exti.h:52</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga57072f13c2e54c12186ae8c5fdecb250"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a></div><div class="ttdeci">#define SPI_CR1_CRCNEXT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:12989</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10609</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gae051ef9e932404b21f5877c7186406b8"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gae051ef9e932404b21f5877c7186406b8">HAL_GetREVID</a></div><div class="ttdeci">uint32_t HAL_GetREVID(void)</div><div class="ttdoc">Returns the device revision identifier.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:450</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a9d334a47c34b01cbfa55ff66cfc1e0ce"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a9d334a47c34b01cbfa55ff66cfc1e0ce">SPI_InitTypeDef::CRCCalculation</a></div><div class="ttdeci">uint32_t CRCCalculation</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:79</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___private___constants_html_ga600e8029b876676da246a62924a294c7"><div class="ttname"><a href="group___f_l_a_s_h___private___constants.html#ga600e8029b876676da246a62924a294c7">OPTCR_BYTE2_ADDRESS</a></div><div class="ttdeci">#define OPTCR_BYTE2_ADDRESS</div><div class="ttdoc">OPTCR register byte 2 (Bits[23:16]) base address</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:373</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13548</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga012379ec9a2c86e7d28f5dc882fed0c5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga012379ec9a2c86e7d28f5dc882fed0c5">USB_OTG_GUSBCFG_FDMOD</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_FDMOD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15599</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a8394ba239444e3e5fe1ada1c37cb1019"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a8394ba239444e3e5fe1ada1c37cb1019">UART_InitTypeDef::StopBits</a></div><div class="ttdeci">uint32_t StopBits</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:57</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a></div><div class="ttdoc">TIM Time Base Handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:337</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_ga5de463bb24dc12fe7bbb300e1e4493f7"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_FULL</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:316</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_gad1cb4100b67726531ad426d300f4cd26"><div class="ttname"><a href="group___s_p_i___exported___macros.html#gad1cb4100b67726531ad426d300f4cd26">__HAL_SPI_CLEAR_CRCERRFLAG</a></div><div class="ttdeci">#define __HAL_SPI_CLEAR_CRCERRFLAG(__HANDLE__)</div><div class="ttdoc">Clear the SPI CRCERR pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:409</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a978da9dd7cda80eb5fe8d04828b9bbcc"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc">TIM_OC_InitTypeDef::OCNPolarity</a></div><div class="ttdeci">uint32_t OCNPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:90</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_ga9587f998fed196a4f30c38f2da731c0f"><div class="ttname"><a href="group___s_p_i___error___code.html#ga9587f998fed196a4f30c38f2da731c0f">HAL_SPI_ERROR_OVR</a></div><div class="ttdeci">#define HAL_SPI_ERROR_OVR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:191</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_ab039ed2cba5b6a083a8d88332132e772"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#ab039ed2cba5b6a083a8d88332132e772">__DMA_HandleTypeDef::XferM1HalfCpltCallback</a></div><div class="ttdeci">void(* XferM1HalfCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:156</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a831756fbcd64feb1e570a9bf743b5b8d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a831756fbcd64feb1e570a9bf743b5b8d">DMA_InitTypeDef::MemInc</a></div><div class="ttdeci">uint32_t MemInc</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:60</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13573</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga446f240725aaa8a702b70763cef41661"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga446f240725aaa8a702b70763cef41661">USB_OTG_GINTSTS_USBRST</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_USBRST</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15766</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga182a9e6e5d5e1c63a1d20daf9b1874b5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ_3</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10602</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa42909f04dfa46977d5d95ba84a81f7a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa42909f04dfa46977d5d95ba84a81f7a">USB_OTG_NPTXFD</a></div><div class="ttdeci">#define USB_OTG_NPTXFD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15944</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13967</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1">USB_OTG_GINTMSK_PXFRM_IISOOXFRM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15867</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_aecf297022669fda29294f6fe9818ebbd"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#aecf297022669fda29294f6fe9818ebbd">USB_OTG_GlobalTypeDef::GRSTCTL</a></div><div class="ttdeci">__IO uint32_t GRSTCTL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:917</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_gaddb00cd85fe48a524fad33c7fe63e038"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#gaddb00cd85fe48a524fad33c7fe63e038">__HAL_FLASH_INSTRUCTION_CACHE_ENABLE</a></div><div class="ttdeci">#define __HAL_FLASH_INSTRUCTION_CACHE_ENABLE()</div><div class="ttdoc">Enable the FLASH instruction cache.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:201</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga001d17d4511b40850fd7c338be250f08"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga001d17d4511b40850fd7c338be250f08">USB_OTG_HCINTMSK_STALLM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_STALLM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16419</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a21046dd4833b51c8e3f5c82ea134d03c"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a21046dd4833b51c8e3f5c82ea134d03c">TIM_HandleTypeDef::Init</a></div><div class="ttdeci">TIM_Base_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:341</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___private___constants_html_ga8223df020203a97af44e4b14e219d01e"><div class="ttname"><a href="group___f_l_a_s_h___private___constants.html#ga8223df020203a97af44e4b14e219d01e">OPTCR_BYTE0_ADDRESS</a></div><div class="ttdeci">#define OPTCR_BYTE0_ADDRESS</div><div class="ttdoc">OPTCR register byte 0 (Bits[7:0]) base address</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:365</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_gaf6af33b1c5d334b9fe7bb778c5b6442e"><div class="ttname"><a href="group___s_p_i___exported___macros.html#gaf6af33b1c5d334b9fe7bb778c5b6442e">__HAL_SPI_CLEAR_OVRFLAG</a></div><div class="ttdeci">#define __HAL_SPI_CLEAR_OVRFLAG(__HANDLE__)</div><div class="ttdoc">Clear the SPI OVR pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:429</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7329fbd5f4d78564704e80cbdcfb6a8f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7329fbd5f4d78564704e80cbdcfb6a8f">USB_OTG_DIEPMSK_TOM</a></div><div class="ttdeci">#define USB_OTG_DIEPMSK_TOM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15646</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___voltage___range_html_gad047be2bc7aa9be946b5b0c6b3062ef3"><div class="ttname"><a href="group___f_l_a_s_h_ex___voltage___range.html#gad047be2bc7aa9be946b5b0c6b3062ef3">FLASH_VOLTAGE_RANGE_2</a></div><div class="ttdeci">#define FLASH_VOLTAGE_RANGE_2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:154</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabd7c264becfe7a116ae20933173b1e5b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabd7c264becfe7a116ae20933173b1e5b">USB_OTG_GINTSTS_RXFLVL</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_RXFLVL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15748</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13748</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9aa7bb17de01b147c98b6c23e4f146cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9aa7bb17de01b147c98b6c23e4f146cd">USB_OTG_DSTS_FNSOF_Msk</a></div><div class="ttdeci">#define USB_OTG_DSTS_FNSOF_Msk</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15515</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7cc28354cac4479286e02df84b82eaa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7cc28354cac4479286e02df84b82eaa">USB_OTG_GRXSTSP_BCNT</a></div><div class="ttdeci">#define USB_OTG_GRXSTSP_BCNT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15912</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ABORT_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:131</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_a5a08cf07668e90bc708f8cccf709f2b4"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#a5a08cf07668e90bc708f8cccf709f2b4">TIM_BreakDeadTimeConfigTypeDef::DeadTime</a></div><div class="ttdeci">uint32_t DeadTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:275</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6">HAL_TIM_ACTIVE_CHANNEL_4</a></div><div class="ttdeci">@ HAL_TIM_ACTIVE_CHANNEL_4</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:327</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a3db685adbdc6f7bfc7ad0191ba5ab277"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a3db685adbdc6f7bfc7ad0191ba5ab277">SPI_InitTypeDef::TIMode</a></div><div class="ttdeci">uint32_t TIMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:76</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html">TIM_ClockConfigTypeDef</a></div><div class="ttdoc">Clock Configuration Handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:198</div></div>
<div class="ttc" id="astruct_e_x_t_i___config_type_def_html_ac9316e39886afa2fee1ff41a6e34c379"><div class="ttname"><a href="struct_e_x_t_i___config_type_def.html#ac9316e39886afa2fee1ff41a6e34c379">EXTI_ConfigTypeDef::GPIOSel</a></div><div class="ttdeci">uint32_t GPIOSel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_exti.h:69</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a98999b0cd6e4c94f05b61b2554ee0371"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a98999b0cd6e4c94f05b61b2554ee0371">SPI_InitTypeDef::DataSize</a></div><div class="ttdeci">uint32_t DataSize</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:54</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_a2a1604bd7f46bd571a2507c5f873474f"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#a2a1604bd7f46bd571a2507c5f873474f">TIM_BreakDeadTimeConfigTypeDef::BreakState</a></div><div class="ttdeci">uint32_t BreakState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:277</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13498</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga64d9ad7356460a81cfb01e4a39d9fe14"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64d9ad7356460a81cfb01e4a39d9fe14">USB_OTG_GINTSTS_IISOIXFR</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_IISOIXFR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15784</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1da114e666b61f09cf25f50cdaa7f81f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a></div><div class="ttdeci">#define TIM_CCER_CC3E</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13874</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a123c5063e6a3b1901b2fbe5f88c53a7e"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">__SPI_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:134</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a4925ca3ceb52340daddc92817dc304d9"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9">DMA_InitTypeDef::PeriphInc</a></div><div class="ttdeci">uint32_t PeriphInc</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:57</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_gad94db5b43a234c8dd3dde8fcf0e4cedd"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#gad94db5b43a234c8dd3dde8fcf0e4cedd">__HAL_FLASH_DATA_CACHE_ENABLE</a></div><div class="ttdeci">#define __HAL_FLASH_DATA_CACHE_ENABLE()</div><div class="ttdoc">Enable the FLASH data cache.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:213</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga206f24e6bee4600515b9b6b1ec79365b"><div class="ttname"><a href="group___d_m_a.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a></div><div class="ttdeci">#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Check whether the specified DMA Stream interrupt is enabled or disabled.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:606</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:862</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94"><div class="ttname"><a href="group___t_i_m___exported___types.html#gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94">HAL_TIM_CHANNEL_STATE_RESET</a></div><div class="ttdeci">@ HAL_TIM_CHANNEL_STATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:304</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac92d0ccd406f33733199edbee13eeb7b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac92d0ccd406f33733199edbee13eeb7b">USB_OTG_GRSTCTL_TXFFLSH</a></div><div class="ttdeci">#define USB_OTG_GRSTCTL_TXFFLSH</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15619</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7f9bc41700717fd93548e0e95b6072ed"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a></div><div class="ttdeci">#define USART_CR2_LBDL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14118</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8875f7311dfde66125b78dd715fd2d7c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8875f7311dfde66125b78dd715fd2d7c">USB_OTG_DOEPCTL_EPENA</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_EPENA</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16531</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_abd0aeec20298a55d89a440320e35634f"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#abd0aeec20298a55d89a440320e35634f">__UART_HandleTypeDef::hdmarx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmarx</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:171</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20965e6de30c19d8b0f355f62680c180"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20965e6de30c19d8b0f355f62680c180">USB_OTG_HPRT_PPWR</a></div><div class="ttdeci">#define USB_OTG_HPRT_PPWR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16136</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___interrupt__definition_html_gaea20e80e1806d58a7544cfe8659e7f11"><div class="ttname"><a href="group___f_l_a_s_h___interrupt__definition.html#gaea20e80e1806d58a7544cfe8659e7f11">FLASH_IT_EOP</a></div><div class="ttdeci">#define FLASH_IT_EOP</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:132</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:849</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gab1dc1e6b438daacfe38a312a90221330"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gab1dc1e6b438daacfe38a312a90221330">HAL_Delay</a></div><div class="ttdeci">void HAL_Delay(uint32_t Delay)</div><div class="ttdoc">This function provides minimum delay (in milliseconds) based on variable incremented.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:389</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4a34f9231d040d752a034db85e3eb7f782"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a34f9231d040d752a034db85e3eb7f782">HAL_SPI_STATE_ABORT</a></div><div class="ttdeci">@ HAL_SPI_STATE_ABORT</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:98</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5741bb0728c8ccf320ef609699c3425a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5741bb0728c8ccf320ef609699c3425a">USB_OTG_HPRT_PRST</a></div><div class="ttdeci">#define USB_OTG_HPRT_PRST</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16127</div></div>
<div class="ttc" id="agroup___d_m_a__mode_html_ga04941acfbbdefc53e1e08133cffa3b8a"><div class="ttname"><a href="group___d_m_a__mode.html#ga04941acfbbdefc53e1e08133cffa3b8a">DMA_NORMAL</a></div><div class="ttdeci">#define DMA_NORMAL</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:280</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a2b671a94c63a612f81e0e9de8152d01c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:576</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10631</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_gafd0dc57b56941f8b8250d66e289542db"><div class="ttname"><a href="group___t_i_m___flag__definition.html#gafd0dc57b56941f8b8250d66e289542db">TIM_FLAG_CC4</a></div><div class="ttdeci">#define TIM_FLAG_CC4</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:724</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:49</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a6b5ab0619ea07655a7f3bc92f78fafaa"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a6b5ab0619ea07655a7f3bc92f78fafaa">__UART_HandleTypeDef::Init</a></div><div class="ttdeci">UART_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:153</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:860</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a></div><div class="ttdeci">@ HAL_DMA_FULL_TRANSFER</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:117</div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___includes_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition:</b> system_stm32f4xx.c:51</div></div>
<div class="ttc" id="agroup___t_i_m___slave___mode_html_ga12f8f7b4a16b438f54cf811f0bb0a8a4"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga12f8f7b4a16b438f54cf811f0bb0a8a4">TIM_SLAVEMODE_TRIGGER</a></div><div class="ttdeci">#define TIM_SLAVEMODE_TRIGGER</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:893</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga23f683a1252ccaf625cae1a978989b2c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a></div><div class="ttdeci">#define SPI_CR2_TXEIE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13021</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_a811ab6cfce79a2aadab7fc040413c037"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#a811ab6cfce79a2aadab7fc040413c037">TIM_BreakDeadTimeConfigTypeDef::AutomaticOutput</a></div><div class="ttdeci">uint32_t AutomaticOutput</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:283</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga9882442c5f8f0170917934bbee1cc92d"><div class="ttname"><a href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_TE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:186</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga1b4b6bb5771cb0070af660d169d4ef09"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga1b4b6bb5771cb0070af660d169d4ef09">IS_SPI_CRC_POLYNOMIAL</a></div><div class="ttdeci">#define IS_SPI_CRC_POLYNOMIAL(__POLYNOMIAL__)</div><div class="ttdoc">Checks if SPI polynomial value to be used for the CRC calculation, is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:628</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_gac5f4c56e944bda8ba0c23b97275020ba"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#gac5f4c56e944bda8ba0c23b97275020ba">TIM_DMA_COM</a></div><div class="ttdeci">#define TIM_DMA_COM</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:702</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13518</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:856</div></div>
<div class="ttc" id="agroup___u_a_r_t___r_e_c_e_p_t_i_o_n___t_y_p_e___values_html_ga0b12e95686ebebc1d6c8c77331e5bac6"><div class="ttname"><a href="group___u_a_r_t___r_e_c_e_p_t_i_o_n___t_y_p_e___values.html#ga0b12e95686ebebc1d6c8c77331e5bac6">HAL_UART_RECEPTION_TOIDLE</a></div><div class="ttdeci">#define HAL_UART_RECEPTION_TOIDLE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:388</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_gae5ba5672fe8cb7c1686c7f2cc211b128"><div class="ttname"><a href="group___p_w_r___exported___macro.html#gae5ba5672fe8cb7c1686c7f2cc211b128">__HAL_PWR_PVD_EXTI_ENABLE_EVENT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT()</div><div class="ttdoc">Enable event on PVD Exti Line 16.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:197</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga28a1323b2eeb0a408c1cfdbfa0db5ead"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga28a1323b2eeb0a408c1cfdbfa0db5ead">HAL_DBGMCU_EnableDBGStandbyMode</a></div><div class="ttdeci">void HAL_DBGMCU_EnableDBGStandbyMode(void)</div><div class="ttdoc">Enable the Debug Module during STANDBY mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:504</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a0ffc93ec511ed9cf1663f6939bd3e839"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">DMA_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:69</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a63b4d166f4ab5024db6b493a7ab7b640"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a63b4d166f4ab5024db6b493a7ab7b640">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:357</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a549b7149fc7cec7fa1235aa040b9d498"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a549b7149fc7cec7fa1235aa040b9d498">FLASH_OBProgramInitTypeDef::WRPSector</a></div><div class="ttdeci">uint32_t WRPSector</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:75</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_aef9e224ccafea4bfdd64193ea84feaf3"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#aef9e224ccafea4bfdd64193ea84feaf3">TIM_SlaveConfigTypeDef::TriggerFilter</a></div><div class="ttdeci">uint32_t TriggerFilter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:257</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5497667d259391162884390afd456f62"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5497667d259391162884390afd456f62">USB_OTG_DIEPTSIZ_XFRSIZ</a></div><div class="ttdeci">#define USB_OTG_DIEPTSIZ_XFRSIZ</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16446</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab4474d725d50cc4c62e1e684d87384de"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab4474d725d50cc4c62e1e684d87384de">RCC_PLLSAICFGR_PLLSAIR_1</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIR_1</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:11576</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___code_html_gad447a37701acd199dcb653ce32917970"><div class="ttname"><a href="group___u_a_r_t___error___code.html#gad447a37701acd199dcb653ce32917970">HAL_UART_ERROR_PE</a></div><div class="ttdeci">#define HAL_UART_ERROR_PE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:244</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13576</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3bf610cf77c3c6c936ce7c4f85992e6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2FE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13722</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_ab94410c1333b512e271b1c135fe50916"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#ab94410c1333b512e271b1c135fe50916">SPI_InitTypeDef::Direction</a></div><div class="ttdeci">uint32_t Direction</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:51</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76392a4d63674cd0db0a55762458f16c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a></div><div class="ttdeci">#define TIM_CCER_CC2E</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13862</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gac3fa17aa85e357e3f1af56ad110d2e97"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gac3fa17aa85e357e3f1af56ad110d2e97">HAL_ResumeTick</a></div><div class="ttdeci">void HAL_ResumeTick(void)</div><div class="ttdoc">Resume Tick increment.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:431</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___private___constants_html_gab0cdb1b585010a65ca09ecf67055fb94"><div class="ttname"><a href="group___f_l_a_s_h___private___constants.html#gab0cdb1b585010a65ca09ecf67055fb94">OPTCR_BYTE3_ADDRESS</a></div><div class="ttdeci">#define OPTCR_BYTE3_ADDRESS</div><div class="ttdoc">OPTCR register byte 3 (Bits[31:24]) base address</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:377</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga85a628f9094f55c620b2846635803781"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga85a628f9094f55c620b2846635803781">USB_OTG_HPTXFSIZ_PTXFD</a></div><div class="ttdeci">#define USB_OTG_HPTXFSIZ_PTXFD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16193</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7afb2b0396964430aeb1c7650012fe6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7afb2b0396964430aeb1c7650012fe6">USB_OTG_GINTMSK_USBSUSPM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_USBSUSPM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15840</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59c516cad11a310e8c5b560b00220d45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59c516cad11a310e8c5b560b00220d45">PWR_CR_MRUDS</a></div><div class="ttdeci">#define PWR_CR_MRUDS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10444</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7037fb804f6e2a4a3e0c08bd3e345f18"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7037fb804f6e2a4a3e0c08bd3e345f18">USB_OTG_HCTSIZ_DPID</a></div><div class="ttdeci">#define USB_OTG_HCTSIZ_DPID</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16465</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13859</div></div>
<div class="ttc" id="agroup___t_i_m___slave___mode_html_ga4501317fcd7649e5ff46db6fe69938e0"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga4501317fcd7649e5ff46db6fe69938e0">TIM_SLAVEMODE_GATED</a></div><div class="ttdeci">#define TIM_SLAVEMODE_GATED</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:892</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga75b70d07448c3037234bc2abb8e3d884"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a></div><div class="ttdeci">#define SYSCFG_EXTICR1_EXTI0</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13164</div></div>
<div class="ttc" id="agroup___r_c_c___get___clock__source_html_gac99c2453d9e77c8b457acc0210e754c2"><div class="ttname"><a href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SYSCLK_SOURCE()</div><div class="ttdoc">Macro to get the clock source used as system clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:1084</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_ab67c1158c04450d19ad483dcd2192e43"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ab67c1158c04450d19ad483dcd2192e43">GPIO_TypeDef::AFR</a></div><div class="ttdeci">__IO uint32_t AFR[2]</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:584</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13474</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga7432f31f9972e1c0a398a3f20587d118"><div class="ttname"><a href="group___d_m_a___error___code.html#ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NOT_SUPPORTED</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:192</div></div>
<div class="ttc" id="agroup___r_c_c___get___clock__source_html_ga3ea1390f8124e2b3b8d53e95541d6e53"><div class="ttname"><a href="group___r_c_c___get___clock__source.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_PLL_OSCSOURCE()</div><div class="ttdoc">Macro to get the oscillator used as PLL clock source.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:1092</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13559</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1138fd4386ac29900b5c46ec7754b4ff"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1138fd4386ac29900b5c46ec7754b4ff">USB_OTG_GINTMSK_OTGINT</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_OTGINT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15819</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_affb82025da5b8d4a06e61f1690460f4d"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#affb82025da5b8d4a06e61f1690460f4d">TIM_Base_InitTypeDef::Prescaler</a></div><div class="ttdeci">uint32_t Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:48</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafad0b734f8f4511d7839385a01f105b6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafad0b734f8f4511d7839385a01f105b6">USB_OTG_GUSBCFG_ULPIEVBUSD</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_ULPIEVBUSD</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15578</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:879</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a48aef59cfd7bf0262b1ad993fef2fc7b"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a48aef59cfd7bf0262b1ad993fef2fc7b">SPI_InitTypeDef::CRCPolynomial</a></div><div class="ttdeci">uint32_t CRCPolynomial</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:82</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1122</div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___includes_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> system_stm32f4xx.c:55</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a49183e0be5cf522de0fa1968df0bf0d7"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:60</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gafb98656644a14342e467505f69a997c9"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</a></div><div class="ttdeci">#define SCB_SCR_SEVONPEND_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:487</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2c67e2279804a83ef24438267d9d4a6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10626</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a123c5063e6a3b1901b2fbe5f88c53a7e"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a123c5063e6a3b1901b2fbe5f88c53a7e">__DMA_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:162</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3">HAL_TIM_STATE_READY</a></div><div class="ttdeci">@ HAL_TIM_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:293</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_aaad609733f3fd8146c8745e953a91b2a"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#aaad609733f3fd8146c8745e953a91b2a">UART_InitTypeDef::BaudRate</a></div><div class="ttdeci">uint32_t BaudRate</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:48</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab0c1ac0fa6a6a1b95d1dfc2b90383a39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0c1ac0fa6a6a1b95d1dfc2b90383a39">USB_OTG_GINTSTS_MMIS</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_MMIS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15739</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9d4c753f09cbffdbe5c55008f0e8b180"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:858</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_ab64eaec6065c8729c961721901f6a8d7"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#ab64eaec6065c8729c961721901f6a8d7">TIM_Encoder_InitTypeDef::IC2Filter</a></div><div class="ttdeci">uint32_t IC2Filter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:191</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:831</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a177e485feed1a56dbb578aa11f758c79"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a177e485feed1a56dbb578aa11f758c79">TIM_ClearInputConfigTypeDef::ClearInputPrescaler</a></div><div class="ttdeci">uint32_t ClearInputPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:221</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a6eefd74b3acdc3c1a88b833fcf5e8d81"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a6eefd74b3acdc3c1a88b833fcf5e8d81">USB_OTG_GlobalTypeDef::CID</a></div><div class="ttdeci">__IO uint32_t CID</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:927</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13955</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13964</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac71129810fab0b46d91161a39e3f8d01"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a></div><div class="ttdeci">#define USART_CR3_HDSEL</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14157</div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___variables_html_ga6e1d9cd666f0eacbfde31e9932a93466"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a></div><div class="ttdeci">const uint8_t AHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> system_stm32f4xx.c:138</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab9087f2f31dd5edf59de6a59ae4e67ae"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:867</div></div>
<div class="ttc" id="agroup___d_m_a___data__transfer__direction_html_ga9e76fc559a2d5c766c969e6e921b1ee9"><div class="ttname"><a href="group___d_m_a___data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</a></div><div class="ttdeci">#define DMA_MEMORY_TO_PERIPH</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:228</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1523</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76229b05ac37a5a688e6ba45851a29f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a></div><div class="ttdeci">#define USART_SR_TC</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14041</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_gad8c96337acf40356d82570cc4851ce2d"><div class="ttname"><a href="group___t_i_m___clock___source.html#gad8c96337acf40356d82570cc4851ce2d">TIM_CLOCKSOURCE_TI1ED</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_TI1ED</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:754</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a781c7dae9dec8b6c974b1bdf591b77e7"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7">TIM_OnePulse_InitTypeDef::OCPolarity</a></div><div class="ttdeci">uint32_t OCPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:119</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9eb6fd3f820bd12e0b5a981de1894804"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a></div><div class="ttdeci">#define USART_SR_FE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14026</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___type___program_html_ga2b607dfc2efd463a8530e327bc755582"><div class="ttname"><a href="group___f_l_a_s_h___type___program.html#ga2b607dfc2efd463a8530e327bc755582">FLASH_TYPEPROGRAM_HALFWORD</a></div><div class="ttdeci">#define FLASH_TYPEPROGRAM_HALFWORD</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:103</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf18705567de7ab52a62e5ef3ba27418b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a></div><div class="ttdeci">#define SPI_CR2_ERRIE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13015</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52095cae524adb237339bfee92e8168a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a></div><div class="ttdeci">#define TIM_CCMR2_OC3M</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13784</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga1dce7f1bc32a258f2964cb7c05f413a6"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga1dce7f1bc32a258f2964cb7c05f413a6">TIM_IT_CC4</a></div><div class="ttdeci">#define TIM_IT_CC4</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:677</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa0c99e2bb265b3d58a91aca7a93f7836"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a></div><div class="ttdeci">#define USART_SR_RXNE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14038</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3f494b9881e7b97bb2d79f7ad4e79937"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a></div><div class="ttdeci">#define TIM_CCER_CC1E</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13850</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_ga38d3514d54bcdb0ea8ac8bd91c5832b5"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#ga38d3514d54bcdb0ea8ac8bd91c5832b5">TIM_TS_TI1FP1</a></div><div class="ttdeci">#define TIM_TS_TI1FP1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:922</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7d61ab5a4e2beaa3f591c56bd15a27b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a></div><div class="ttdeci">#define USART_CR1_RWU</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14071</div></div>
<div class="ttc" id="astm32f4xx__hal__msp_8c_html_a8194c593b1db635b225c4b6294f31e47"><div class="ttname"><a href="stm32f4xx__hal__msp_8c.html#a8194c593b1db635b225c4b6294f31e47">HAL_PCD_MspDeInit</a></div><div class="ttdeci">void HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd)</div><div class="ttdoc">PCD MSP De-Initialization This function freeze the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_msp.c:380</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ace450027b4b33f921dd8edd3425a717c"><div class="ttname"><a href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:834</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___private___constants_html_ga3c08568a9b3a9d213a70eff8e87117ac"><div class="ttname"><a href="group___f_l_a_s_h___private___constants.html#ga3c08568a9b3a9d213a70eff8e87117ac">OPTCR_BYTE1_ADDRESS</a></div><div class="ttdeci">#define OPTCR_BYTE1_ADDRESS</div><div class="ttdoc">OPTCR register byte 1 (Bits[15:8]) base address</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:369</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2966f09bafa5de7b1ee2bbddfc2628fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2966f09bafa5de7b1ee2bbddfc2628fc">USB_OTG_GINTSTS_BOUTNAKEFF</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_BOUTNAKEFF</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15757</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___type___erase_html_ga9bc03534e69c625e1b4f0f05c3852243"><div class="ttname"><a href="group___f_l_a_s_h_ex___type___erase.html#ga9bc03534e69c625e1b4f0f05c3852243">FLASH_TYPEERASE_MASSERASE</a></div><div class="ttdeci">#define FLASH_TYPEERASE_MASSERASE</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:145</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_ga6abf64f916992585899369166db3f266"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#ga6abf64f916992585899369166db3f266">FLASH_FLAG_WRPERR</a></div><div class="ttdeci">#define FLASH_FLAG_WRPERR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash.h:116</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a198c30da19a1529e1665bec6dc455815"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a198c30da19a1529e1665bec6dc455815">__UART_HandleTypeDef::RxState</a></div><div class="ttdeci">__IO HAL_UART_StateTypeDef RxState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:179</div></div>
<div class="ttc" id="astruct_p_w_r___p_v_d_type_def_html_a0ffc93ec511ed9cf1663f6939bd3e839"><div class="ttname"><a href="struct_p_w_r___p_v_d_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">PWR_PVDTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_pwr.h:51</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10664</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7ef887fec0170857c82ad7a142cce98"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7ef887fec0170857c82ad7a142cce98">USB_OTG_GINTSTS_DISCINT</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_DISCINT</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15805</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7d4c37fbbcced7f2a0421e6ffd103ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a></div><div class="ttdeci">#define SPI_CR2_RXNEIE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13018</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a9740c535f073c87bb06668385ce96002"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a9740c535f073c87bb06668385ce96002">SPI_InitTypeDef::FirstBit</a></div><div class="ttdeci">uint32_t FirstBit</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:73</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_gad90fbca297153ca9c0112a67ea2c6cb3"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#gad90fbca297153ca9c0112a67ea2c6cb3">TIM_TS_ITR1</a></div><div class="ttdeci">#define TIM_TS_ITR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:918</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_abd0aeec20298a55d89a440320e35634f"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#abd0aeec20298a55d89a440320e35634f">__SPI_HandleTypeDef::hdmarx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmarx</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:128</div></div>
<div class="ttc" id="agroup___u_a_r_t___r_e_c_e_p_t_i_o_n___t_y_p_e___values_html_gae25ccd542b3d0e6180e38871da6070d2"><div class="ttname"><a href="group___u_a_r_t___r_e_c_e_p_t_i_o_n___t_y_p_e___values.html#gae25ccd542b3d0e6180e38871da6070d2">HAL_UART_RECEPTION_STANDARD</a></div><div class="ttdeci">#define HAL_UART_RECEPTION_STANDARD</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:387</div></div>
<div class="ttc" id="agroup___t_i_m___output___compare__and___p_w_m__modes_html_ga88ce4251743c2c07e19fdd5a0a310580"><div class="ttname"><a href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga88ce4251743c2c07e19fdd5a0a310580">TIM_OCMODE_PWM2</a></div><div class="ttdeci">#define TIM_OCMODE_PWM2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:907</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9cc396ddf6cd0c0781acec4e278aa815"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9cc396ddf6cd0c0781acec4e278aa815">USB_OTG_DIEPCTL_EPDIS</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_EPDIS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16239</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_a0511632174dfb4c07e218a857e6a6406"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#a0511632174dfb4c07e218a857e6a6406">FLASH_EraseInitTypeDef::NbSectors</a></div><div class="ttdeci">uint32_t NbSectors</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:56</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_ga7950cf616702dd38d8f1ab5091efc012"><div class="ttname"><a href="group___t_i_m___clock___source.html#ga7950cf616702dd38d8f1ab5091efc012">TIM_CLOCKSOURCE_TI2</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_TI2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:756</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_afe3adac32f5411b1a744c030f398aa5e"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#afe3adac32f5411b1a744c030f398aa5e">DMA_InitTypeDef::MemDataAlignment</a></div><div class="ttdeci">uint32_t MemDataAlignment</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_dma.h:66</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_aef85efc005db9a8e37d95644e92e9032"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#aef85efc005db9a8e37d95644e92e9032">USB_OTG_GlobalTypeDef::GCCFG</a></div><div class="ttdeci">__IO uint32_t GCCFG</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:926</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac88be3484245af8c1b271ae5c1b97a14"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a></div><div class="ttdeci">#define USART_SR_PE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14023</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a80907b65d6f9541bc0dee444d16bc45b"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a80907b65d6f9541bc0dee444d16bc45b">__UART_HandleTypeDef::TxXferSize</a></div><div class="ttdeci">uint16_t TxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:157</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:864</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaf031bcc71ebad9b7edf405547efd762b"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaf031bcc71ebad9b7edf405547efd762b">HAL_DBGMCU_EnableDBGSleepMode</a></div><div class="ttdeci">void HAL_DBGMCU_EnableDBGSleepMode(void)</div><div class="ttdoc">Enable the Debug Module during SLEEP mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal.c:468</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html">GPIO_InitTypeDef</a></div><div class="ttdoc">GPIO Init structure definition</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_gpio.h:46</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html">FLASH_EraseInitTypeDef</a></div><div class="ttdoc">FLASH Erase structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:45</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a57eac61d1d06cad73bdd26dabe961753"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a57eac61d1d06cad73bdd26dabe961753">TIM_HandleTypeDef::Channel</a></div><div class="ttdeci">HAL_TIM_ActiveChannel Channel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:342</div></div>
<div class="ttc" id="astruct_t_i_m___master_config_type_def_html_aa17903ecbee15ce7a6d51de5e9602d3f"><div class="ttname"><a href="struct_t_i_m___master_config_type_def.html#aa17903ecbee15ce7a6d51de5e9602d3f">TIM_MasterConfigTypeDef::MasterSlaveMode</a></div><div class="ttdeci">uint32_t MasterSlaveMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:235</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ga9b87df539778a60ea940a9d5ba793f7c"><div class="ttname"><a href="group___t_i_m___exported___types.html#ga9b87df539778a60ea940a9d5ba793f7c">HAL_TIM_DMABurstStateTypeDef</a></div><div class="ttdeci">HAL_TIM_DMABurstStateTypeDef</div><div class="ttdoc">DMA Burst States definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:312</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13515</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga02267a938ab4722c5013fffa447cf5a6"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga02267a938ab4722c5013fffa447cf5a6">TIM_IT_CC1</a></div><div class="ttdeci">#define TIM_IT_CC1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:674</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_adb1ffaed93a1680042e24b5442b90af4"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4">RCC_PLLInitTypeDef::PLLM</a></div><div class="ttdeci">uint32_t PLLM</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:53</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a80907b65d6f9541bc0dee444d16bc45b"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a80907b65d6f9541bc0dee444d16bc45b">__SPI_HandleTypeDef::TxXferSize</a></div><div class="ttdeci">uint16_t TxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:112</div></div>
<div class="ttc" id="a_a_p_i__spi_8h_html_aee1563ded26b0491400b3ed720011879"><div class="ttname"><a href="_a_p_i__spi_8h.html#aee1563ded26b0491400b3ed720011879">num</a></div><div class="ttdeci">#define num</div><div class="ttdoc">Número de módulos de matriz de puntos en uso .</div><div class="ttdef"><b>Definition:</b> API_spi.h:25</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaab4f296d0022b4b10dc0976eb22052f9"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaab4f296d0022b4b10dc0976eb22052f9">__SEV</a></div><div class="ttdeci">#define __SEV</div><div class="ttdoc">Send Event.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:409</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga478373e0aea76bfad1c9d8e93c33a2f8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga478373e0aea76bfad1c9d8e93c33a2f8">USB_OTG_GINTSTS_SOF</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_SOF</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15745</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac73c24d43953c7598e42acdd4c4e7435"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a></div><div class="ttdeci">#define PWR_CR_PLS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10395</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac1c7718e2c1a57985f79776683bb5464"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac1c7718e2c1a57985f79776683bb5464">PWR_CR_LPUDS</a></div><div class="ttdeci">#define PWR_CR_LPUDS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:10443</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_ab3bb33f461bb409576e1c899c962e0b0"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:47</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13712</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___bytes___read___protection_html_ga2262afca565429ce2808d835c49e5ee6"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga2262afca565429ce2808d835c49e5ee6">OB_RDP_LEVEL_2</a></div><div class="ttdeci">#define OB_RDP_LEVEL_2</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_flash_ex.h:186</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a0ffc93ec511ed9cf1663f6939bd3e839"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a0ffc93ec511ed9cf1663f6939bd3e839">SPI_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_spi.h:48</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabc46d2c0e7f2525ad2d1dcb41c5e3814"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabc46d2c0e7f2525ad2d1dcb41c5e3814">USB_OTG_HPRT_POCCHNG</a></div><div class="ttdeci">#define USB_OTG_HPRT_POCCHNG</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:16118</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_a9ac85dcd5135063196b8954d9b779aa7"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#a9ac85dcd5135063196b8954d9b779aa7">TIM_BreakDeadTimeConfigTypeDef::BreakPolarity</a></div><div class="ttdeci">uint32_t BreakPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:279</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade7f090b04fd78b755b43357ecaa9622"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a></div><div class="ttdeci">#define USART_CR1_TE</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:14077</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___code_html_gac1d608ae3499a449cd6cd102e7f86605"><div class="ttname"><a href="group___u_a_r_t___error___code.html#gac1d608ae3499a449cd6cd102e7f86605">HAL_UART_ERROR_DMA</a></div><div class="ttdeci">#define HAL_UART_ERROR_DMA</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_uart.h:248</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_ga0a8708d4dab5cbd557a76efb362e13c0"><div class="ttname"><a href="group___t_i_m___clock___source.html#ga0a8708d4dab5cbd557a76efb362e13c0">TIM_CLOCKSOURCE_TI1</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_TI1</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:755</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13501</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga387de559d8b16b16f3934fddd2aa969f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a></div><div class="ttdeci">#define TIM_CCER_CC2NP</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:13871</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a505c6af38c507dfe84028d6194e08e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a505c6af38c507dfe84028d6194e08e">USB_OTG_GINTMSK_IISOIXFRM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_IISOIXFRM</div><div class="ttdef"><b>Definition:</b> stm32f429xx.h:15864</div></div>
<div class="ttc" id="agroup___t_i_m___slave___mode_html_ga9f28e350c0560dc550f5c0d2f8b39ba7"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga9f28e350c0560dc550f5c0d2f8b39ba7">TIM_SLAVEMODE_RESET</a></div><div class="ttdeci">#define TIM_SLAVEMODE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_tim.h:891</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___configuration_html_ga6b2b48f429e347c1c9c469122c64798b"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_LSE_CONFIG(__STATE__)</div><div class="ttdoc">Macro to configure the External Low Speed oscillator (LSE).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:936</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c6310732a22f63c0c2fc5595561e68f1.html">Core</a></li><li class="navelem"><a class="el" href="dir_e2489e887f17afa3cbc07a4ec152cdd2.html">Inc</a></li><li class="navelem"><a class="el" href="main_8h.html">main.h</a></li>
    <li class="footer">Generado por
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
