Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\William\Documents\ECE385\FinalProject\nios_system.qsys --block-symbol-file --output-directory=C:\Users\William\Documents\ECE385\FinalProject\nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading FinalProject/nios_system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 16.1]
Progress: Parameterizing module altpll_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 16.1]
Progress: Parameterizing module key
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 16.1]
Progress: Parameterizing module sdram_pll
Progress: Adding switch [altera_avalon_pio 16.1]
Progress: Parameterizing module switch
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding video_bayer_resampler_0 [altera_up_avalon_video_bayer_resampler 16.1]
Progress: Parameterizing module video_bayer_resampler_0
Progress: Adding video_decoder_0 [altera_up_avalon_video_decoder 16.1]
Progress: Parameterizing module video_decoder_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 16.1]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 16.1]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 16.1]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_system.video_bayer_resampler_0: Change in Resolution: 1280 x 1024 -> 640 x 512
Info: nios_system.video_decoder_0: Video In Stream: Format: 1280 x 1024 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)
Info: nios_system.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.video_vga_controller_0: Video Output Stream: Format: 1280 x 1024 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Warning: nios_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.audio_and_video_config_0: audio_and_video_config_0.external_interface must be exported, or connected to a matching conduit.
Warning: nios_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: nios_system.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\William\Documents\ECE385\FinalProject\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\William\Documents\ECE385\FinalProject\nios_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading FinalProject/nios_system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 16.1]
Progress: Parameterizing module altpll_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 16.1]
Progress: Parameterizing module key
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 16.1]
Progress: Parameterizing module sdram_pll
Progress: Adding switch [altera_avalon_pio 16.1]
Progress: Parameterizing module switch
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding video_bayer_resampler_0 [altera_up_avalon_video_bayer_resampler 16.1]
Progress: Parameterizing module video_bayer_resampler_0
Progress: Adding video_decoder_0 [altera_up_avalon_video_decoder 16.1]
Progress: Parameterizing module video_decoder_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 16.1]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 16.1]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 16.1]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_system.video_bayer_resampler_0: Change in Resolution: 1280 x 1024 -> 640 x 512
Info: nios_system.video_decoder_0: Video In Stream: Format: 1280 x 1024 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)
Info: nios_system.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.video_vga_controller_0: Video Output Stream: Format: 1280 x 1024 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Warning: nios_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios_system.audio_and_video_config_0: audio_and_video_config_0.external_interface must be exported, or connected to a matching conduit.
Warning: nios_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: nios_system.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4
Info: altpll_0: "nios_system" instantiated altpll "altpll_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "nios_system" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0041_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0041_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key: Starting RTL generation for module 'nios_system_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_key --dir=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0042_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0042_key_gen//nios_system_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'nios_system_key'
Info: key: "nios_system" instantiated altera_avalon_pio "key"
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0043_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0043_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0044_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0044_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "nios_system" instantiated altpll "sdram_pll"
Info: switch: Starting RTL generation for module 'nios_system_switch'
Info: switch:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switch --dir=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0047_switch_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0047_switch_gen//nios_system_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'nios_system_switch'
Info: switch: "nios_system" instantiated altera_avalon_pio "switch"
Info: sysid_qsys_0: "nios_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: video_bayer_resampler_0: Starting Generation of Video Bayer Pattern Resampler
Info: video_bayer_resampler_0: "nios_system" instantiated altera_up_avalon_video_bayer_resampler "video_bayer_resampler_0"
Info: video_decoder_0: Starting Generation of Video In Decoder
Info: video_decoder_0: "nios_system" instantiated altera_up_avalon_video_decoder "video_decoder_0"
Info: video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer
Info: video_dual_clock_buffer_0: "nios_system" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer_0"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "nios_system" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "nios_system" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_nios2_qsys_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_qsys_0_cpu --dir=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0056_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/William/AppData/Local/Temp/alt7270_4837729159190754804.dir/0056_cpu_gen//nios_system_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.04.14 00:33:33 (*) Starting Nios II generation
Info: cpu: # 2017.04.14 00:33:33 (*)   Checking for plaintext license.
Info: cpu: # 2017.04.14 00:33:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2017.04.14 00:33:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.04.14 00:33:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.04.14 00:33:34 (*)   Plaintext license not found.
Info: cpu: # 2017.04.14 00:33:34 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.04.14 00:33:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.04.14 00:33:34 (*)   Creating all objects for CPU
Info: cpu: # 2017.04.14 00:33:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.04.14 00:33:36 (*)   Creating plain-text RTL
Info: cpu: # 2017.04.14 00:33:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_nios2_qsys_0_cpu'
Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/William/Documents/ECE385/FinalProject/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/William/Documents/ECE385/FinalProject/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/William/Documents/ECE385/FinalProject/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 40 modules, 74 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
