<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4825" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4825{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4825{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4825{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4825{left:82px;bottom:943px;letter-spacing:-0.16px;}
#t5_4825{left:139px;bottom:943px;letter-spacing:-0.17px;}
#t6_4825{left:190px;bottom:943px;letter-spacing:-0.16px;}
#t7_4825{left:434px;bottom:943px;letter-spacing:-0.13px;}
#t8_4825{left:528px;bottom:943px;letter-spacing:-0.12px;}
#t9_4825{left:528px;bottom:921px;letter-spacing:-0.13px;}
#ta_4825{left:82px;bottom:897px;letter-spacing:-0.17px;}
#tb_4825{left:139px;bottom:897px;letter-spacing:-0.17px;}
#tc_4825{left:190px;bottom:897px;letter-spacing:-0.15px;}
#td_4825{left:434px;bottom:897px;letter-spacing:-0.12px;}
#te_4825{left:528px;bottom:897px;letter-spacing:-0.12px;}
#tf_4825{left:528px;bottom:875px;letter-spacing:-0.13px;}
#tg_4825{left:82px;bottom:851px;letter-spacing:-0.15px;}
#th_4825{left:139px;bottom:851px;letter-spacing:-0.17px;}
#ti_4825{left:190px;bottom:851px;letter-spacing:-0.16px;}
#tj_4825{left:434px;bottom:851px;letter-spacing:-0.13px;}
#tk_4825{left:528px;bottom:851px;letter-spacing:-0.12px;}
#tl_4825{left:528px;bottom:830px;letter-spacing:-0.13px;}
#tm_4825{left:82px;bottom:805px;letter-spacing:-0.17px;}
#tn_4825{left:139px;bottom:805px;letter-spacing:-0.17px;}
#to_4825{left:190px;bottom:805px;letter-spacing:-0.15px;}
#tp_4825{left:434px;bottom:805px;letter-spacing:-0.12px;}
#tq_4825{left:528px;bottom:805px;letter-spacing:-0.12px;}
#tr_4825{left:528px;bottom:784px;letter-spacing:-0.13px;}
#ts_4825{left:82px;bottom:759px;letter-spacing:-0.17px;}
#tt_4825{left:139px;bottom:759px;letter-spacing:-0.17px;}
#tu_4825{left:190px;bottom:759px;letter-spacing:-0.15px;}
#tv_4825{left:434px;bottom:759px;letter-spacing:-0.12px;}
#tw_4825{left:528px;bottom:759px;letter-spacing:-0.12px;}
#tx_4825{left:528px;bottom:738px;letter-spacing:-0.13px;}
#ty_4825{left:82px;bottom:713px;letter-spacing:-0.17px;}
#tz_4825{left:139px;bottom:713px;letter-spacing:-0.16px;}
#t10_4825{left:190px;bottom:713px;letter-spacing:-0.14px;}
#t11_4825{left:434px;bottom:713px;letter-spacing:-0.13px;}
#t12_4825{left:528px;bottom:713px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_4825{left:82px;bottom:689px;letter-spacing:-0.17px;}
#t14_4825{left:139px;bottom:689px;letter-spacing:-0.16px;}
#t15_4825{left:190px;bottom:689px;letter-spacing:-0.13px;}
#t16_4825{left:434px;bottom:689px;letter-spacing:-0.13px;}
#t17_4825{left:528px;bottom:689px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t18_4825{left:528px;bottom:672px;letter-spacing:-0.11px;}
#t19_4825{left:82px;bottom:648px;letter-spacing:-0.17px;}
#t1a_4825{left:139px;bottom:648px;letter-spacing:-0.17px;}
#t1b_4825{left:190px;bottom:648px;letter-spacing:-0.15px;}
#t1c_4825{left:434px;bottom:648px;letter-spacing:-0.14px;}
#t1d_4825{left:528px;bottom:648px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1e_4825{left:82px;bottom:623px;letter-spacing:-0.16px;}
#t1f_4825{left:139px;bottom:623px;letter-spacing:-0.16px;}
#t1g_4825{left:190px;bottom:623px;letter-spacing:-0.13px;}
#t1h_4825{left:434px;bottom:623px;letter-spacing:-0.13px;}
#t1i_4825{left:528px;bottom:623px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1j_4825{left:82px;bottom:599px;letter-spacing:-0.16px;}
#t1k_4825{left:139px;bottom:599px;letter-spacing:-0.16px;}
#t1l_4825{left:190px;bottom:599px;letter-spacing:-0.14px;}
#t1m_4825{left:434px;bottom:599px;letter-spacing:-0.13px;}
#t1n_4825{left:528px;bottom:599px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1o_4825{left:190px;bottom:574px;letter-spacing:-0.11px;}
#t1p_4825{left:528px;bottom:574px;letter-spacing:-0.13px;}
#t1q_4825{left:190px;bottom:550px;letter-spacing:-0.14px;}
#t1r_4825{left:528px;bottom:550px;letter-spacing:-0.13px;}
#t1s_4825{left:190px;bottom:525px;letter-spacing:-0.13px;}
#t1t_4825{left:528px;bottom:525px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_4825{left:190px;bottom:501px;letter-spacing:-0.13px;}
#t1v_4825{left:528px;bottom:501px;letter-spacing:-0.12px;}
#t1w_4825{left:190px;bottom:477px;letter-spacing:-0.13px;}
#t1x_4825{left:528px;bottom:477px;letter-spacing:-0.12px;}
#t1y_4825{left:190px;bottom:452px;letter-spacing:-0.21px;}
#t1z_4825{left:528px;bottom:452px;letter-spacing:-0.12px;}
#t20_4825{left:190px;bottom:428px;letter-spacing:-0.14px;}
#t21_4825{left:528px;bottom:428px;letter-spacing:-0.14px;}
#t22_4825{left:82px;bottom:403px;letter-spacing:-0.17px;}
#t23_4825{left:139px;bottom:403px;letter-spacing:-0.17px;}
#t24_4825{left:190px;bottom:403px;letter-spacing:-0.15px;}
#t25_4825{left:434px;bottom:403px;letter-spacing:-0.13px;}
#t26_4825{left:528px;bottom:403px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t27_4825{left:82px;bottom:379px;letter-spacing:-0.17px;}
#t28_4825{left:139px;bottom:379px;letter-spacing:-0.15px;}
#t29_4825{left:190px;bottom:379px;letter-spacing:-0.15px;}
#t2a_4825{left:434px;bottom:379px;letter-spacing:-0.14px;}
#t2b_4825{left:528px;bottom:379px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2c_4825{left:82px;bottom:354px;letter-spacing:-0.17px;}
#t2d_4825{left:139px;bottom:354px;letter-spacing:-0.15px;}
#t2e_4825{left:190px;bottom:354px;letter-spacing:-0.14px;}
#t2f_4825{left:434px;bottom:354px;letter-spacing:-0.14px;}
#t2g_4825{left:528px;bottom:354px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2h_4825{left:82px;bottom:330px;letter-spacing:-0.17px;}
#t2i_4825{left:139px;bottom:330px;letter-spacing:-0.16px;}
#t2j_4825{left:190px;bottom:330px;letter-spacing:-0.15px;}
#t2k_4825{left:434px;bottom:330px;letter-spacing:-0.14px;}
#t2l_4825{left:528px;bottom:330px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2m_4825{left:82px;bottom:305px;letter-spacing:-0.16px;}
#t2n_4825{left:139px;bottom:305px;letter-spacing:-0.16px;}
#t2o_4825{left:190px;bottom:305px;letter-spacing:-0.14px;}
#t2p_4825{left:434px;bottom:305px;letter-spacing:-0.13px;}
#t2q_4825{left:528px;bottom:305px;letter-spacing:-0.11px;}
#t2r_4825{left:528px;bottom:289px;letter-spacing:-0.11px;}
#t2s_4825{left:82px;bottom:264px;letter-spacing:-0.18px;}
#t2t_4825{left:139px;bottom:264px;letter-spacing:-0.17px;}
#t2u_4825{left:190px;bottom:264px;letter-spacing:-0.15px;}
#t2v_4825{left:434px;bottom:264px;letter-spacing:-0.13px;}
#t2w_4825{left:528px;bottom:264px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2x_4825{left:82px;bottom:240px;letter-spacing:-0.16px;}
#t2y_4825{left:139px;bottom:240px;letter-spacing:-0.16px;}
#t2z_4825{left:190px;bottom:240px;letter-spacing:-0.15px;}
#t30_4825{left:434px;bottom:240px;letter-spacing:-0.14px;}
#t31_4825{left:528px;bottom:240px;letter-spacing:-0.11px;}
#t32_4825{left:528px;bottom:218px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t33_4825{left:528px;bottom:202px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t34_4825{left:528px;bottom:185px;letter-spacing:-0.11px;}
#t35_4825{left:528px;bottom:168px;letter-spacing:-0.09px;}
#t36_4825{left:528px;bottom:147px;}
#t37_4825{left:544px;bottom:147px;letter-spacing:-0.12px;}
#t38_4825{left:528px;bottom:131px;}
#t39_4825{left:544px;bottom:131px;letter-spacing:-0.11px;}
#t3a_4825{left:91px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t3b_4825{left:177px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t3c_4825{left:125px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t3d_4825{left:91px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t3e_4825{left:215px;bottom:1031px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3f_4825{left:101px;bottom:1008px;letter-spacing:-0.12px;}
#t3g_4825{left:102px;bottom:991px;letter-spacing:-0.14px;}
#t3h_4825{left:225px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3i_4825{left:456px;bottom:991px;letter-spacing:-0.15px;}
#t3j_4825{left:642px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t3k_4825{left:88px;bottom:967px;letter-spacing:-0.17px;}
#t3l_4825{left:144px;bottom:967px;letter-spacing:-0.16px;}

.s1_4825{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4825{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4825{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4825{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4825{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4825" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4825Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4825" style="-webkit-user-select: none;"><object width="935" height="1210" data="4825/4825.svg" type="image/svg+xml" id="pdf4825" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4825" class="t s1_4825">Vol. 4 </span><span id="t2_4825" class="t s1_4825">2-303 </span>
<span id="t3_4825" class="t s2_4825">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4825" class="t s3_4825">6DBH </span><span id="t5_4825" class="t s3_4825">1755 </span><span id="t6_4825" class="t s3_4825">MSR_LASTBRANCH_27_TO_IP </span><span id="t7_4825" class="t s3_4825">Thread </span><span id="t8_4825" class="t s3_4825">Last Branch Record 27 To IP (R/W) </span>
<span id="t9_4825" class="t s3_4825">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="ta_4825" class="t s3_4825">6DCH </span><span id="tb_4825" class="t s3_4825">1756 </span><span id="tc_4825" class="t s3_4825">MSR_LASTBRANCH_28_TO_IP </span><span id="td_4825" class="t s3_4825">Thread </span><span id="te_4825" class="t s3_4825">Last Branch Record 28 To IP (R/W) </span>
<span id="tf_4825" class="t s3_4825">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="tg_4825" class="t s3_4825">6DDH </span><span id="th_4825" class="t s3_4825">1757 </span><span id="ti_4825" class="t s3_4825">MSR_LASTBRANCH_29_TO_IP </span><span id="tj_4825" class="t s3_4825">Thread </span><span id="tk_4825" class="t s3_4825">Last Branch Record 29 To IP (R/W) </span>
<span id="tl_4825" class="t s3_4825">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="tm_4825" class="t s3_4825">6DEH </span><span id="tn_4825" class="t s3_4825">1758 </span><span id="to_4825" class="t s3_4825">MSR_LASTBRANCH_30_TO_IP </span><span id="tp_4825" class="t s3_4825">Thread </span><span id="tq_4825" class="t s3_4825">Last Branch Record 30 To IP (R/W) </span>
<span id="tr_4825" class="t s3_4825">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="ts_4825" class="t s3_4825">6DFH </span><span id="tt_4825" class="t s3_4825">1759 </span><span id="tu_4825" class="t s3_4825">MSR_LASTBRANCH_31_TO_IP </span><span id="tv_4825" class="t s3_4825">Thread </span><span id="tw_4825" class="t s3_4825">Last Branch Record 31 To IP (R/W) </span>
<span id="tx_4825" class="t s3_4825">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="ty_4825" class="t s3_4825">770H </span><span id="tz_4825" class="t s3_4825">1904 </span><span id="t10_4825" class="t s3_4825">IA32_PM_ENABLE </span><span id="t11_4825" class="t s3_4825">Package </span><span id="t12_4825" class="t s3_4825">See Section 15.4.2, “Enabling HWP.” </span>
<span id="t13_4825" class="t s3_4825">771H </span><span id="t14_4825" class="t s3_4825">1905 </span><span id="t15_4825" class="t s3_4825">IA32_HWP_CAPABILITIES </span><span id="t16_4825" class="t s3_4825">Thread </span><span id="t17_4825" class="t s3_4825">See Section 15.4.3, “HWP Performance Range and </span>
<span id="t18_4825" class="t s3_4825">Dynamic Capabilities.” </span>
<span id="t19_4825" class="t s3_4825">772H </span><span id="t1a_4825" class="t s3_4825">1906 </span><span id="t1b_4825" class="t s3_4825">IA32_HWP_REQUEST_PKG </span><span id="t1c_4825" class="t s3_4825">Package </span><span id="t1d_4825" class="t s3_4825">See Section 15.4.4, “Managing HWP.” </span>
<span id="t1e_4825" class="t s3_4825">773H </span><span id="t1f_4825" class="t s3_4825">1907 </span><span id="t1g_4825" class="t s3_4825">IA32_HWP_INTERRUPT </span><span id="t1h_4825" class="t s3_4825">Thread </span><span id="t1i_4825" class="t s3_4825">See Section 15.4.6, “HWP Notifications.” </span>
<span id="t1j_4825" class="t s3_4825">774H </span><span id="t1k_4825" class="t s3_4825">1908 </span><span id="t1l_4825" class="t s3_4825">IA32_HWP_REQUEST </span><span id="t1m_4825" class="t s3_4825">Thread </span><span id="t1n_4825" class="t s3_4825">See Section 15.4.4, “Managing HWP.” </span>
<span id="t1o_4825" class="t s3_4825">7:0 </span><span id="t1p_4825" class="t s3_4825">Minimum Performance (R/W) </span>
<span id="t1q_4825" class="t s3_4825">15:8 </span><span id="t1r_4825" class="t s3_4825">Maximum Performance (R/W) </span>
<span id="t1s_4825" class="t s3_4825">23:16 </span><span id="t1t_4825" class="t s3_4825">Desired Performance (R/W) </span>
<span id="t1u_4825" class="t s3_4825">31:24 </span><span id="t1v_4825" class="t s3_4825">Energy/Performance Preference (R/W) </span>
<span id="t1w_4825" class="t s3_4825">41:32 </span><span id="t1x_4825" class="t s3_4825">Activity Window (R/W) </span>
<span id="t1y_4825" class="t s3_4825">42 </span><span id="t1z_4825" class="t s3_4825">Package Control (R/W) </span>
<span id="t20_4825" class="t s3_4825">63:43 </span><span id="t21_4825" class="t s3_4825">Reserved </span>
<span id="t22_4825" class="t s3_4825">777H </span><span id="t23_4825" class="t s3_4825">1911 </span><span id="t24_4825" class="t s3_4825">IA32_HWP_STATUS </span><span id="t25_4825" class="t s3_4825">Thread </span><span id="t26_4825" class="t s3_4825">See Section 15.4.5, “HWP Feedback.” </span>
<span id="t27_4825" class="t s3_4825">D90H </span><span id="t28_4825" class="t s3_4825">3472 </span><span id="t29_4825" class="t s3_4825">IA32_BNDCFGS </span><span id="t2a_4825" class="t s3_4825">Thread </span><span id="t2b_4825" class="t s3_4825">See Table 2-2. </span>
<span id="t2c_4825" class="t s3_4825">DA0H </span><span id="t2d_4825" class="t s3_4825">3488 </span><span id="t2e_4825" class="t s3_4825">IA32_XSS </span><span id="t2f_4825" class="t s3_4825">Thread </span><span id="t2g_4825" class="t s3_4825">See Table 2-2. </span>
<span id="t2h_4825" class="t s3_4825">DB0H </span><span id="t2i_4825" class="t s3_4825">3504 </span><span id="t2j_4825" class="t s3_4825">IA32_PKG_HDC_CTL </span><span id="t2k_4825" class="t s3_4825">Package </span><span id="t2l_4825" class="t s3_4825">See Section 15.5.2, “Package level Enabling HDC.” </span>
<span id="t2m_4825" class="t s3_4825">DB1H </span><span id="t2n_4825" class="t s3_4825">3505 </span><span id="t2o_4825" class="t s3_4825">IA32_PM_CTL1 </span><span id="t2p_4825" class="t s3_4825">Thread </span><span id="t2q_4825" class="t s3_4825">See Section 15.5.3, “Logical-Processor Level HDC </span>
<span id="t2r_4825" class="t s3_4825">Control.” </span>
<span id="t2s_4825" class="t s3_4825">DB2H </span><span id="t2t_4825" class="t s3_4825">3506 </span><span id="t2u_4825" class="t s3_4825">IA32_THREAD_STALL </span><span id="t2v_4825" class="t s3_4825">Thread </span><span id="t2w_4825" class="t s3_4825">See Section 15.5.4.1, “IA32_THREAD_STALL.” </span>
<span id="t2x_4825" class="t s3_4825">DC0H </span><span id="t2y_4825" class="t s3_4825">3520 </span><span id="t2z_4825" class="t s3_4825">MSR_LBR_INFO_0 </span><span id="t30_4825" class="t s3_4825">Thread </span><span id="t31_4825" class="t s3_4825">Last Branch Record 0 Additional Information (R/W) </span>
<span id="t32_4825" class="t s3_4825">One of 32 triplet of last branch record registers on the </span>
<span id="t33_4825" class="t s3_4825">last branch record stack. This part of the stack contains </span>
<span id="t34_4825" class="t s3_4825">flag, TSX-related and elapsed cycle information. See </span>
<span id="t35_4825" class="t s3_4825">also: </span>
<span id="t36_4825" class="t s3_4825">• </span><span id="t37_4825" class="t s3_4825">Last Branch Record Stack TOS at 1C9H. </span>
<span id="t38_4825" class="t s3_4825">• </span><span id="t39_4825" class="t s3_4825">Section 18.9.1, “LBR Stack.” </span>
<span id="t3a_4825" class="t s4_4825">Table 2-39. </span><span id="t3b_4825" class="t s4_4825">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t3c_4825" class="t s4_4825">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t3d_4825" class="t s4_4825">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t3e_4825" class="t s4_4825">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t3f_4825" class="t s5_4825">Register </span>
<span id="t3g_4825" class="t s5_4825">Address </span><span id="t3h_4825" class="t s5_4825">Register Name / Bit Fields </span><span id="t3i_4825" class="t s5_4825">Scope </span><span id="t3j_4825" class="t s5_4825">Bit Description </span>
<span id="t3k_4825" class="t s5_4825">Hex </span><span id="t3l_4825" class="t s5_4825">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
