
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_compare_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/design_1_compare_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compare_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/design_1_compare_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compare_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/design_1_compare_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compare_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/design_1_compare_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_compare_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/design_1_compare_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/design_1_translater_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/design_1_translater_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/design_1_translater_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/design_1_translater_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/design_1_translater_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_counter_0_1' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/design_1_counter_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_counter_0_1' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/design_1_counter_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_counter_0_1' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/design_1_counter_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_counter_0_1' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/design_1_counter_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_counter_0_1' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/design_1_counter_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rest_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/design_1_Rest_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rest_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/design_1_Rest_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rest_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/design_1_Rest_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rest_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/design_1_Rest_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_Rest_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/design_1_Rest_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_1' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/design_1_translater_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_1' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/design_1_translater_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_1' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/design_1_translater_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_1' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/design_1_translater_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_translater_0_1' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/design_1_translater_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pai_1_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/design_1_pai_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pai_1_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/design_1_pai_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pai_1_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/design_1_pai_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pai_1_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/design_1_pai_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_pai_1_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/design_1_pai_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl'. Please regenerate to continue.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_clk_wiz_0_0

add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1032.566 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12608
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1032.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_FenPin_0_1' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_FenPin_0_1/synth/design_1_FenPin_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'FenPin' [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/FenPin.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FenPin' (1#1) [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/FenPin.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FenPin_0_1' (2#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_FenPin_0_1/synth/design_1_FenPin_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_Rest_0_0' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/synth/design_1_Rest_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Rest' [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/Rest.v:23]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/Rest.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Rest' (3#1) [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/Rest.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Rest_0_0' (4#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_Rest_0_0/synth/design_1_Rest_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx2/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32977]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (5#1) [D:/Xilinx2/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32977]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xilinx2/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 128.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (6#1) [D:/Xilinx2/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx2/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [D:/Xilinx2/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (8#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (9#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_clock_0_0' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clock_0_0/synth/design_1_clock_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/time1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'clock' (10#1) [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/time1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clock_0_0' (11#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clock_0_0/synth/design_1_clock_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_compare_0_0' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/synth/design_1_compare_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'compare' (12#1) [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_compare_0_0' (13#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_compare_0_0/synth/design_1_compare_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_counter_0_1' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/synth/design_1_counter_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (14#1) [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_counter_0_1' (15#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_counter_0_1/synth/design_1_counter_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_pai_1_0' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/synth/design_1_pai_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'pai' [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/pai.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/pai.v:35]
INFO: [Synth 8-6155] done synthesizing module 'pai' (16#1) [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/pai.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pai_1_0' (17#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_pai_1_0/synth/design_1_pai_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_translater_0_0' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/synth/design_1_translater_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'translater' [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/translater.v:23]
INFO: [Synth 8-6155] done synthesizing module 'translater' (18#1) [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/translater.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_translater_0_0' (19#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_0/synth/design_1_translater_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_translater_0_1' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/synth/design_1_translater_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_translater_0_1' (20#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_translater_0_1/synth/design_1_translater_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_0' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ipshared/6d4d/hdl/util_vector_logic_v2_0_vl_rfs.v:44]
	Parameter C_OPERATION bound to: or - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (21#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ipshared/6d4d/hdl/util_vector_logic_v2_0_vl_rfs.v:44]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_0' (22#1) [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (23#1) [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (24#1) [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.203 ; gain = 23.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.203 ; gain = 23.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.203 ; gain = 23.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1056.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1152.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1152.297 ; gain = 119.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1152.297 ; gain = 119.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/compare_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/translater_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Rest_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/translater_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pai_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FenPin_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1152.297 ; gain = 119.730
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sec_reg' in module 'pai'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'sec_reg' in module 'pai'
WARNING: [Synth 8-327] inferring latch for variable 'outled_reg' [C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.srcs/sources_1/new/translater.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1152.297 ; gain = 119.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1152.297 ; gain = 119.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1152.297 ; gain = 119.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1152.297 ; gain = 119.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1178.324 ; gain = 145.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1178.324 ; gain = 145.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1178.324 ; gain = 145.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1178.324 ; gain = 145.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1178.324 ; gain = 145.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1178.324 ; gain = 145.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1178.324 ; gain = 145.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |     7|
|3     |LUT1       |     7|
|4     |LUT2       |     8|
|5     |LUT3       |     6|
|6     |LUT4       |    31|
|7     |LUT5       |     1|
|8     |LUT6       |     2|
|9     |MMCME2_ADV |     1|
|10    |FDRE       |    52|
|11    |LDC        |    12|
|12    |LDP        |     2|
|13    |IBUF       |     7|
|14    |OBUF       |    17|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1178.324 ; gain = 145.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1178.324 ; gain = 49.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1178.324 ; gain = 145.758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1182.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1192.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LDC => LDCE: 12 instances
  LDP => LDPE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1192.086 ; gain = 159.520
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cry/Desktop/Elevator-Controller-master/SYQ_program/Lift2.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 09:59:50 2020...
