#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LED_1 */
LED_1__0__DR EQU CYREG_GPIO_PRT2_DR
LED_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_1__0__HSIOM_MASK EQU 0x000000F0
LED_1__0__HSIOM_SHIFT EQU 4
LED_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_1__0__MASK EQU 0x02
LED_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_1__0__PC EQU CYREG_GPIO_PRT2_PC
LED_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_1__0__PORT EQU 2
LED_1__0__PS EQU CYREG_GPIO_PRT2_PS
LED_1__0__SHIFT EQU 1
LED_1__DR EQU CYREG_GPIO_PRT2_DR
LED_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__INTR EQU CYREG_GPIO_PRT2_INTR
LED_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_1__MASK EQU 0x02
LED_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_1__PC EQU CYREG_GPIO_PRT2_PC
LED_1__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_1__PORT EQU 2
LED_1__PS EQU CYREG_GPIO_PRT2_PS
LED_1__SHIFT EQU 1

/* LED_2 */
LED_2__0__DR EQU CYREG_GPIO_PRT2_DR
LED_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_2__0__HSIOM_MASK EQU 0x0000F000
LED_2__0__HSIOM_SHIFT EQU 12
LED_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_2__0__MASK EQU 0x08
LED_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_2__0__PC EQU CYREG_GPIO_PRT2_PC
LED_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_2__0__PORT EQU 2
LED_2__0__PS EQU CYREG_GPIO_PRT2_PS
LED_2__0__SHIFT EQU 3
LED_2__DR EQU CYREG_GPIO_PRT2_DR
LED_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_2__INTR EQU CYREG_GPIO_PRT2_INTR
LED_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_2__MASK EQU 0x08
LED_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_2__PC EQU CYREG_GPIO_PRT2_PC
LED_2__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_2__PORT EQU 2
LED_2__PS EQU CYREG_GPIO_PRT2_PS
LED_2__SHIFT EQU 3

/* LED_3 */
LED_3__0__DR EQU CYREG_GPIO_PRT2_DR
LED_3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_3__0__HSIOM_MASK EQU 0x00F00000
LED_3__0__HSIOM_SHIFT EQU 20
LED_3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_3__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_3__0__MASK EQU 0x20
LED_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_3__0__PC EQU CYREG_GPIO_PRT2_PC
LED_3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_3__0__PORT EQU 2
LED_3__0__PS EQU CYREG_GPIO_PRT2_PS
LED_3__0__SHIFT EQU 5
LED_3__DR EQU CYREG_GPIO_PRT2_DR
LED_3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_3__INTR EQU CYREG_GPIO_PRT2_INTR
LED_3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_3__MASK EQU 0x20
LED_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_3__PC EQU CYREG_GPIO_PRT2_PC
LED_3__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_3__PORT EQU 2
LED_3__PS EQU CYREG_GPIO_PRT2_PS
LED_3__SHIFT EQU 5

/* PWM_1_PWMUDB */
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL3
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK3
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A02
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A12
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D02
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D12
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F02
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F12
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A3
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A03
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A13
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D3
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D03
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D13
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F3
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F03
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F13
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Countdown_TimerUDB */
Countdown_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Countdown_TimerUDB_rstSts_stsreg__0__POS EQU 0
Countdown_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Countdown_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
Countdown_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Countdown_TimerUDB_rstSts_stsreg__2__POS EQU 2
Countdown_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Countdown_TimerUDB_rstSts_stsreg__3__POS EQU 3
Countdown_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Countdown_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK1
Countdown_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Countdown_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST1
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Countdown_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
Countdown_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
Countdown_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
Countdown_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
Countdown_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
Countdown_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Countdown_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
Countdown_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
Countdown_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
Countdown_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
Countdown_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
Countdown_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
Countdown_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Countdown_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
Countdown_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
Countdown_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
Countdown_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A00
Countdown_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A10
Countdown_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
Countdown_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D00
Countdown_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D10
Countdown_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Countdown_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
Countdown_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F00
Countdown_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F10
Countdown_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Countdown_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Countdown_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
Countdown_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
Countdown_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
Countdown_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
Countdown_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Countdown_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
Countdown_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
Countdown_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
Countdown_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A01
Countdown_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A11
Countdown_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
Countdown_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D01
Countdown_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D11
Countdown_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Countdown_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
Countdown_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F01
Countdown_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F11

/* PWM_Out_1 */
PWM_Out_1__0__DR EQU CYREG_GPIO_PRT0_DR
PWM_Out_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM_Out_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM_Out_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM_Out_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_Out_1__0__HSIOM_MASK EQU 0x0000000F
PWM_Out_1__0__HSIOM_SHIFT EQU 0
PWM_Out_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_Out_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
PWM_Out_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_Out_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM_Out_1__0__MASK EQU 0x01
PWM_Out_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_Out_1__0__OUT_SEL_SHIFT EQU 0
PWM_Out_1__0__OUT_SEL_VAL EQU 3
PWM_Out_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_Out_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_Out_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_Out_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_Out_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_Out_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_Out_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_Out_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_Out_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_Out_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_Out_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_Out_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_Out_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_Out_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_Out_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_Out_1__0__PC EQU CYREG_GPIO_PRT0_PC
PWM_Out_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM_Out_1__0__PORT EQU 0
PWM_Out_1__0__PS EQU CYREG_GPIO_PRT0_PS
PWM_Out_1__0__SHIFT EQU 0
PWM_Out_1__DR EQU CYREG_GPIO_PRT0_DR
PWM_Out_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM_Out_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM_Out_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM_Out_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_Out_1__INTR EQU CYREG_GPIO_PRT0_INTR
PWM_Out_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_Out_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM_Out_1__MASK EQU 0x01
PWM_Out_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_Out_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_Out_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_Out_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_Out_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_Out_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_Out_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_Out_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_Out_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_Out_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_Out_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_Out_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_Out_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_Out_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_Out_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_Out_1__PC EQU CYREG_GPIO_PRT0_PC
PWM_Out_1__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM_Out_1__PORT EQU 0
PWM_Out_1__PS EQU CYREG_GPIO_PRT0_PS
PWM_Out_1__SHIFT EQU 0

/* PWM_Out_2 */
PWM_Out_2__0__DR EQU CYREG_GPIO_PRT0_DR
PWM_Out_2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM_Out_2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM_Out_2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM_Out_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_Out_2__0__HSIOM_MASK EQU 0x000000F0
PWM_Out_2__0__HSIOM_SHIFT EQU 4
PWM_Out_2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_Out_2__0__INTR EQU CYREG_GPIO_PRT0_INTR
PWM_Out_2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_Out_2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM_Out_2__0__MASK EQU 0x02
PWM_Out_2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_Out_2__0__OUT_SEL_SHIFT EQU 2
PWM_Out_2__0__OUT_SEL_VAL EQU 0
PWM_Out_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_Out_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_Out_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_Out_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_Out_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_Out_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_Out_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_Out_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_Out_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_Out_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_Out_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_Out_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_Out_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_Out_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_Out_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_Out_2__0__PC EQU CYREG_GPIO_PRT0_PC
PWM_Out_2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM_Out_2__0__PORT EQU 0
PWM_Out_2__0__PS EQU CYREG_GPIO_PRT0_PS
PWM_Out_2__0__SHIFT EQU 1
PWM_Out_2__DR EQU CYREG_GPIO_PRT0_DR
PWM_Out_2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PWM_Out_2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PWM_Out_2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PWM_Out_2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_Out_2__INTR EQU CYREG_GPIO_PRT0_INTR
PWM_Out_2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PWM_Out_2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PWM_Out_2__MASK EQU 0x02
PWM_Out_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_Out_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_Out_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_Out_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_Out_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_Out_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_Out_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_Out_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_Out_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_Out_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_Out_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_Out_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_Out_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_Out_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_Out_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_Out_2__PC EQU CYREG_GPIO_PRT0_PC
PWM_Out_2__PC2 EQU CYREG_GPIO_PRT0_PC2
PWM_Out_2__PORT EQU 0
PWM_Out_2__PS EQU CYREG_GPIO_PRT0_PS
PWM_Out_2__SHIFT EQU 1

/* Key_Switch */
Key_Switch__0__DR EQU CYREG_GPIO_PRT0_DR
Key_Switch__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Key_Switch__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Key_Switch__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Key_Switch__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Key_Switch__0__HSIOM_MASK EQU 0x00000F00
Key_Switch__0__HSIOM_SHIFT EQU 8
Key_Switch__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Key_Switch__0__INTR EQU CYREG_GPIO_PRT0_INTR
Key_Switch__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Key_Switch__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Key_Switch__0__MASK EQU 0x04
Key_Switch__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Key_Switch__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Key_Switch__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Key_Switch__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Key_Switch__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Key_Switch__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Key_Switch__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Key_Switch__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Key_Switch__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Key_Switch__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Key_Switch__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Key_Switch__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Key_Switch__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Key_Switch__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Key_Switch__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Key_Switch__0__PC EQU CYREG_GPIO_PRT0_PC
Key_Switch__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Key_Switch__0__PORT EQU 0
Key_Switch__0__PS EQU CYREG_GPIO_PRT0_PS
Key_Switch__0__SHIFT EQU 2
Key_Switch__DR EQU CYREG_GPIO_PRT0_DR
Key_Switch__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Key_Switch__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Key_Switch__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Key_Switch__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Key_Switch__INTR EQU CYREG_GPIO_PRT0_INTR
Key_Switch__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Key_Switch__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Key_Switch__MASK EQU 0x04
Key_Switch__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Key_Switch__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Key_Switch__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Key_Switch__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Key_Switch__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Key_Switch__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Key_Switch__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Key_Switch__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Key_Switch__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Key_Switch__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Key_Switch__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Key_Switch__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Key_Switch__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Key_Switch__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Key_Switch__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Key_Switch__PC EQU CYREG_GPIO_PRT0_PC
Key_Switch__PC2 EQU CYREG_GPIO_PRT0_PC2
Key_Switch__PORT EQU 0
Key_Switch__PS EQU CYREG_GPIO_PRT0_PS
Key_Switch__SHIFT EQU 2

/* Servo_En_1 */
Servo_En_1__0__DR EQU CYREG_GPIO_PRT1_DR
Servo_En_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Servo_En_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Servo_En_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Servo_En_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Servo_En_1__0__HSIOM_MASK EQU 0x00000F00
Servo_En_1__0__HSIOM_SHIFT EQU 8
Servo_En_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Servo_En_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Servo_En_1__0__MASK EQU 0x04
Servo_En_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Servo_En_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Servo_En_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Servo_En_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Servo_En_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Servo_En_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Servo_En_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Servo_En_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Servo_En_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Servo_En_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Servo_En_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Servo_En_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Servo_En_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Servo_En_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Servo_En_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Servo_En_1__0__PC EQU CYREG_GPIO_PRT1_PC
Servo_En_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Servo_En_1__0__PORT EQU 1
Servo_En_1__0__PS EQU CYREG_GPIO_PRT1_PS
Servo_En_1__0__SHIFT EQU 2
Servo_En_1__DR EQU CYREG_GPIO_PRT1_DR
Servo_En_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Servo_En_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Servo_En_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Servo_En_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_1__INTR EQU CYREG_GPIO_PRT1_INTR
Servo_En_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Servo_En_1__MASK EQU 0x04
Servo_En_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Servo_En_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Servo_En_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Servo_En_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Servo_En_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Servo_En_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Servo_En_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Servo_En_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Servo_En_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Servo_En_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Servo_En_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Servo_En_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Servo_En_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Servo_En_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Servo_En_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Servo_En_1__PC EQU CYREG_GPIO_PRT1_PC
Servo_En_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Servo_En_1__PORT EQU 1
Servo_En_1__PS EQU CYREG_GPIO_PRT1_PS
Servo_En_1__SHIFT EQU 2

/* Servo_En_2 */
Servo_En_2__0__DR EQU CYREG_GPIO_PRT1_DR
Servo_En_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Servo_En_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Servo_En_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Servo_En_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Servo_En_2__0__HSIOM_MASK EQU 0x000F0000
Servo_En_2__0__HSIOM_SHIFT EQU 16
Servo_En_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
Servo_En_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Servo_En_2__0__MASK EQU 0x10
Servo_En_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Servo_En_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Servo_En_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Servo_En_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Servo_En_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Servo_En_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Servo_En_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Servo_En_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Servo_En_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Servo_En_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Servo_En_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Servo_En_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Servo_En_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Servo_En_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Servo_En_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Servo_En_2__0__PC EQU CYREG_GPIO_PRT1_PC
Servo_En_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Servo_En_2__0__PORT EQU 1
Servo_En_2__0__PS EQU CYREG_GPIO_PRT1_PS
Servo_En_2__0__SHIFT EQU 4
Servo_En_2__DR EQU CYREG_GPIO_PRT1_DR
Servo_En_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Servo_En_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Servo_En_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Servo_En_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_2__INTR EQU CYREG_GPIO_PRT1_INTR
Servo_En_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Servo_En_2__MASK EQU 0x10
Servo_En_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Servo_En_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Servo_En_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Servo_En_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Servo_En_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Servo_En_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Servo_En_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Servo_En_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Servo_En_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Servo_En_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Servo_En_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Servo_En_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Servo_En_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Servo_En_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Servo_En_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Servo_En_2__PC EQU CYREG_GPIO_PRT1_PC
Servo_En_2__PC2 EQU CYREG_GPIO_PRT1_PC2
Servo_En_2__PORT EQU 1
Servo_En_2__PS EQU CYREG_GPIO_PRT1_PS
Servo_En_2__SHIFT EQU 4

/* Servo_En_3 */
Servo_En_3__0__DR EQU CYREG_GPIO_PRT1_DR
Servo_En_3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Servo_En_3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Servo_En_3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Servo_En_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Servo_En_3__0__HSIOM_MASK EQU 0x0000F000
Servo_En_3__0__HSIOM_SHIFT EQU 12
Servo_En_3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_3__0__INTR EQU CYREG_GPIO_PRT1_INTR
Servo_En_3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Servo_En_3__0__MASK EQU 0x08
Servo_En_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Servo_En_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Servo_En_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Servo_En_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Servo_En_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Servo_En_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Servo_En_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Servo_En_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Servo_En_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Servo_En_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Servo_En_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Servo_En_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Servo_En_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Servo_En_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Servo_En_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Servo_En_3__0__PC EQU CYREG_GPIO_PRT1_PC
Servo_En_3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Servo_En_3__0__PORT EQU 1
Servo_En_3__0__PS EQU CYREG_GPIO_PRT1_PS
Servo_En_3__0__SHIFT EQU 3
Servo_En_3__DR EQU CYREG_GPIO_PRT1_DR
Servo_En_3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Servo_En_3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Servo_En_3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Servo_En_3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_3__INTR EQU CYREG_GPIO_PRT1_INTR
Servo_En_3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo_En_3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Servo_En_3__MASK EQU 0x08
Servo_En_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Servo_En_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Servo_En_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Servo_En_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Servo_En_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Servo_En_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Servo_En_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Servo_En_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Servo_En_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Servo_En_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Servo_En_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Servo_En_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Servo_En_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Servo_En_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Servo_En_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Servo_En_3__PC EQU CYREG_GPIO_PRT1_PC
Servo_En_3__PC2 EQU CYREG_GPIO_PRT1_PC2
Servo_En_3__PORT EQU 1
Servo_En_3__PS EQU CYREG_GPIO_PRT1_PS
Servo_En_3__SHIFT EQU 3

/* timer_interrupt */
timer_interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
timer_interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
timer_interrupt__INTC_MASK EQU 0x02
timer_interrupt__INTC_NUMBER EQU 1
timer_interrupt__INTC_PRIOR_MASK EQU 0xC000
timer_interrupt__INTC_PRIOR_NUM EQU 3
timer_interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
timer_interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
timer_interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
