Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_Simple_behav xil_defaultlib.tb_ALU_Simple xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.dividor
Compiling module xil_defaultlib.modolu
Compiling module xil_defaultlib.andoperation
Compiling module xil_defaultlib.leftshift
Compiling module xil_defaultlib.rightshift
Compiling module xil_defaultlib.Verticle_Partition_ALU
Compiling module xil_defaultlib.tb_ALU_Simple
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ALU_Simple_behav
