{"_id": "51780fcce88f3d77877cae6c", "categories": {"audience": [{"fullname": "Information Technology", "fullpath": "Intended Audience :: by Industry or Sector :: Information Technology", "id": 363, "shortname": "informationtechnology"}, {"fullname": "Advanced End Users", "fullpath": "Intended Audience :: by End-User Class :: Advanced End Users", "id": 536, "shortname": "enduser_advanced"}, {"fullname": "Developers", "fullpath": "Intended Audience :: by End-User Class :: Developers", "id": 3, "shortname": "developers"}, {"fullname": "End Users/Desktop", "fullpath": "Intended Audience :: by End-User Class :: End Users/Desktop", "id": 2, "shortname": "endusers"}, {"fullname": "Quality Engineers", "fullpath": "Intended Audience :: by End-User Class :: Quality Engineers", "id": 537, "shortname": "enduser_qa"}, {"fullname": "Other Audience", "fullpath": "Intended Audience :: Other Audience", "id": 5, "shortname": "other"}], "database": [], "developmentstatus": [{"fullname": "3 - Alpha", "fullpath": "Development Status :: 3 - Alpha", "id": 9, "shortname": "alpha"}], "environment": [{"fullname": "Command-line", "fullpath": "User Interface :: Textual :: Command-line", "id": 459, "shortname": "ui_commandline"}], "language": [{"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}, {"fullname": "Java", "fullpath": "Programming Language :: Java", "id": 198, "shortname": "java"}], "license": [{"fullname": "BSD License", "fullpath": "License :: OSI-Approved Open Source :: BSD License", "id": 187, "shortname": "bsd"}], "os": [{"fullname": "Solaris", "fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Solaris", "id": 207, "shortname": "sun"}, {"fullname": "Linux", "fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Linux", "id": 201, "shortname": "linux"}, {"fullname": "32-bit MS Windows (NT/2000/XP)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: 32-bit MS Windows (NT/2000/XP)", "id": 219, "shortname": "winnt"}], "topic": [{"fullname": "Simulations", "fullpath": "Topic :: Scientific/Engineering :: Simulations", "id": 600, "shortname": "simulations"}, {"fullname": "Education", "fullpath": "Topic :: Education", "id": 71, "shortname": "education"}], "translation": [{"fullname": "English", "fullpath": "Translations :: English", "id": 275, "shortname": "english"}]}, "creation_date": "2009-08-21", "developers": [{"name": "Charles Havener", "url": "http://sourceforge.net/u/chavener/", "username": "chavener"}], "external_homepage": "http://verilogcompiler.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "verilog compiler", "preferred_support_tool": "", "preferred_support_url": "", "private": false, "screenshots": [], "short_description": "A verilog language compiler written using Java and JavaCC. It produces a netlist, an ascii text file, of all the cell connections. It can compile very large circuits comprised of many modules.", "shortname": "verilogcompiler", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 274731}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Code", "mount_point": "code", "name": "svn"}, {"label": "Mailing Lists", "mount_point": "mailman", "name": "mailman"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}], "url": "http://sourceforge.net/p/verilogcompiler/", "video_url": ""}
