Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 27 17:17:30 2019
| Host         : think running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Rattlesnake_timing_summary_routed.rpt -pb Rattlesnake_timing_summary_routed.pb -rpx Rattlesnake_timing_summary_routed.rpx -warn_on_violation
| Design       : Rattlesnake
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.030        0.000                      0                 6428        0.045        0.000                      0                 6428        3.000        0.000                       0                  2566  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
OSC_IN               {0.000 5.000}        10.000          100.000         
  clk_out_clk_mmcm   {0.000 4.000}        8.000           125.000         
  clkfbout_clk_mmcm  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OSC_IN                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out_clk_mmcm         0.030        0.000                      0                 4627        0.045        0.000                      0                 4627        3.500        0.000                       0                  2562  
  clkfbout_clk_mmcm                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out_clk_mmcm   clk_out_clk_mmcm         1.685        0.000                      0                 1801        0.988        0.000                      0                 1801  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OSC_IN
  To Clock:  OSC_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_IN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OSC_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_mmcm
  To Clock:  clk_out_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 2.030ns (26.804%)  route 5.543ns (73.196%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 6.642 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.798    -0.742    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X58Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/Q
                         net (fo=122, routed)         1.450     1.227    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.351 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109/O
                         net (fo=1, routed)           0.000     1.351    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.901 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     1.901    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.015 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.015    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.129 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.129    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.243 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.735     2.977    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/data3
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     3.101 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4/O
                         net (fo=1, routed)           0.782     3.884    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.008 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_2/O
                         net (fo=35, routed)          0.822     4.829    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_branch_active
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.124     4.953 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2/O
                         net (fo=35, routed)          0.718     5.671    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.795 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_1/O
                         net (fo=33, routed)          1.036     6.832    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/E[0]
    SLICE_X47Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.663     6.642    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X47Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[24]/C
                         clock pessimism              0.496     7.138    
                         clock uncertainty           -0.072     7.066    
    SLICE_X47Y26         FDCE (Setup_fdce_C_CE)      -0.205     6.861    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[24]
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 2.030ns (26.804%)  route 5.543ns (73.196%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 6.642 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.798    -0.742    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X58Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/Q
                         net (fo=122, routed)         1.450     1.227    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.351 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109/O
                         net (fo=1, routed)           0.000     1.351    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.901 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     1.901    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.015 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.015    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.129 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.129    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.243 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.735     2.977    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/data3
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     3.101 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4/O
                         net (fo=1, routed)           0.782     3.884    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.008 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_2/O
                         net (fo=35, routed)          0.822     4.829    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_branch_active
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.124     4.953 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2/O
                         net (fo=35, routed)          0.718     5.671    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.795 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_1/O
                         net (fo=33, routed)          1.036     6.832    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/E[0]
    SLICE_X47Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.663     6.642    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X47Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[30]/C
                         clock pessimism              0.496     7.138    
                         clock uncertainty           -0.072     7.066    
    SLICE_X47Y26         FDCE (Setup_fdce_C_CE)      -0.205     6.861    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 2.030ns (26.804%)  route 5.543ns (73.196%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 6.642 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.798    -0.742    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X58Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/Q
                         net (fo=122, routed)         1.450     1.227    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.351 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109/O
                         net (fo=1, routed)           0.000     1.351    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.901 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     1.901    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.015 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.015    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.129 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.129    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.243 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.735     2.977    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/data3
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     3.101 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4/O
                         net (fo=1, routed)           0.782     3.884    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.008 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_2/O
                         net (fo=35, routed)          0.822     4.829    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_branch_active
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.124     4.953 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2/O
                         net (fo=35, routed)          0.718     5.671    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.795 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_1/O
                         net (fo=33, routed)          1.036     6.832    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/E[0]
    SLICE_X47Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.663     6.642    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X47Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[31]/C
                         clock pessimism              0.496     7.138    
                         clock uncertainty           -0.072     7.066    
    SLICE_X47Y26         FDCE (Setup_fdce_C_CE)      -0.205     6.861    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[31]
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 2.030ns (26.844%)  route 5.532ns (73.156%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 6.642 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.798    -0.742    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X58Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/Q
                         net (fo=122, routed)         1.450     1.227    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.351 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109/O
                         net (fo=1, routed)           0.000     1.351    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.901 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     1.901    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.015 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.015    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.129 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.129    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.243 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.735     2.977    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/data3
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     3.101 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4/O
                         net (fo=1, routed)           0.782     3.884    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.008 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_2/O
                         net (fo=35, routed)          0.822     4.829    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_branch_active
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.124     4.953 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2/O
                         net (fo=35, routed)          0.718     5.671    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.795 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_1/O
                         net (fo=33, routed)          1.025     6.821    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/E[0]
    SLICE_X48Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.663     6.642    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X48Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[25]/C
                         clock pessimism              0.496     7.138    
                         clock uncertainty           -0.072     7.066    
    SLICE_X48Y26         FDCE (Setup_fdce_C_CE)      -0.205     6.861    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 2.030ns (26.844%)  route 5.532ns (73.156%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 6.642 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.798    -0.742    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X58Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/Q
                         net (fo=122, routed)         1.450     1.227    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.351 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109/O
                         net (fo=1, routed)           0.000     1.351    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.901 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     1.901    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.015 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.015    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.129 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.129    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.243 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.735     2.977    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/data3
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     3.101 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4/O
                         net (fo=1, routed)           0.782     3.884    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.008 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_2/O
                         net (fo=35, routed)          0.822     4.829    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_branch_active
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.124     4.953 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2/O
                         net (fo=35, routed)          0.718     5.671    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.795 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_1/O
                         net (fo=33, routed)          1.025     6.821    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/E[0]
    SLICE_X48Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.663     6.642    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X48Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[28]/C
                         clock pessimism              0.496     7.138    
                         clock uncertainty           -0.072     7.066    
    SLICE_X48Y26         FDCE (Setup_fdce_C_CE)      -0.205     6.861    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 2.030ns (27.010%)  route 5.486ns (72.990%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 6.642 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.798    -0.742    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X58Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/Q
                         net (fo=122, routed)         1.450     1.227    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.351 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109/O
                         net (fo=1, routed)           0.000     1.351    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.901 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     1.901    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.015 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.015    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.129 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.129    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.243 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.735     2.977    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/data3
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     3.101 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4/O
                         net (fo=1, routed)           0.782     3.884    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.008 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_2/O
                         net (fo=35, routed)          0.822     4.829    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_branch_active
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.124     4.953 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2/O
                         net (fo=35, routed)          0.718     5.671    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.795 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_1/O
                         net (fo=33, routed)          0.979     6.774    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/E[0]
    SLICE_X49Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.663     6.642    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X49Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[29]/C
                         clock pessimism              0.496     7.138    
                         clock uncertainty           -0.072     7.066    
    SLICE_X49Y26         FDCE (Setup_fdce_C_CE)      -0.205     6.861    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 2.154ns (28.972%)  route 5.281ns (71.028%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 6.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.798    -0.742    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X58Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/Q
                         net (fo=122, routed)         1.450     1.227    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.351 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109/O
                         net (fo=1, routed)           0.000     1.351    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.901 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     1.901    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.015 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.015    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.129 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.129    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.243 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.735     2.977    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/data3
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     3.101 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4/O
                         net (fo=1, routed)           0.782     3.884    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.008 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_2/O
                         net (fo=35, routed)          0.654     4.662    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_branch_active
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     4.786 f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exception_instruction_addr_misalign_reg_i_3/O
                         net (fo=3, routed)           0.517     5.302    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/compressed_instruction_detected_reg
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.426 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exception_PC[31]_i_4/O
                         net (fo=33, routed)          0.394     5.821    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[1]_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.945 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC[31]_i_1/O
                         net (fo=32, routed)          0.748     6.693    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC[31]_i_1_n_0
    SLICE_X40Y24         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.666     6.645    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X40Y24         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[24]/C
                         clock pessimism              0.496     7.141    
                         clock uncertainty           -0.072     7.069    
    SLICE_X40Y24         FDCE (Setup_fdce_C_CE)      -0.205     6.864    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[24]
  -------------------------------------------------------------------
                         required time                          6.864    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 2.154ns (28.972%)  route 5.281ns (71.028%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 6.645 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.798    -0.742    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X58Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/Q
                         net (fo=122, routed)         1.450     1.227    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.351 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109/O
                         net (fo=1, routed)           0.000     1.351    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.901 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     1.901    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.015 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.015    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.129 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.129    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.243 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.735     2.977    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/data3
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     3.101 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4/O
                         net (fo=1, routed)           0.782     3.884    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.008 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_2/O
                         net (fo=35, routed)          0.654     4.662    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_branch_active
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     4.786 f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exception_instruction_addr_misalign_reg_i_3/O
                         net (fo=3, routed)           0.517     5.302    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/compressed_instruction_detected_reg
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.426 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exception_PC[31]_i_4/O
                         net (fo=33, routed)          0.394     5.821    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[1]_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.945 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC[31]_i_1/O
                         net (fo=32, routed)          0.748     6.693    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC[31]_i_1_n_0
    SLICE_X40Y24         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.666     6.645    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X40Y24         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[26]/C
                         clock pessimism              0.496     7.141    
                         clock uncertainty           -0.072     7.069    
    SLICE_X40Y24         FDCE (Setup_fdce_C_CE)      -0.205     6.864    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/exception_PC_reg[26]
  -------------------------------------------------------------------
                         required time                          6.864    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 2.030ns (27.375%)  route 5.385ns (72.625%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 6.642 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.798    -0.742    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X58Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/Q
                         net (fo=122, routed)         1.450     1.227    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.351 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109/O
                         net (fo=1, routed)           0.000     1.351    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.901 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     1.901    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.015 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.015    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.129 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.129    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.243 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.735     2.977    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/data3
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     3.101 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4/O
                         net (fo=1, routed)           0.782     3.884    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.008 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_2/O
                         net (fo=35, routed)          0.822     4.829    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_branch_active
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.124     4.953 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2/O
                         net (fo=35, routed)          0.718     5.671    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.795 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_1/O
                         net (fo=33, routed)          0.878     6.674    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/E[0]
    SLICE_X45Y25         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.663     6.642    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X45Y25         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[22]/C
                         clock pessimism              0.496     7.138    
                         clock uncertainty           -0.072     7.066    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205     6.861    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[22]
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 2.030ns (27.375%)  route 5.385ns (72.625%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 6.642 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.798    -0.742    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X58Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.224 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/Y_reg[2]/Q
                         net (fo=122, routed)         1.450     1.227    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_data_to_store[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.351 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109/O
                         net (fo=1, routed)           0.000     1.351    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_109_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.901 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76/CO[3]
                         net (fo=1, routed)           0.000     1.901    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_76_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.015 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.015    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_45_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.129 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.129    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_13_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.243 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.735     2.977    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/data3
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     3.101 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4/O
                         net (fo=1, routed)           0.782     3.884    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.008 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state[5]_i_2/O
                         net (fo=35, routed)          0.822     4.829    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/exe_branch_active
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.124     4.953 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2/O
                         net (fo=35, routed)          0.718     5.671    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.795 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_init_i_1/O
                         net (fo=33, routed)          0.878     6.674    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/E[0]
    SLICE_X45Y25         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.663     6.642    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X45Y25         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[23]/C
                         clock pessimism              0.496     7.138    
                         clock uncertainty           -0.072     7.066    
    SLICE_X45Y25         FDCE (Setup_fdce_C_CE)      -0.205     6.861    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[23]
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ocd_i/debug_reply_i/data_out_sr_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ocd_i/debug_reply_i/data_out_sr_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.476%)  route 0.214ns (53.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_reply_i/clk_out
    SLICE_X48Y33         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  ocd_i/debug_reply_i/data_out_sr_reg[64]/Q
                         net (fo=1, routed)           0.214    -0.181    ocd_i/debug_reply_i/crc16_CCITT_i/lfsr_q_reg[15]_0[0]
    SLICE_X53Y35         LUT4 (Prop_lut4_I1_O)        0.045    -0.136 r  ocd_i/debug_reply_i/crc16_CCITT_i/data_out_sr[72]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    ocd_i/debug_reply_i/crc16_CCITT_i_n_16
    SLICE_X53Y35         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.899    -0.774    ocd_i/debug_reply_i/clk_out
    SLICE_X53Y35         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[72]/C
                         clock pessimism              0.501    -0.274    
    SLICE_X53Y35         FDCE (Hold_fdce_C_D)         0.092    -0.182    ocd_i/debug_reply_i/data_out_sr_reg[72]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 actual_start_addr_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.580%)  route 0.213ns (53.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.620    -0.544    clk
    SLICE_X55Y27         FDCE                                         r  actual_start_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  actual_start_addr_reg[29]/Q
                         net (fo=1, routed)           0.213    -0.189    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_start_addr_reg[31][28]
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.045    -0.144 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/fetch_start_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[31]_1[29]
    SLICE_X49Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.892    -0.781    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/clk_out
    SLICE_X49Y26         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[29]/C
                         clock pessimism              0.501    -0.281    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.091    -0.190    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_controller_i/fetch_start_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ocd_i/debug_reply_i/data_out_sr_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ocd_i/debug_reply_i/data_out_sr_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.878%)  route 0.219ns (54.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.622    -0.542    ocd_i/debug_reply_i/clk_out
    SLICE_X55Y30         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  ocd_i/debug_reply_i/data_out_sr_reg[51]/Q
                         net (fo=1, routed)           0.219    -0.181    ocd_i/debug_coprocessor_i/data_out_sr_reg[70][51]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.136 r  ocd_i/debug_coprocessor_i/data_out_sr[59]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    ocd_i/debug_reply_i/D[59]
    SLICE_X51Y32         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.897    -0.776    ocd_i/debug_reply_i/clk_out
    SLICE_X51Y32         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[59]/C
                         clock pessimism              0.501    -0.276    
    SLICE_X51Y32         FDCE (Hold_fdce_C_D)         0.092    -0.184    ocd_i/debug_reply_i/data_out_sr_reg[59]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/IR_out_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.086%)  route 0.250ns (63.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.628    -0.536    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/clk_out
    SLICE_X53Y10         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/IR_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/IR_out_reg[28]/Q
                         net (fo=7, routed)           0.250    -0.145    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/D[28]
    SLICE_X47Y12         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.903    -0.770    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/clk_out
    SLICE_X47Y12         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[28]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X47Y12         FDCE (Hold_fdce_C_D)         0.070    -0.200    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[28]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ocd_i/debug_UART_i/UART_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ocd_i/debug_UART_i/UART_i/counter_save_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.215%)  route 0.235ns (55.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.631    -0.533    ocd_i/debug_UART_i/UART_i/clk_out
    SLICE_X52Y0          FDCE                                         r  ocd_i/debug_UART_i/UART_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  ocd_i/debug_UART_i/UART_i/counter_reg[2]/Q
                         net (fo=3, routed)           0.235    -0.157    ocd_i/debug_UART_i/UART_i/counter[2]
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.045    -0.112 r  ocd_i/debug_UART_i/UART_i/counter_save[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    ocd_i/debug_UART_i/UART_i/p_1_in[2]
    SLICE_X51Y2          FDCE                                         r  ocd_i/debug_UART_i/UART_i/counter_save_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.906    -0.767    ocd_i/debug_UART_i/UART_i/clk_out
    SLICE_X51Y2          FDCE                                         r  ocd_i/debug_UART_i/UART_i/counter_save_reg[2]/C
                         clock pessimism              0.501    -0.267    
    SLICE_X51Y2          FDCE (Hold_fdce_C_D)         0.092    -0.175    ocd_i/debug_UART_i/UART_i/counter_save_reg[2]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/rd_aux_save_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.008%)  route 0.262ns (64.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.629    -0.535    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/clk_out
    SLICE_X57Y10         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[9]/Q
                         net (fo=5, routed)           0.262    -0.132    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/current_state[0]_i_3__0[2]
    SLICE_X49Y10         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/rd_aux_save_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.905    -0.768    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/clk_out
    SLICE_X49Y10         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/rd_aux_save_reg[2]/C
                         clock pessimism              0.501    -0.268    
    SLICE_X49Y10         FDCE (Hold_fdce_C_D)         0.070    -0.198    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/rd_aux_save_reg[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/rd_save_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.475%)  route 0.268ns (65.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.629    -0.535    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/clk_out
    SLICE_X57Y10         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[9]/Q
                         net (fo=5, routed)           0.268    -0.126    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/current_state[0]_i_3__0[2]
    SLICE_X48Y11         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/rd_save_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.905    -0.768    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/clk_out
    SLICE_X48Y11         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/rd_save_reg[2]/C
                         clock pessimism              0.501    -0.268    
    SLICE_X48Y11         FDCE (Hold_fdce_C_D)         0.070    -0.198    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_indirect_pointer_detect_i/rd_save_reg[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/IR_out_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.864%)  route 0.263ns (65.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.629    -0.535    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/clk_out
    SLICE_X52Y7          FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/IR_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/IR_out_reg[29]/Q
                         net (fo=7, routed)           0.263    -0.130    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/D[29]
    SLICE_X50Y12         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.901    -0.772    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/clk_out
    SLICE_X50Y12         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[29]/C
                         clock pessimism              0.501    -0.272    
    SLICE_X50Y12         FDCE (Hold_fdce_C_D)         0.063    -0.209    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_instruction_decode_i/IR_out_reg[29]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ocd_i/debug_reply_i/data_out_sr_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ocd_i/debug_reply_i/data_out_sr_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.715%)  route 0.249ns (57.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_reply_i/clk_out
    SLICE_X51Y35         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  ocd_i/debug_reply_i/data_out_sr_reg[70]/Q
                         net (fo=1, routed)           0.249    -0.146    ocd_i/debug_reply_i/crc16_CCITT_i/lfsr_q_reg[15]_0[6]
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.045    -0.101 r  ocd_i/debug_reply_i/crc16_CCITT_i/data_out_sr[78]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    ocd_i/debug_reply_i/crc16_CCITT_i_n_10
    SLICE_X55Y37         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.900    -0.773    ocd_i/debug_reply_i/clk_out
    SLICE_X55Y37         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[78]/C
                         clock pessimism              0.501    -0.273    
    SLICE_X55Y37         FDCE (Hold_fdce_C_D)         0.091    -0.182    ocd_i/debug_reply_i/data_out_sr_reg[78]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ocd_i/debug_reply_i/data_out_sr_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ocd_i/debug_reply_i/data_out_sr_reg[77]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.028%)  route 0.257ns (57.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_reply_i/clk_out
    SLICE_X51Y35         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  ocd_i/debug_reply_i/data_out_sr_reg[69]/Q
                         net (fo=1, routed)           0.257    -0.139    ocd_i/debug_reply_i/crc16_CCITT_i/lfsr_q_reg[15]_0[5]
    SLICE_X53Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.094 r  ocd_i/debug_reply_i/crc16_CCITT_i/data_out_sr[77]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    ocd_i/debug_reply_i/crc16_CCITT_i_n_11
    SLICE_X53Y37         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.900    -0.773    ocd_i/debug_reply_i/clk_out
    SLICE_X53Y37         FDCE                                         r  ocd_i/debug_reply_i/data_out_sr_reg[77]/C
                         clock pessimism              0.501    -0.273    
    SLICE_X53Y37         FDCE (Hold_fdce_C_D)         0.092    -0.181    ocd_i/debug_reply_i/data_out_sr_reg[77]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y8      PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y8      PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y9      PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y9      PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_reg_file_i/single_clk_ram_rs2/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y3      PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_high_i/gen_if_proc.gen_for_proc_2nd[1].ram_9bit_2nd/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y4      PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_low_i/gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y3      PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_low_i/gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y5      PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_low_i/gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6      PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_low_i/gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y10     PulseRain_Rattlesnake_MCU_i/mem_controller_i/ram_low_i/gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st/mem_reg_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X21Y16     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y16     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y16     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y16     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[19]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X54Y36     ocd_i/debug_reply_i/crc16_CCITT_i/lfsr_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X53Y36     ocd_i/debug_reply_i/crc16_CCITT_i/lfsr_q_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X54Y36     ocd_i/debug_reply_i/crc16_CCITT_i/lfsr_q_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y17     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y17     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y17     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y15     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y15     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y15     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X23Y15     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X12Y9      PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X12Y9      PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X13Y3      PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[0]__1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X13Y12     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X13Y6      PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[10]__1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X12Y12     PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_i_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mmcm
  To Clock:  clkfbout_clk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_mmcm_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_i/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_clk_mmcm
  To Clock:  clk_out_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[52]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 0.580ns (9.950%)  route 5.249ns (90.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 6.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.795    -0.745    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.289 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           1.221     0.932    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.056 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        4.028     5.084    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/current_state_reg[0]
    SLICE_X12Y16         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.685     6.664    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X12Y16         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[52]/C
                         clock pessimism              0.496     7.160    
                         clock uncertainty           -0.072     7.088    
    SLICE_X12Y16         FDCE (Recov_fdce_C_CLR)     -0.319     6.769    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[52]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[53]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 0.580ns (9.950%)  route 5.249ns (90.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 6.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.795    -0.745    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.289 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           1.221     0.932    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.056 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        4.028     5.084    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/current_state_reg[0]
    SLICE_X12Y16         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.685     6.664    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X12Y16         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[53]/C
                         clock pessimism              0.496     7.160    
                         clock uncertainty           -0.072     7.088    
    SLICE_X12Y16         FDCE (Recov_fdce_C_CLR)     -0.319     6.769    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[53]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[54]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 0.580ns (9.950%)  route 5.249ns (90.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 6.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.795    -0.745    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.289 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           1.221     0.932    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.056 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        4.028     5.084    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/current_state_reg[0]
    SLICE_X12Y16         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.685     6.664    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X12Y16         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[54]/C
                         clock pessimism              0.496     7.160    
                         clock uncertainty           -0.072     7.088    
    SLICE_X12Y16         FDCE (Recov_fdce_C_CLR)     -0.319     6.769    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[54]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[55]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 0.580ns (9.950%)  route 5.249ns (90.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 6.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.795    -0.745    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.289 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           1.221     0.932    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.056 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        4.028     5.084    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/current_state_reg[0]
    SLICE_X12Y16         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.685     6.664    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X12Y16         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[55]/C
                         clock pessimism              0.496     7.160    
                         clock uncertainty           -0.072     7.088    
    SLICE_X12Y16         FDCE (Recov_fdce_C_CLR)     -0.319     6.769    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/z_reg[55]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.580ns (10.118%)  route 5.152ns (89.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 6.661 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.795    -0.745    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.289 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           1.221     0.932    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.056 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        3.932     4.988    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/current_state_reg[0]
    SLICE_X23Y16         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.682     6.661    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X23Y16         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[17]/C
                         clock pessimism              0.496     7.157    
                         clock uncertainty           -0.072     7.085    
    SLICE_X23Y16         FDCE (Recov_fdce_C_CLR)     -0.405     6.680    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[17]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.580ns (10.118%)  route 5.152ns (89.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 6.661 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.795    -0.745    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.289 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           1.221     0.932    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.056 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        3.932     4.988    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/current_state_reg[0]
    SLICE_X23Y16         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.682     6.661    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X23Y16         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[18]/C
                         clock pessimism              0.496     7.157    
                         clock uncertainty           -0.072     7.085    
    SLICE_X23Y16         FDCE (Recov_fdce_C_CLR)     -0.405     6.680    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[18]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.580ns (10.118%)  route 5.152ns (89.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 6.661 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.795    -0.745    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.289 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           1.221     0.932    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.056 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        3.932     4.988    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/current_state_reg[0]
    SLICE_X23Y16         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.682     6.661    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X23Y16         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[19]/C
                         clock pessimism              0.496     7.157    
                         clock uncertainty           -0.072     7.085    
    SLICE_X23Y16         FDCE (Recov_fdce_C_CLR)     -0.405     6.680    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[19]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.580ns (10.118%)  route 5.152ns (89.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 6.661 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.795    -0.745    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.289 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           1.221     0.932    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.056 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        3.932     4.988    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/current_state_reg[0]
    SLICE_X23Y16         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.682     6.661    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/clk_out
    SLICE_X23Y16         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[23]/C
                         clock pessimism              0.496     7.157    
                         clock uncertainty           -0.072     7.085    
    SLICE_X23Y16         FDCE (Recov_fdce_C_CLR)     -0.405     6.680    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/mul_div_32_i/y_mul_reg[23]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mscratch_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 0.580ns (10.140%)  route 5.140ns (89.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 6.649 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.795    -0.745    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.289 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           1.221     0.932    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.056 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        3.919     4.975    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/minstreth_reg[0]_1
    SLICE_X28Y24         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mscratch_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.670     6.649    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/clk_out
    SLICE_X28Y24         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mscratch_reg[20]/C
                         clock pessimism              0.496     7.145    
                         clock uncertainty           -0.072     7.073    
    SLICE_X28Y24         FDCE (Recov_fdce_C_CLR)     -0.405     6.668    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mscratch_reg[20]
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mscratch_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out_clk_mmcm rise@8.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 0.580ns (10.140%)  route 5.140ns (89.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 6.649 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.795    -0.745    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.289 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           1.221     0.932    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.056 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        3.919     4.975    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/minstreth_reg[0]_1
    SLICE_X28Y24         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mscratch_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.573    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.249 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.888    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.979 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        1.670     6.649    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/clk_out
    SLICE_X28Y24         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mscratch_reg[21]/C
                         clock pessimism              0.496     7.145    
                         clock uncertainty           -0.072     7.073    
    SLICE_X28Y24         FDCE (Recov_fdce_C_CLR)     -0.405     6.668    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_CSR_i/mscratch_reg[21]
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  1.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[10]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.346%)  route 0.775ns (80.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.494     0.098    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.143 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        0.282     0.425    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/enable_out_reg
    SLICE_X66Y14         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.905    -0.768    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/clk_out
    SLICE_X66Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[10]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X66Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[4]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.346%)  route 0.775ns (80.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.494     0.098    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.143 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        0.282     0.425    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/enable_out_reg
    SLICE_X66Y14         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.905    -0.768    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/clk_out
    SLICE_X66Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[4]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X66Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.346%)  route 0.775ns (80.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.494     0.098    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.143 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        0.282     0.425    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/enable_out_reg
    SLICE_X66Y14         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.905    -0.768    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/clk_out
    SLICE_X66Y14         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[5]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X66Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/enable_out_reg/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.494     0.098    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.143 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        0.260     0.403    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/mtime_cycle_counter_reg[6]
    SLICE_X69Y13         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/enable_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.905    -0.768    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/clk_out
    SLICE_X69Y13         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/enable_out_reg/C
                         clock pessimism              0.272    -0.497    
    SLICE_X69Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_mm_reg_i/enable_out_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/WB_RD_ACK_O_reg/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.494     0.098    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.143 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        0.260     0.403    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/data_counter_reg[2]
    SLICE_X69Y13         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/WB_RD_ACK_O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.905    -0.768    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/clk_out
    SLICE_X69Y13         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/WB_RD_ACK_O_reg/C
                         clock pessimism              0.272    -0.497    
    SLICE_X69Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    PulseRain_Rattlesnake_MCU_i/gen_peripheral[0].peripherals_i/WB_RD_ACK_O_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[12]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.531%)  route 0.766ns (80.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.494     0.098    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.143 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        0.273     0.416    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/enable_out_reg
    SLICE_X65Y13         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.905    -0.768    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/clk_out
    SLICE_X65Y13         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[12]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X65Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_fetch_instruction_i/PC_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[20]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.568%)  route 0.765ns (80.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.494     0.098    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.143 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        0.271     0.414    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[0]_0
    SLICE_X65Y17         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.902    -0.771    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X65Y17         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[20]/C
                         clock pessimism              0.272    -0.500    
    SLICE_X65Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[21]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.568%)  route 0.765ns (80.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.494     0.098    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.143 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        0.271     0.414    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[0]_0
    SLICE_X65Y17         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.902    -0.771    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X65Y17         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[21]/C
                         clock pessimism              0.272    -0.500    
    SLICE_X65Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[21]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[22]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.568%)  route 0.765ns (80.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.494     0.098    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.143 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        0.271     0.414    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[0]_0
    SLICE_X65Y17         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.902    -0.771    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X65Y17         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[22]/C
                         clock pessimism              0.272    -0.500    
    SLICE_X65Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/IR_out_reg[22]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 ocd_i/debug_coprocessor_i/cpu_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/X_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_mmcm rise@0.000ns - clk_out_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.568%)  route 0.765ns (80.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.627    -0.537    ocd_i/debug_coprocessor_i/clk_out
    SLICE_X69Y31         FDCE                                         r  ocd_i/debug_coprocessor_i/cpu_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  ocd_i/debug_coprocessor_i/cpu_reset_reg/Q
                         net (fo=2, routed)           0.494     0.098    ocd_i/debug_coprocessor_i/cpu_reset
    SLICE_X68Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.143 f  ocd_i/debug_coprocessor_i/mtimecmp[63]_i_2/O
                         net (fo=1801, routed)        0.271     0.414    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/current_state_reg[0]_0
    SLICE_X65Y17         FDCE                                         f  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/X_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_IN (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_i/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_i/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_i/inst/clk_in_clk_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_i/inst/clk_out_clk_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_i/inst/clkout1_buf/O
                         net (fo=2560, routed)        0.902    -0.771    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/clk_out
    SLICE_X65Y17         FDCE                                         r  PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/X_reg[0]/C
                         clock pessimism              0.272    -0.500    
    SLICE_X65Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    PulseRain_Rattlesnake_MCU_i/PulseRain_Rattlesnake_core_i/Rattlesnake_execution_unit_i/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  1.006    





