<?xml version='1.0'?>
<island simulinkPath='ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter/routing_reg_chan_re1' topLevelEntity='ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_2_dv_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_2_dv_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1_ChannelIn.stm' highLevelName='dv' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_dc_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_3_dc_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1_ChannelIn.stm' highLevelName='dc' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_1_d_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_d_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1_ChannelIn.stm' highLevelName='d' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_4_CoefBank_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_CoefBank_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1_ChannelIn.stm' highLevelName='CoefBank' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_2_qv_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_qv_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1_ChannelOut.stm' highLevelName='qv' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_qc_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_qc_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1_ChannelOut.stm' highLevelName='qc' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_q0_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_q0_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1_ChannelOut.stm' highLevelName='q0' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_4_q1_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_4_q1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1_ChannelOut.stm' highLevelName='q1' highLevelIndex='4' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
