<profile>

<section name = "Vitis HLS Report for 'lu'" level="0">
<item name = "Date">Tue May  6 11:35:43 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">lu</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.330 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">201, 1028561, 1.005 us, 5.143 ms, 202, 1028562, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_lu_Pipeline_VITIS_LOOP_12_3_fu_114">lu_Pipeline_VITIS_LOOP_12_3, 2, 432, 10.000 ns, 2.160 us, 2, 432, no</column>
<column name="grp_lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_fu_126">lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5, 2, 7810, 10.000 ns, 39.050 us, 2, 7810, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_10_1">200, 1028560, 5 ~ 25714, -, -, 40, no</column>
<column name=" + VITIS_LOOP_11_2">0, 17901, 29 ~ 459, -, -, 0 ~ 39, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 114, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 22, 2640, 2631, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 295, -</column>
<column name="Register">-, -, 337, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="ddiv_64ns_64ns_64_22_no_dsp_1_U17">ddiv_64ns_64ns_64_22_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_lu_Pipeline_VITIS_LOOP_12_3_fu_114">lu_Pipeline_VITIS_LOOP_12_3, 0, 11, 1280, 1316, 0</column>
<column name="grp_lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_fu_126">lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5, 0, 11, 1360, 1292, 0</column>
<column name="mul_6ns_6ns_11_1_1_U18">mul_6ns_6ns_11_1_1, 0, 0, 0, 23, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln10_1_fu_239_p2">+, 0, 0, 13, 6, 2</column>
<column name="add_ln10_fu_159_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln11_1_fu_195_p2">+, 0, 0, 19, 12, 6</column>
<column name="add_ln11_fu_206_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln15_1_fu_216_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln15_fu_185_p2">+, 0, 0, 18, 11, 11</column>
<column name="icmp_ln10_fu_153_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln11_fu_201_p2">icmp, 0, 0, 10, 6, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_address0">26, 5, 11, 55</column>
<column name="A_address1">14, 3, 11, 33</column>
<column name="A_ce0">20, 4, 1, 4</column>
<column name="A_ce1">14, 3, 1, 3</column>
<column name="A_d0">20, 4, 64, 256</column>
<column name="A_we0">20, 4, 1, 4</column>
<column name="ap_NS_fsm">145, 31, 1, 31</column>
<column name="i_fu_58">9, 2, 6, 12</column>
<column name="indvars_iv3_fu_62">9, 2, 6, 12</column>
<column name="j_reg_91">9, 2, 6, 12</column>
<column name="phi_mul_reg_103">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_addr_reg_334">11, 0, 11, 0</column>
<column name="A_load_1_reg_349">64, 0, 64, 0</column>
<column name="A_load_reg_344">64, 0, 64, 0</column>
<column name="add_ln10_reg_293">6, 0, 6, 0</column>
<column name="add_ln11_1_reg_310">12, 0, 12, 0</column>
<column name="add_ln11_reg_318">6, 0, 6, 0</column>
<column name="add_ln15_1_reg_323">11, 0, 11, 0</column>
<column name="add_ln15_reg_298">8, 0, 11, 3</column>
<column name="ap_CS_fsm">30, 0, 30, 0</column>
<column name="div_reg_364">64, 0, 64, 0</column>
<column name="grp_lu_Pipeline_VITIS_LOOP_12_3_fu_114_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5_fu_126_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_58">6, 0, 6, 0</column>
<column name="indvars_iv3_fu_62">6, 0, 6, 0</column>
<column name="j_2_reg_284">6, 0, 6, 0</column>
<column name="j_reg_91">6, 0, 6, 0</column>
<column name="mul_ln17_reg_329">11, 0, 11, 0</column>
<column name="phi_mul_reg_103">12, 0, 12, 0</column>
<column name="zext_ln11_reg_305">12, 0, 64, 52</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, lu, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lu, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lu, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lu, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lu, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lu, return value</column>
<column name="A_address0">out, 11, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 64, ap_memory, A, array</column>
<column name="A_q0">in, 64, ap_memory, A, array</column>
<column name="A_address1">out, 11, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_q1">in, 64, ap_memory, A, array</column>
</table>
</item>
</section>
</profile>
