
driven-event.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009554  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  08009668  08009668  00019668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b18  08009b18  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08009b18  08009b18  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009b18  08009b18  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b18  08009b18  00019b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b1c  08009b1c  00019b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009b20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  200001d4  08009cf4  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  08009cf4  000204a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010ef7  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027d2  00000000  00000000  00031137  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011a8  00000000  00000000  00033910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dd7  00000000  00000000  00034ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019f29  00000000  00000000  0003588f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000149cd  00000000  00000000  0004f7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00094090  00000000  00000000  00064185  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005fa0  00000000  00000000  000f8218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000fe1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800964c 	.word	0x0800964c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800964c 	.word	0x0800964c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_d2lz>:
 8000d84:	b538      	push	{r3, r4, r5, lr}
 8000d86:	4605      	mov	r5, r0
 8000d88:	460c      	mov	r4, r1
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4628      	mov	r0, r5
 8000d90:	4621      	mov	r1, r4
 8000d92:	f7ff fe13 	bl	80009bc <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x20>
 8000d98:	4628      	mov	r0, r5
 8000d9a:	4621      	mov	r1, r4
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4628      	mov	r0, r5
 8000da6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4b0b      	ldr	r3, [pc, #44]	; (8000dec <__aeabi_d2ulz+0x34>)
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fb89 	bl	80004d8 <__aeabi_dmul>
 8000dc6:	f7ff fe5f 	bl	8000a88 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fb0a 	bl	80003e4 <__aeabi_ui2d>
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd4:	f7ff fb80 	bl	80004d8 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff f9c2 	bl	8000168 <__aeabi_dsub>
 8000de4:	f7ff fe50 	bl	8000a88 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <lcd1602_i2c_sendCommand>:
#define LCD_I2C_SLAVE_ADDRESS_0  0x4E
#define LCD_I2C_SLAVE_ADDRESS_1  0x7E

/* Private functions */
void lcd1602_i2c_sendCommand(uint8_t command)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af02      	add	r7, sp, #8
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	71fb      	strb	r3, [r7, #7]
  const uint8_t command_0_3 = (0xF0 & (command<<4));
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	011b      	lsls	r3, r3, #4
 8000e02:	73fb      	strb	r3, [r7, #15]
  const uint8_t command_4_7 = (0xF0 & command);
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	f023 030f 	bic.w	r3, r3, #15
 8000e0a:	73bb      	strb	r3, [r7, #14]
  uint8_t i2cData[4] =
 8000e0c:	7bbb      	ldrb	r3, [r7, #14]
 8000e0e:	f043 030c 	orr.w	r3, r3, #12
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	723b      	strb	r3, [r7, #8]
 8000e16:	7bbb      	ldrb	r3, [r7, #14]
 8000e18:	f043 0308 	orr.w	r3, r3, #8
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	727b      	strb	r3, [r7, #9]
 8000e20:	7bfb      	ldrb	r3, [r7, #15]
 8000e22:	f043 030c 	orr.w	r3, r3, #12
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	72bb      	strb	r3, [r7, #10]
 8000e2a:	7bfb      	ldrb	r3, [r7, #15]
 8000e2c:	f043 0308 	orr.w	r3, r3, #8
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	72fb      	strb	r3, [r7, #11]
      command_4_7 | LCD_EN | LCD_BK_LIGHT,
      command_4_7 | LCD_BK_LIGHT,
      command_0_3 | LCD_EN | LCD_BK_LIGHT,
      command_0_3 | LCD_BK_LIGHT,
  };
  HAL_I2C_Master_Transmit(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS, i2cData, 4, 200);
 8000e34:	4b07      	ldr	r3, [pc, #28]	; (8000e54 <lcd1602_i2c_sendCommand+0x60>)
 8000e36:	6818      	ldr	r0, [r3, #0]
 8000e38:	4b07      	ldr	r3, [pc, #28]	; (8000e58 <lcd1602_i2c_sendCommand+0x64>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	b299      	uxth	r1, r3
 8000e3e:	f107 0208 	add.w	r2, r7, #8
 8000e42:	23c8      	movs	r3, #200	; 0xc8
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2304      	movs	r3, #4
 8000e48:	f002 f840 	bl	8002ecc <HAL_I2C_Master_Transmit>
}
 8000e4c:	bf00      	nop
 8000e4e:	3710      	adds	r7, #16
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	200001f0 	.word	0x200001f0
 8000e58:	200001f4 	.word	0x200001f4

08000e5c <lcd1602_i2c_sendData>:

void lcd1602_i2c_sendData(uint8_t data)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b086      	sub	sp, #24
 8000e60:	af02      	add	r7, sp, #8
 8000e62:	4603      	mov	r3, r0
 8000e64:	71fb      	strb	r3, [r7, #7]
  const uint8_t data_0_3 = (0xF0 & (data<<4));
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	011b      	lsls	r3, r3, #4
 8000e6a:	73fb      	strb	r3, [r7, #15]
  const uint8_t data_4_7 = (0xF0 & data);
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	f023 030f 	bic.w	r3, r3, #15
 8000e72:	73bb      	strb	r3, [r7, #14]
  uint8_t i2cData[4] =
 8000e74:	7bbb      	ldrb	r3, [r7, #14]
 8000e76:	f043 030d 	orr.w	r3, r3, #13
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	723b      	strb	r3, [r7, #8]
 8000e7e:	7bbb      	ldrb	r3, [r7, #14]
 8000e80:	f043 0309 	orr.w	r3, r3, #9
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	727b      	strb	r3, [r7, #9]
 8000e88:	7bfb      	ldrb	r3, [r7, #15]
 8000e8a:	f043 030d 	orr.w	r3, r3, #13
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	72bb      	strb	r3, [r7, #10]
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
 8000e94:	f043 0309 	orr.w	r3, r3, #9
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	72fb      	strb	r3, [r7, #11]
      data_4_7 | LCD_EN | LCD_BK_LIGHT | LCD_RS,
      data_4_7 | LCD_BK_LIGHT | LCD_RS,
      data_0_3 | LCD_EN | LCD_BK_LIGHT | LCD_RS,
      data_0_3 | LCD_BK_LIGHT | LCD_RS,
  };
  HAL_I2C_Master_Transmit(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS, i2cData, 4, 200);
 8000e9c:	4b07      	ldr	r3, [pc, #28]	; (8000ebc <lcd1602_i2c_sendData+0x60>)
 8000e9e:	6818      	ldr	r0, [r3, #0]
 8000ea0:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <lcd1602_i2c_sendData+0x64>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	b299      	uxth	r1, r3
 8000ea6:	f107 0208 	add.w	r2, r7, #8
 8000eaa:	23c8      	movs	r3, #200	; 0xc8
 8000eac:	9300      	str	r3, [sp, #0]
 8000eae:	2304      	movs	r3, #4
 8000eb0:	f002 f80c 	bl	8002ecc <HAL_I2C_Master_Transmit>
}
 8000eb4:	bf00      	nop
 8000eb6:	3710      	adds	r7, #16
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	200001f0 	.word	0x200001f0
 8000ec0:	200001f4 	.word	0x200001f4

08000ec4 <lcd1602_i2c_init>:
/**
 * @brief Initialise LCD16x2
 * @param[in] *pI2cHandle - pointer to HAL I2C handle
 */
bool lcd1602_i2c_init(I2C_HandleTypeDef *pI2cHandle)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  HAL_Delay(50);
 8000ecc:	2032      	movs	r0, #50	; 0x32
 8000ece:	f000 ff77 	bl	8001dc0 <HAL_Delay>
  lcd16x2_i2cHandle = pI2cHandle;
 8000ed2:	4a30      	ldr	r2, [pc, #192]	; (8000f94 <lcd1602_i2c_init+0xd0>)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6013      	str	r3, [r2, #0]
  if(HAL_I2C_IsDeviceReady(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS_0, 5, 500) != HAL_OK)
 8000ed8:	4b2e      	ldr	r3, [pc, #184]	; (8000f94 <lcd1602_i2c_init+0xd0>)
 8000eda:	6818      	ldr	r0, [r3, #0]
 8000edc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000ee0:	2205      	movs	r2, #5
 8000ee2:	214e      	movs	r1, #78	; 0x4e
 8000ee4:	f002 f8f0 	bl	80030c8 <HAL_I2C_IsDeviceReady>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d010      	beq.n	8000f10 <lcd1602_i2c_init+0x4c>
  {
    if(HAL_I2C_IsDeviceReady(lcd16x2_i2cHandle, LCD_I2C_SLAVE_ADDRESS_1, 5, 500) != HAL_OK)
 8000eee:	4b29      	ldr	r3, [pc, #164]	; (8000f94 <lcd1602_i2c_init+0xd0>)
 8000ef0:	6818      	ldr	r0, [r3, #0]
 8000ef2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000ef6:	2205      	movs	r2, #5
 8000ef8:	217e      	movs	r1, #126	; 0x7e
 8000efa:	f002 f8e5 	bl	80030c8 <HAL_I2C_IsDeviceReady>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <lcd1602_i2c_init+0x44>
    {
      return false;
 8000f04:	2300      	movs	r3, #0
 8000f06:	e040      	b.n	8000f8a <lcd1602_i2c_init+0xc6>
    }
    else
    {
      LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_1;
 8000f08:	4b23      	ldr	r3, [pc, #140]	; (8000f98 <lcd1602_i2c_init+0xd4>)
 8000f0a:	227e      	movs	r2, #126	; 0x7e
 8000f0c:	701a      	strb	r2, [r3, #0]
 8000f0e:	e002      	b.n	8000f16 <lcd1602_i2c_init+0x52>
    }
  }
  else
  {
    LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_0;
 8000f10:	4b21      	ldr	r3, [pc, #132]	; (8000f98 <lcd1602_i2c_init+0xd4>)
 8000f12:	224e      	movs	r2, #78	; 0x4e
 8000f14:	701a      	strb	r2, [r3, #0]
  }
  //Initialise LCD for 4-bit operation
  //1. Wait at least 15ms
  HAL_Delay(45);
 8000f16:	202d      	movs	r0, #45	; 0x2d
 8000f18:	f000 ff52 	bl	8001dc0 <HAL_Delay>
  //2. Attentions sequence
  lcd1602_i2c_sendCommand(0x30);
 8000f1c:	2030      	movs	r0, #48	; 0x30
 8000f1e:	f7ff ff69 	bl	8000df4 <lcd1602_i2c_sendCommand>
  HAL_Delay(5);
 8000f22:	2005      	movs	r0, #5
 8000f24:	f000 ff4c 	bl	8001dc0 <HAL_Delay>
  lcd1602_i2c_sendCommand(0x30);
 8000f28:	2030      	movs	r0, #48	; 0x30
 8000f2a:	f7ff ff63 	bl	8000df4 <lcd1602_i2c_sendCommand>
  HAL_Delay(1);
 8000f2e:	2001      	movs	r0, #1
 8000f30:	f000 ff46 	bl	8001dc0 <HAL_Delay>
  lcd1602_i2c_sendCommand(0x30);
 8000f34:	2030      	movs	r0, #48	; 0x30
 8000f36:	f7ff ff5d 	bl	8000df4 <lcd1602_i2c_sendCommand>
  HAL_Delay(8);
 8000f3a:	2008      	movs	r0, #8
 8000f3c:	f000 ff40 	bl	8001dc0 <HAL_Delay>
  lcd1602_i2c_sendCommand(0x20);
 8000f40:	2020      	movs	r0, #32
 8000f42:	f7ff ff57 	bl	8000df4 <lcd1602_i2c_sendCommand>
  HAL_Delay(8);
 8000f46:	2008      	movs	r0, #8
 8000f48:	f000 ff3a 	bl	8001dc0 <HAL_Delay>

  lcd1602_i2c_sendCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 8000f4c:	2028      	movs	r0, #40	; 0x28
 8000f4e:	f7ff ff51 	bl	8000df4 <lcd1602_i2c_sendCommand>
  HAL_Delay(1);
 8000f52:	2001      	movs	r0, #1
 8000f54:	f000 ff34 	bl	8001dc0 <HAL_Delay>
  lcd1602_i2c_sendCommand(LCD_DISPLAYCONTROL);
 8000f58:	2008      	movs	r0, #8
 8000f5a:	f7ff ff4b 	bl	8000df4 <lcd1602_i2c_sendCommand>
  HAL_Delay(1);
 8000f5e:	2001      	movs	r0, #1
 8000f60:	f000 ff2e 	bl	8001dc0 <HAL_Delay>
  lcd1602_i2c_sendCommand(LCD_CLEARDISPLAY);
 8000f64:	2001      	movs	r0, #1
 8000f66:	f7ff ff45 	bl	8000df4 <lcd1602_i2c_sendCommand>
  HAL_Delay(3);
 8000f6a:	2003      	movs	r0, #3
 8000f6c:	f000 ff28 	bl	8001dc0 <HAL_Delay>
  lcd1602_i2c_sendCommand(0x04 | LCD_ENTRY_ID);
 8000f70:	2006      	movs	r0, #6
 8000f72:	f7ff ff3f 	bl	8000df4 <lcd1602_i2c_sendCommand>
  HAL_Delay(1);
 8000f76:	2001      	movs	r0, #1
 8000f78:	f000 ff22 	bl	8001dc0 <HAL_Delay>
  lcd1602_i2c_sendCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_D);
 8000f7c:	200c      	movs	r0, #12
 8000f7e:	f7ff ff39 	bl	8000df4 <lcd1602_i2c_sendCommand>
  HAL_Delay(3);
 8000f82:	2003      	movs	r0, #3
 8000f84:	f000 ff1c 	bl	8001dc0 <HAL_Delay>

  return true;
 8000f88:	2301      	movs	r3, #1
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200001f0 	.word	0x200001f0
 8000f98:	200001f4 	.word	0x200001f4

08000f9c <lcd1602_i2c_setCursor>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd1602_i2c_setCursor(uint8_t row, uint8_t col)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	460a      	mov	r2, r1
 8000fa6:	71fb      	strb	r3, [r7, #7]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 8000fac:	79bb      	ldrb	r3, [r7, #6]
 8000fae:	f003 030f 	and.w	r3, r3, #15
 8000fb2:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d108      	bne.n	8000fcc <lcd1602_i2c_setCursor+0x30>
  {
    maskData |= (0x80);
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fc0:	73fb      	strb	r3, [r7, #15]
    lcd1602_i2c_sendCommand(maskData);
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff ff15 	bl	8000df4 <lcd1602_i2c_sendCommand>
  else
  {
    maskData |= (0xc0);
    lcd1602_i2c_sendCommand(maskData);
  }
}
 8000fca:	e007      	b.n	8000fdc <lcd1602_i2c_setCursor+0x40>
    maskData |= (0xc0);
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8000fd2:	73fb      	strb	r3, [r7, #15]
    lcd1602_i2c_sendCommand(maskData);
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff ff0c 	bl	8000df4 <lcd1602_i2c_sendCommand>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <lcd1602_i2c_1stLine>:

/**
 * @brief Move to beginning of 1st line
 */
void lcd1602_i2c_1stLine(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  lcd1602_i2c_setCursor(0,0);
 8000fe8:	2100      	movs	r1, #0
 8000fea:	2000      	movs	r0, #0
 8000fec:	f7ff ffd6 	bl	8000f9c <lcd1602_i2c_setCursor>
}
 8000ff0:	bf00      	nop
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <lcd1602_i2c_2ndLine>:
/**
 * @brief Move to beginning of 2nd line
 */
void lcd1602_i2c_2ndLine(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  lcd1602_i2c_setCursor(1,0);
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	f7ff ffce 	bl	8000f9c <lcd1602_i2c_setCursor>
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}

08001004 <lcd1602_i2c_clear>:

/**
 * @brief Display clear
 */
void lcd1602_i2c_clear(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  lcd1602_i2c_sendCommand(LCD_CLEARDISPLAY);
 8001008:	2001      	movs	r0, #1
 800100a:	f7ff fef3 	bl	8000df4 <lcd1602_i2c_sendCommand>
  HAL_Delay(3);
 800100e:	2003      	movs	r0, #3
 8001010:	f000 fed6 	bl	8001dc0 <HAL_Delay>
}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}

08001018 <lcd1602_i2c_printf>:

/**
 * @brief Print to display
 */
void lcd1602_i2c_printf(const char* str, ...)
{
 8001018:	b40f      	push	{r0, r1, r2, r3}
 800101a:	b590      	push	{r4, r7, lr}
 800101c:	b089      	sub	sp, #36	; 0x24
 800101e:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 8001020:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001024:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 8001026:	f107 0308 	add.w	r3, r7, #8
 800102a:	687a      	ldr	r2, [r7, #4]
 800102c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800102e:	4618      	mov	r0, r3
 8001030:	f004 fee0 	bl	8005df4 <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8001034:	2300      	movs	r3, #0
 8001036:	77fb      	strb	r3, [r7, #31]
 8001038:	e00a      	b.n	8001050 <lcd1602_i2c_printf+0x38>
  {
    lcd1602_i2c_sendData((uint8_t)stringArray[i]);
 800103a:	7ffb      	ldrb	r3, [r7, #31]
 800103c:	3320      	adds	r3, #32
 800103e:	443b      	add	r3, r7
 8001040:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff ff09 	bl	8000e5c <lcd1602_i2c_sendData>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 800104a:	7ffb      	ldrb	r3, [r7, #31]
 800104c:	3301      	adds	r3, #1
 800104e:	77fb      	strb	r3, [r7, #31]
 8001050:	7ffc      	ldrb	r4, [r7, #31]
 8001052:	f107 0308 	add.w	r3, r7, #8
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff f87a 	bl	8000150 <strlen>
 800105c:	4603      	mov	r3, r0
 800105e:	429c      	cmp	r4, r3
 8001060:	d202      	bcs.n	8001068 <lcd1602_i2c_printf+0x50>
 8001062:	7ffb      	ldrb	r3, [r7, #31]
 8001064:	2b0f      	cmp	r3, #15
 8001066:	d9e8      	bls.n	800103a <lcd1602_i2c_printf+0x22>
  }
}
 8001068:	bf00      	nop
 800106a:	3724      	adds	r7, #36	; 0x24
 800106c:	46bd      	mov	sp, r7
 800106e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001072:	b004      	add	sp, #16
 8001074:	4770      	bx	lr
	...

08001078 <main>:
void transmitData();
void initEventQueue();
void ADC_Select_CH0 (void);
void ADC_Select_CH1 (void);
int main(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0

  HAL_Init();
 800107e:	f000 fe3d 	bl	8001cfc <HAL_Init>
  SystemClock_Config();
 8001082:	f000 f9fb 	bl	800147c <SystemClock_Config>
  MX_GPIO_Init();
 8001086:	f000 fb3d 	bl	8001704 <MX_GPIO_Init>
  MX_I2C1_Init();
 800108a:	f000 fa95 	bl	80015b8 <MX_I2C1_Init>

  MX_USART1_UART_Init();
 800108e:	f000 fb0f 	bl	80016b0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001092:	f000 fabf 	bl	8001614 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001096:	f000 fa41 	bl	800151c <MX_ADC1_Init>
  EventQueue_Init(&event);
 800109a:	481e      	ldr	r0, [pc, #120]	; (8001114 <main+0x9c>)
 800109c:	f000 fb8f 	bl	80017be <EventQueue_Init>
  initEventQueue();
 80010a0:	f000 f988 	bl	80013b4 <initEventQueue>
  lcd1602_i2c_init(&hi2c1);
 80010a4:	481c      	ldr	r0, [pc, #112]	; (8001118 <main+0xa0>)
 80010a6:	f7ff ff0d 	bl	8000ec4 <lcd1602_i2c_init>
  void (*execute_task[])(void) = {readSensor,displayLCD,transmitData};
 80010aa:	4a1c      	ldr	r2, [pc, #112]	; (800111c <main+0xa4>)
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80010b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  HAL_TIM_Base_Start_IT(&htim2);
 80010b4:	481a      	ldr	r0, [pc, #104]	; (8001120 <main+0xa8>)
 80010b6:	f003 f977 	bl	80043a8 <HAL_TIM_Base_Start_IT>
  {
//	  timeSystick= HAL_GetTick();
//	  if(timeSystick%cycle){
//		  EventQueue_Put(&event, EVENT01);
//	  }
	  if(EventQueue_isEmpty(&event)){
 80010ba:	4816      	ldr	r0, [pc, #88]	; (8001114 <main+0x9c>)
 80010bc:	f000 fb8e 	bl	80017dc <EventQueue_isEmpty>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d015      	beq.n	80010f2 <main+0x7a>
		  HAL_UART_Transmit(&huart1, (uint8_t*)"Suspend", 7, 1000);
 80010c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ca:	2207      	movs	r2, #7
 80010cc:	4915      	ldr	r1, [pc, #84]	; (8001124 <main+0xac>)
 80010ce:	4816      	ldr	r0, [pc, #88]	; (8001128 <main+0xb0>)
 80010d0:	f003 fd68 	bl	8004ba4 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1,(uint8_t*)"\n", 2, 100);
 80010d4:	2364      	movs	r3, #100	; 0x64
 80010d6:	2202      	movs	r2, #2
 80010d8:	4914      	ldr	r1, [pc, #80]	; (800112c <main+0xb4>)
 80010da:	4813      	ldr	r0, [pc, #76]	; (8001128 <main+0xb0>)
 80010dc:	f003 fd62 	bl	8004ba4 <HAL_UART_Transmit>
		  HAL_SuspendTick();
 80010e0:	f000 fe92 	bl	8001e08 <HAL_SuspendTick>
		  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80010e4:	2101      	movs	r1, #1
 80010e6:	2000      	movs	r0, #0
 80010e8:	f002 fb76 	bl	80037d8 <HAL_PWR_EnterSLEEPMode>
		  HAL_ResumeTick();
 80010ec:	f000 fe9a 	bl	8001e24 <HAL_ResumeTick>
 80010f0:	e7e3      	b.n	80010ba <main+0x42>
	  }
	  else{
		  (*execute_task[currentEvent])();
 80010f2:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <main+0xb8>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	3310      	adds	r3, #16
 80010fa:	443b      	add	r3, r7
 80010fc:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 8001100:	4798      	blx	r3
		  currentEvent=EventQueue_Get(&event);
 8001102:	4804      	ldr	r0, [pc, #16]	; (8001114 <main+0x9c>)
 8001104:	f000 fb9e 	bl	8001844 <EventQueue_Get>
 8001108:	4603      	mov	r3, r0
 800110a:	461a      	mov	r2, r3
 800110c:	4b08      	ldr	r3, [pc, #32]	; (8001130 <main+0xb8>)
 800110e:	701a      	strb	r2, [r3, #0]
	  if(EventQueue_isEmpty(&event)){
 8001110:	e7d3      	b.n	80010ba <main+0x42>
 8001112:	bf00      	nop
 8001114:	200001f8 	.word	0x200001f8
 8001118:	2000020c 	.word	0x2000020c
 800111c:	08009674 	.word	0x08009674
 8001120:	20000260 	.word	0x20000260
 8001124:	08009668 	.word	0x08009668
 8001128:	200002a8 	.word	0x200002a8
 800112c:	08009670 	.word	0x08009670
 8001130:	20000350 	.word	0x20000350
 8001134:	00000000 	.word	0x00000000

08001138 <readSensor>:
		  }
  }
}
void readSensor(){
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, (uint8_t*)"Task01", 6, 1000);
 800113e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001142:	2206      	movs	r2, #6
 8001144:	495a      	ldr	r1, [pc, #360]	; (80012b0 <readSensor+0x178>)
 8001146:	485b      	ldr	r0, [pc, #364]	; (80012b4 <readSensor+0x17c>)
 8001148:	f003 fd2c 	bl	8004ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,(uint8_t*)"\n", 2, 100);
 800114c:	2364      	movs	r3, #100	; 0x64
 800114e:	2202      	movs	r2, #2
 8001150:	4959      	ldr	r1, [pc, #356]	; (80012b8 <readSensor+0x180>)
 8001152:	4858      	ldr	r0, [pc, #352]	; (80012b4 <readSensor+0x17c>)
 8001154:	f003 fd26 	bl	8004ba4 <HAL_UART_Transmit>
	EventQueue_Put(&event, EVENT02);
 8001158:	2101      	movs	r1, #1
 800115a:	4858      	ldr	r0, [pc, #352]	; (80012bc <readSensor+0x184>)
 800115c:	f000 fb50 	bl	8001800 <EventQueue_Put>
	//readDHT11(&dht11);
	ADC_Select_CH0();
 8001160:	f000 f950 	bl	8001404 <ADC_Select_CH0>
	HAL_ADC_Start(&hadc1);
 8001164:	4856      	ldr	r0, [pc, #344]	; (80012c0 <readSensor+0x188>)
 8001166:	f000 ff43 	bl	8001ff0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 800116a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800116e:	4854      	ldr	r0, [pc, #336]	; (80012c0 <readSensor+0x188>)
 8001170:	f001 f818 	bl	80021a4 <HAL_ADC_PollForConversion>
	uint32_t a=0;
 8001174:	2300      	movs	r3, #0
 8001176:	60fb      	str	r3, [r7, #12]
	for(int i=0;i<3;i++){
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
 800117c:	e009      	b.n	8001192 <readSensor+0x5a>
		a+= HAL_ADC_GetValue(&hadc1);
 800117e:	4850      	ldr	r0, [pc, #320]	; (80012c0 <readSensor+0x188>)
 8001180:	f001 f916 	bl	80023b0 <HAL_ADC_GetValue>
 8001184:	4602      	mov	r2, r0
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	4413      	add	r3, r2
 800118a:	60fb      	str	r3, [r7, #12]
	for(int i=0;i<3;i++){
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	3301      	adds	r3, #1
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	2b02      	cmp	r3, #2
 8001196:	ddf2      	ble.n	800117e <readSensor+0x46>
	}
	adcValueCN1=a/3;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	4a4a      	ldr	r2, [pc, #296]	; (80012c4 <readSensor+0x18c>)
 800119c:	fba2 2303 	umull	r2, r3, r2, r3
 80011a0:	085b      	lsrs	r3, r3, #1
 80011a2:	4a49      	ldr	r2, [pc, #292]	; (80012c8 <readSensor+0x190>)
 80011a4:	6013      	str	r3, [r2, #0]
	HAL_ADC_Stop(&hadc1);
 80011a6:	4846      	ldr	r0, [pc, #280]	; (80012c0 <readSensor+0x188>)
 80011a8:	f000 ffd0 	bl	800214c <HAL_ADC_Stop>
	temp1= adcValueCN1*22/273.0;
 80011ac:	4b46      	ldr	r3, [pc, #280]	; (80012c8 <readSensor+0x190>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2216      	movs	r2, #22
 80011b2:	fb02 f303 	mul.w	r3, r2, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f914 	bl	80003e4 <__aeabi_ui2d>
 80011bc:	a338      	add	r3, pc, #224	; (adr r3, 80012a0 <readSensor+0x168>)
 80011be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c2:	f7ff fab3 	bl	800072c <__aeabi_ddiv>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	4610      	mov	r0, r2
 80011cc:	4619      	mov	r1, r3
 80011ce:	f7ff fc7b 	bl	8000ac8 <__aeabi_d2f>
 80011d2:	4603      	mov	r3, r0
 80011d4:	4a3d      	ldr	r2, [pc, #244]	; (80012cc <readSensor+0x194>)
 80011d6:	6013      	str	r3, [r2, #0]
	HAL_Delay(100);
 80011d8:	2064      	movs	r0, #100	; 0x64
 80011da:	f000 fdf1 	bl	8001dc0 <HAL_Delay>
	ADC_Select_CH1();
 80011de:	f000 f92f 	bl	8001440 <ADC_Select_CH1>
	HAL_ADC_Start(&hadc1);
 80011e2:	4837      	ldr	r0, [pc, #220]	; (80012c0 <readSensor+0x188>)
 80011e4:	f000 ff04 	bl	8001ff0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 80011e8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80011ec:	4834      	ldr	r0, [pc, #208]	; (80012c0 <readSensor+0x188>)
 80011ee:	f000 ffd9 	bl	80021a4 <HAL_ADC_PollForConversion>
	uint32_t k=0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	607b      	str	r3, [r7, #4]
	for(int i=0;i<3;i++){
 80011f6:	2300      	movs	r3, #0
 80011f8:	603b      	str	r3, [r7, #0]
 80011fa:	e009      	b.n	8001210 <readSensor+0xd8>
		k+= HAL_ADC_GetValue(&hadc1);
 80011fc:	4830      	ldr	r0, [pc, #192]	; (80012c0 <readSensor+0x188>)
 80011fe:	f001 f8d7 	bl	80023b0 <HAL_ADC_GetValue>
 8001202:	4602      	mov	r2, r0
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4413      	add	r3, r2
 8001208:	607b      	str	r3, [r7, #4]
	for(int i=0;i<3;i++){
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	3301      	adds	r3, #1
 800120e:	603b      	str	r3, [r7, #0]
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	2b02      	cmp	r3, #2
 8001214:	ddf2      	ble.n	80011fc <readSensor+0xc4>
	}
	adcValueCN2=k/3;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a2a      	ldr	r2, [pc, #168]	; (80012c4 <readSensor+0x18c>)
 800121a:	fba2 2303 	umull	r2, r3, r2, r3
 800121e:	085b      	lsrs	r3, r3, #1
 8001220:	4a2b      	ldr	r2, [pc, #172]	; (80012d0 <readSensor+0x198>)
 8001222:	6013      	str	r3, [r2, #0]
	humid1=(float)adcValueCN2*100.0/4095;
 8001224:	4b2a      	ldr	r3, [pc, #168]	; (80012d0 <readSensor+0x198>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff fd53 	bl	8000cd4 <__aeabi_ui2f>
 800122e:	4603      	mov	r3, r0
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff f8f9 	bl	8000428 <__aeabi_f2d>
 8001236:	f04f 0200 	mov.w	r2, #0
 800123a:	4b26      	ldr	r3, [pc, #152]	; (80012d4 <readSensor+0x19c>)
 800123c:	f7ff f94c 	bl	80004d8 <__aeabi_dmul>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4610      	mov	r0, r2
 8001246:	4619      	mov	r1, r3
 8001248:	a317      	add	r3, pc, #92	; (adr r3, 80012a8 <readSensor+0x170>)
 800124a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124e:	f7ff fa6d 	bl	800072c <__aeabi_ddiv>
 8001252:	4602      	mov	r2, r0
 8001254:	460b      	mov	r3, r1
 8001256:	4610      	mov	r0, r2
 8001258:	4619      	mov	r1, r3
 800125a:	f7ff fc35 	bl	8000ac8 <__aeabi_d2f>
 800125e:	4603      	mov	r3, r0
 8001260:	4a1d      	ldr	r2, [pc, #116]	; (80012d8 <readSensor+0x1a0>)
 8001262:	6013      	str	r3, [r2, #0]
	HAL_ADC_Stop(&hadc1);
 8001264:	4816      	ldr	r0, [pc, #88]	; (80012c0 <readSensor+0x188>)
 8001266:	f000 ff71 	bl	800214c <HAL_ADC_Stop>
	sprintf(temp,"TEMP=%.1f",temp1);
 800126a:	4b18      	ldr	r3, [pc, #96]	; (80012cc <readSensor+0x194>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff f8da 	bl	8000428 <__aeabi_f2d>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4918      	ldr	r1, [pc, #96]	; (80012dc <readSensor+0x1a4>)
 800127a:	4819      	ldr	r0, [pc, #100]	; (80012e0 <readSensor+0x1a8>)
 800127c:	f004 fd40 	bl	8005d00 <siprintf>
	sprintf(humid,"humid=%.1f",humid1);
 8001280:	4b15      	ldr	r3, [pc, #84]	; (80012d8 <readSensor+0x1a0>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff f8cf 	bl	8000428 <__aeabi_f2d>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4915      	ldr	r1, [pc, #84]	; (80012e4 <readSensor+0x1ac>)
 8001290:	4815      	ldr	r0, [pc, #84]	; (80012e8 <readSensor+0x1b0>)
 8001292:	f004 fd35 	bl	8005d00 <siprintf>
}
 8001296:	bf00      	nop
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	00000000 	.word	0x00000000
 80012a4:	40711000 	.word	0x40711000
 80012a8:	00000000 	.word	0x00000000
 80012ac:	40affe00 	.word	0x40affe00
 80012b0:	08009680 	.word	0x08009680
 80012b4:	200002a8 	.word	0x200002a8
 80012b8:	08009670 	.word	0x08009670
 80012bc:	200001f8 	.word	0x200001f8
 80012c0:	200002f0 	.word	0x200002f0
 80012c4:	aaaaaaab 	.word	0xaaaaaaab
 80012c8:	20000340 	.word	0x20000340
 80012cc:	20000348 	.word	0x20000348
 80012d0:	20000344 	.word	0x20000344
 80012d4:	40590000 	.word	0x40590000
 80012d8:	2000034c 	.word	0x2000034c
 80012dc:	08009688 	.word	0x08009688
 80012e0:	20000320 	.word	0x20000320
 80012e4:	08009694 	.word	0x08009694
 80012e8:	20000330 	.word	0x20000330

080012ec <displayLCD>:

void displayLCD(){
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
	EventQueue_Put(&event, EVENT03);
 80012f0:	2102      	movs	r1, #2
 80012f2:	480f      	ldr	r0, [pc, #60]	; (8001330 <displayLCD+0x44>)
 80012f4:	f000 fa84 	bl	8001800 <EventQueue_Put>
//	sprintf(temp,"TEMP=%.1f",(float)dht11.temperature);
//	sprintf(humid,"humid=%.1f",(float)dht11.humidty);
	HAL_UART_Transmit(&huart1, (uint8_t*)"Task02", 6, 1000);
 80012f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012fc:	2206      	movs	r2, #6
 80012fe:	490d      	ldr	r1, [pc, #52]	; (8001334 <displayLCD+0x48>)
 8001300:	480d      	ldr	r0, [pc, #52]	; (8001338 <displayLCD+0x4c>)
 8001302:	f003 fc4f 	bl	8004ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,(uint8_t*)"\n", 2, 100);
 8001306:	2364      	movs	r3, #100	; 0x64
 8001308:	2202      	movs	r2, #2
 800130a:	490c      	ldr	r1, [pc, #48]	; (800133c <displayLCD+0x50>)
 800130c:	480a      	ldr	r0, [pc, #40]	; (8001338 <displayLCD+0x4c>)
 800130e:	f003 fc49 	bl	8004ba4 <HAL_UART_Transmit>
	lcd1602_i2c_clear();
 8001312:	f7ff fe77 	bl	8001004 <lcd1602_i2c_clear>
	lcd1602_i2c_1stLine();
 8001316:	f7ff fe65 	bl	8000fe4 <lcd1602_i2c_1stLine>
	lcd1602_i2c_printf(temp);
 800131a:	4809      	ldr	r0, [pc, #36]	; (8001340 <displayLCD+0x54>)
 800131c:	f7ff fe7c 	bl	8001018 <lcd1602_i2c_printf>
	lcd1602_i2c_2ndLine();
 8001320:	f7ff fe68 	bl	8000ff4 <lcd1602_i2c_2ndLine>
	lcd1602_i2c_printf(humid);
 8001324:	4807      	ldr	r0, [pc, #28]	; (8001344 <displayLCD+0x58>)
 8001326:	f7ff fe77 	bl	8001018 <lcd1602_i2c_printf>

}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200001f8 	.word	0x200001f8
 8001334:	080096a0 	.word	0x080096a0
 8001338:	200002a8 	.word	0x200002a8
 800133c:	08009670 	.word	0x08009670
 8001340:	20000320 	.word	0x20000320
 8001344:	20000330 	.word	0x20000330

08001348 <transmitData>:
void transmitData(){
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
//	sprintf(temp,"TEMP=%.1f",(float)dht11.temperature);
//	sprintf(humid,"humid=%.1f",(float)dht11.humidty);
	HAL_UART_Transmit(&huart1, (uint8_t*)"Task03", 6, 1000);
 800134c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001350:	2206      	movs	r2, #6
 8001352:	4913      	ldr	r1, [pc, #76]	; (80013a0 <transmitData+0x58>)
 8001354:	4813      	ldr	r0, [pc, #76]	; (80013a4 <transmitData+0x5c>)
 8001356:	f003 fc25 	bl	8004ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,(uint8_t*)"\n", 2, 100);
 800135a:	2364      	movs	r3, #100	; 0x64
 800135c:	2202      	movs	r2, #2
 800135e:	4912      	ldr	r1, [pc, #72]	; (80013a8 <transmitData+0x60>)
 8001360:	4810      	ldr	r0, [pc, #64]	; (80013a4 <transmitData+0x5c>)
 8001362:	f003 fc1f 	bl	8004ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,(uint8_t*)temp, sizeof(temp), 1000);
 8001366:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800136a:	2210      	movs	r2, #16
 800136c:	490f      	ldr	r1, [pc, #60]	; (80013ac <transmitData+0x64>)
 800136e:	480d      	ldr	r0, [pc, #52]	; (80013a4 <transmitData+0x5c>)
 8001370:	f003 fc18 	bl	8004ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,(uint8_t*)"\n", 2, 100);
 8001374:	2364      	movs	r3, #100	; 0x64
 8001376:	2202      	movs	r2, #2
 8001378:	490b      	ldr	r1, [pc, #44]	; (80013a8 <transmitData+0x60>)
 800137a:	480a      	ldr	r0, [pc, #40]	; (80013a4 <transmitData+0x5c>)
 800137c:	f003 fc12 	bl	8004ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,(uint8_t*)humid, sizeof(humid), 1000);
 8001380:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001384:	2210      	movs	r2, #16
 8001386:	490a      	ldr	r1, [pc, #40]	; (80013b0 <transmitData+0x68>)
 8001388:	4806      	ldr	r0, [pc, #24]	; (80013a4 <transmitData+0x5c>)
 800138a:	f003 fc0b 	bl	8004ba4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,(uint8_t*)"\n", 2, 100);
 800138e:	2364      	movs	r3, #100	; 0x64
 8001390:	2202      	movs	r2, #2
 8001392:	4905      	ldr	r1, [pc, #20]	; (80013a8 <transmitData+0x60>)
 8001394:	4803      	ldr	r0, [pc, #12]	; (80013a4 <transmitData+0x5c>)
 8001396:	f003 fc05 	bl	8004ba4 <HAL_UART_Transmit>
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	080096a8 	.word	0x080096a8
 80013a4:	200002a8 	.word	0x200002a8
 80013a8:	08009670 	.word	0x08009670
 80013ac:	20000320 	.word	0x20000320
 80013b0:	20000330 	.word	0x20000330

080013b4 <initEventQueue>:

void initEventQueue(){
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
	event.event[0]=EVENT01;
 80013b8:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <initEventQueue+0x20>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	701a      	strb	r2, [r3, #0]
	event.event[1]=EVENT02;
 80013be:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <initEventQueue+0x20>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	705a      	strb	r2, [r3, #1]
	event.event[2]=EVENT03;
 80013c4:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <initEventQueue+0x20>)
 80013c6:	2202      	movs	r2, #2
 80013c8:	709a      	strb	r2, [r3, #2]
}
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	200001f8 	.word	0x200001f8

080013d8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 if(htim->Instance == htim2.Instance)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4b05      	ldr	r3, [pc, #20]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d103      	bne.n	80013f4 <HAL_TIM_PeriodElapsedCallback+0x1c>
 {
		 EventQueue_Put(&event, EVENT01);
 80013ec:	2100      	movs	r1, #0
 80013ee:	4804      	ldr	r0, [pc, #16]	; (8001400 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80013f0:	f000 fa06 	bl	8001800 <EventQueue_Put>
 }
}
 80013f4:	bf00      	nop
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000260 	.word	0x20000260
 8001400:	200001f8 	.word	0x200001f8

08001404 <ADC_Select_CH0>:

void ADC_Select_CH0 (void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 ADC_ChannelConfTypeDef sConfig = {0};
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 sConfig.Channel = ADC_CHANNEL_0;
 8001414:	2300      	movs	r3, #0
 8001416:	607b      	str	r3, [r7, #4]
 sConfig.Rank = ADC_REGULAR_RANK_1;
 8001418:	2301      	movs	r3, #1
 800141a:	60bb      	str	r3, [r7, #8]
 sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800141c:	2307      	movs	r3, #7
 800141e:	60fb      	str	r3, [r7, #12]
 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001420:	1d3b      	adds	r3, r7, #4
 8001422:	4619      	mov	r1, r3
 8001424:	4805      	ldr	r0, [pc, #20]	; (800143c <ADC_Select_CH0+0x38>)
 8001426:	f000 ffcf 	bl	80023c8 <HAL_ADC_ConfigChannel>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <ADC_Select_CH0+0x30>
 {
   Error_Handler();
 8001430:	f000 f9c0 	bl	80017b4 <Error_Handler>
 }
}
 8001434:	bf00      	nop
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	200002f0 	.word	0x200002f0

08001440 <ADC_Select_CH1>:
void ADC_Select_CH1 (void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 ADC_ChannelConfTypeDef sConfig = {0};
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 sConfig.Channel = ADC_CHANNEL_1;
 8001450:	2301      	movs	r3, #1
 8001452:	607b      	str	r3, [r7, #4]
 sConfig.Rank = ADC_REGULAR_RANK_1;
 8001454:	2301      	movs	r3, #1
 8001456:	60bb      	str	r3, [r7, #8]
 sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001458:	2307      	movs	r3, #7
 800145a:	60fb      	str	r3, [r7, #12]
 if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	4619      	mov	r1, r3
 8001460:	4805      	ldr	r0, [pc, #20]	; (8001478 <ADC_Select_CH1+0x38>)
 8001462:	f000 ffb1 	bl	80023c8 <HAL_ADC_ConfigChannel>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <ADC_Select_CH1+0x30>
 {
   Error_Handler();
 800146c:	f000 f9a2 	bl	80017b4 <Error_Handler>
 }
}
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	200002f0 	.word	0x200002f0

0800147c <SystemClock_Config>:

void SystemClock_Config(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b094      	sub	sp, #80	; 0x50
 8001480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001482:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001486:	2228      	movs	r2, #40	; 0x28
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f004 fcbc 	bl	8005e08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001490:	f107 0314 	add.w	r3, r7, #20
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
 800149e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014ac:	2302      	movs	r3, #2
 80014ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014b0:	2301      	movs	r3, #1
 80014b2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014b4:	2310      	movs	r3, #16
 80014b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014b8:	2300      	movs	r3, #0
 80014ba:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014c0:	4618      	mov	r0, r3
 80014c2:	f002 f9a5 	bl	8003810 <HAL_RCC_OscConfig>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80014cc:	f000 f972 	bl	80017b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d0:	230f      	movs	r3, #15
 80014d2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014d4:	2300      	movs	r3, #0
 80014d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014d8:	2300      	movs	r3, #0
 80014da:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014dc:	2300      	movs	r3, #0
 80014de:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014e0:	2300      	movs	r3, #0
 80014e2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	2100      	movs	r1, #0
 80014ea:	4618      	mov	r0, r3
 80014ec:	f002 fc12 	bl	8003d14 <HAL_RCC_ClockConfig>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80014f6:	f000 f95d 	bl	80017b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80014fa:	2302      	movs	r3, #2
 80014fc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80014fe:	2300      	movs	r3, #0
 8001500:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001502:	1d3b      	adds	r3, r7, #4
 8001504:	4618      	mov	r0, r3
 8001506:	f002 fd93 	bl	8004030 <HAL_RCCEx_PeriphCLKConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001510:	f000 f950 	bl	80017b4 <Error_Handler>
  }
}
 8001514:	bf00      	nop
 8001516:	3750      	adds	r7, #80	; 0x50
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800152c:	4b20      	ldr	r3, [pc, #128]	; (80015b0 <MX_ADC1_Init+0x94>)
 800152e:	4a21      	ldr	r2, [pc, #132]	; (80015b4 <MX_ADC1_Init+0x98>)
 8001530:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001532:	4b1f      	ldr	r3, [pc, #124]	; (80015b0 <MX_ADC1_Init+0x94>)
 8001534:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001538:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800153a:	4b1d      	ldr	r3, [pc, #116]	; (80015b0 <MX_ADC1_Init+0x94>)
 800153c:	2201      	movs	r2, #1
 800153e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001540:	4b1b      	ldr	r3, [pc, #108]	; (80015b0 <MX_ADC1_Init+0x94>)
 8001542:	2200      	movs	r2, #0
 8001544:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001546:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <MX_ADC1_Init+0x94>)
 8001548:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800154c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <MX_ADC1_Init+0x94>)
 8001550:	2200      	movs	r2, #0
 8001552:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8001554:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <MX_ADC1_Init+0x94>)
 8001556:	2202      	movs	r2, #2
 8001558:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800155a:	4815      	ldr	r0, [pc, #84]	; (80015b0 <MX_ADC1_Init+0x94>)
 800155c:	f000 fc70 	bl	8001e40 <HAL_ADC_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001566:	f000 f925 	bl	80017b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800156a:	2300      	movs	r3, #0
 800156c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800156e:	2301      	movs	r3, #1
 8001570:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001576:	1d3b      	adds	r3, r7, #4
 8001578:	4619      	mov	r1, r3
 800157a:	480d      	ldr	r0, [pc, #52]	; (80015b0 <MX_ADC1_Init+0x94>)
 800157c:	f000 ff24 	bl	80023c8 <HAL_ADC_ConfigChannel>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001586:	f000 f915 	bl	80017b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800158a:	2301      	movs	r3, #1
 800158c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800158e:	2302      	movs	r3, #2
 8001590:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001592:	1d3b      	adds	r3, r7, #4
 8001594:	4619      	mov	r1, r3
 8001596:	4806      	ldr	r0, [pc, #24]	; (80015b0 <MX_ADC1_Init+0x94>)
 8001598:	f000 ff16 	bl	80023c8 <HAL_ADC_ConfigChannel>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80015a2:	f000 f907 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015a6:	bf00      	nop
 80015a8:	3710      	adds	r7, #16
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	200002f0 	.word	0x200002f0
 80015b4:	40012400 	.word	0x40012400

080015b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <MX_I2C1_Init+0x50>)
 80015be:	4a13      	ldr	r2, [pc, #76]	; (800160c <MX_I2C1_Init+0x54>)
 80015c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015c2:	4b11      	ldr	r3, [pc, #68]	; (8001608 <MX_I2C1_Init+0x50>)
 80015c4:	4a12      	ldr	r2, [pc, #72]	; (8001610 <MX_I2C1_Init+0x58>)
 80015c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015c8:	4b0f      	ldr	r3, [pc, #60]	; (8001608 <MX_I2C1_Init+0x50>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	; (8001608 <MX_I2C1_Init+0x50>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <MX_I2C1_Init+0x50>)
 80015d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015dc:	4b0a      	ldr	r3, [pc, #40]	; (8001608 <MX_I2C1_Init+0x50>)
 80015de:	2200      	movs	r2, #0
 80015e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015e2:	4b09      	ldr	r3, [pc, #36]	; (8001608 <MX_I2C1_Init+0x50>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015e8:	4b07      	ldr	r3, [pc, #28]	; (8001608 <MX_I2C1_Init+0x50>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015ee:	4b06      	ldr	r3, [pc, #24]	; (8001608 <MX_I2C1_Init+0x50>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015f4:	4804      	ldr	r0, [pc, #16]	; (8001608 <MX_I2C1_Init+0x50>)
 80015f6:	f001 fb25 	bl	8002c44 <HAL_I2C_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001600:	f000 f8d8 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}
 8001608:	2000020c 	.word	0x2000020c
 800160c:	40005400 	.word	0x40005400
 8001610:	000186a0 	.word	0x000186a0

08001614 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800161a:	f107 0308 	add.w	r3, r7, #8
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	609a      	str	r2, [r3, #8]
 8001626:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001628:	463b      	mov	r3, r7
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001630:	4b1e      	ldr	r3, [pc, #120]	; (80016ac <MX_TIM2_Init+0x98>)
 8001632:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001636:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3599;
 8001638:	4b1c      	ldr	r3, [pc, #112]	; (80016ac <MX_TIM2_Init+0x98>)
 800163a:	f640 620f 	movw	r2, #3599	; 0xe0f
 800163e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001640:	4b1a      	ldr	r3, [pc, #104]	; (80016ac <MX_TIM2_Init+0x98>)
 8001642:	2200      	movs	r2, #0
 8001644:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001646:	4b19      	ldr	r3, [pc, #100]	; (80016ac <MX_TIM2_Init+0x98>)
 8001648:	f242 720f 	movw	r2, #9999	; 0x270f
 800164c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164e:	4b17      	ldr	r3, [pc, #92]	; (80016ac <MX_TIM2_Init+0x98>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001654:	4b15      	ldr	r3, [pc, #84]	; (80016ac <MX_TIM2_Init+0x98>)
 8001656:	2200      	movs	r2, #0
 8001658:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800165a:	4814      	ldr	r0, [pc, #80]	; (80016ac <MX_TIM2_Init+0x98>)
 800165c:	f002 fe54 	bl	8004308 <HAL_TIM_Base_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001666:	f000 f8a5 	bl	80017b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800166a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800166e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001670:	f107 0308 	add.w	r3, r7, #8
 8001674:	4619      	mov	r1, r3
 8001676:	480d      	ldr	r0, [pc, #52]	; (80016ac <MX_TIM2_Init+0x98>)
 8001678:	f002 fff0 	bl	800465c <HAL_TIM_ConfigClockSource>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001682:	f000 f897 	bl	80017b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001686:	2300      	movs	r3, #0
 8001688:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800168a:	2300      	movs	r3, #0
 800168c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800168e:	463b      	mov	r3, r7
 8001690:	4619      	mov	r1, r3
 8001692:	4806      	ldr	r0, [pc, #24]	; (80016ac <MX_TIM2_Init+0x98>)
 8001694:	f003 f9c6 	bl	8004a24 <HAL_TIMEx_MasterConfigSynchronization>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800169e:	f000 f889 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016a2:	bf00      	nop
 80016a4:	3718      	adds	r7, #24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20000260 	.word	0x20000260

080016b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016b4:	4b11      	ldr	r3, [pc, #68]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016b6:	4a12      	ldr	r2, [pc, #72]	; (8001700 <MX_USART1_UART_Init+0x50>)
 80016b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016ba:	4b10      	ldr	r3, [pc, #64]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016c2:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016c8:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016ce:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016d4:	4b09      	ldr	r3, [pc, #36]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016d6:	220c      	movs	r2, #12
 80016d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016da:	4b08      	ldr	r3, [pc, #32]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016e0:	4b06      	ldr	r3, [pc, #24]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016e6:	4805      	ldr	r0, [pc, #20]	; (80016fc <MX_USART1_UART_Init+0x4c>)
 80016e8:	f003 fa0c 	bl	8004b04 <HAL_UART_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016f2:	f000 f85f 	bl	80017b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200002a8 	.word	0x200002a8
 8001700:	40013800 	.word	0x40013800

08001704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b088      	sub	sp, #32
 8001708:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170a:	f107 0310 	add.w	r3, r7, #16
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001718:	4b24      	ldr	r3, [pc, #144]	; (80017ac <MX_GPIO_Init+0xa8>)
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	4a23      	ldr	r2, [pc, #140]	; (80017ac <MX_GPIO_Init+0xa8>)
 800171e:	f043 0310 	orr.w	r3, r3, #16
 8001722:	6193      	str	r3, [r2, #24]
 8001724:	4b21      	ldr	r3, [pc, #132]	; (80017ac <MX_GPIO_Init+0xa8>)
 8001726:	699b      	ldr	r3, [r3, #24]
 8001728:	f003 0310 	and.w	r3, r3, #16
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001730:	4b1e      	ldr	r3, [pc, #120]	; (80017ac <MX_GPIO_Init+0xa8>)
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	4a1d      	ldr	r2, [pc, #116]	; (80017ac <MX_GPIO_Init+0xa8>)
 8001736:	f043 0320 	orr.w	r3, r3, #32
 800173a:	6193      	str	r3, [r2, #24]
 800173c:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <MX_GPIO_Init+0xa8>)
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	f003 0320 	and.w	r3, r3, #32
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001748:	4b18      	ldr	r3, [pc, #96]	; (80017ac <MX_GPIO_Init+0xa8>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	4a17      	ldr	r2, [pc, #92]	; (80017ac <MX_GPIO_Init+0xa8>)
 800174e:	f043 0304 	orr.w	r3, r3, #4
 8001752:	6193      	str	r3, [r2, #24]
 8001754:	4b15      	ldr	r3, [pc, #84]	; (80017ac <MX_GPIO_Init+0xa8>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	f003 0304 	and.w	r3, r3, #4
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001760:	4b12      	ldr	r3, [pc, #72]	; (80017ac <MX_GPIO_Init+0xa8>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	4a11      	ldr	r2, [pc, #68]	; (80017ac <MX_GPIO_Init+0xa8>)
 8001766:	f043 0308 	orr.w	r3, r3, #8
 800176a:	6193      	str	r3, [r2, #24]
 800176c:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <MX_GPIO_Init+0xa8>)
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	f003 0308 	and.w	r3, r3, #8
 8001774:	603b      	str	r3, [r7, #0]
 8001776:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8001778:	2200      	movs	r2, #0
 800177a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800177e:	480c      	ldr	r0, [pc, #48]	; (80017b0 <MX_GPIO_Init+0xac>)
 8001780:	f001 fa48 	bl	8002c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8001784:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001788:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178a:	2301      	movs	r3, #1
 800178c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2302      	movs	r3, #2
 8001794:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8001796:	f107 0310 	add.w	r3, r7, #16
 800179a:	4619      	mov	r1, r3
 800179c:	4804      	ldr	r0, [pc, #16]	; (80017b0 <MX_GPIO_Init+0xac>)
 800179e:	f001 f8b5 	bl	800290c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017a2:	bf00      	nop
 80017a4:	3720      	adds	r7, #32
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40021000 	.word	0x40021000
 80017b0:	40011000 	.word	0x40011000

080017b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b8:	b672      	cpsid	i
}
 80017ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017bc:	e7fe      	b.n	80017bc <Error_Handler+0x8>

080017be <EventQueue_Init>:
	enum SystemEvent event[MAX_EVENTS];
	int head;
	int tail;

}EventQueue;
void EventQueue_Init(EventQueue *queue){
 80017be:	b480      	push	{r7}
 80017c0:	b083      	sub	sp, #12
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
	queue->head=0;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2200      	movs	r2, #0
 80017ca:	60da      	str	r2, [r3, #12]
	queue->tail=0;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2200      	movs	r2, #0
 80017d0:	611a      	str	r2, [r3, #16]


}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr

080017dc <EventQueue_isEmpty>:


int EventQueue_isEmpty(EventQueue *queue){
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
	return queue->head == queue->tail;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	68da      	ldr	r2, [r3, #12]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	691b      	ldr	r3, [r3, #16]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	bf0c      	ite	eq
 80017f0:	2301      	moveq	r3, #1
 80017f2:	2300      	movne	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr

08001800 <EventQueue_Put>:
void EventQueue_Put(EventQueue* queue,enum SystemEvent event){
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	460b      	mov	r3, r1
 800180a:	70fb      	strb	r3, [r7, #3]
	queue->event[queue->tail]=event;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	691b      	ldr	r3, [r3, #16]
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	78f9      	ldrb	r1, [r7, #3]
 8001814:	54d1      	strb	r1, [r2, r3]
	queue->tail= (queue->tail+1)%MAX_EVENTS;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	691b      	ldr	r3, [r3, #16]
 800181a:	1c59      	adds	r1, r3, #1
 800181c:	4b08      	ldr	r3, [pc, #32]	; (8001840 <EventQueue_Put+0x40>)
 800181e:	fb83 2301 	smull	r2, r3, r3, r1
 8001822:	109a      	asrs	r2, r3, #2
 8001824:	17cb      	asrs	r3, r1, #31
 8001826:	1ad2      	subs	r2, r2, r3
 8001828:	4613      	mov	r3, r2
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	4413      	add	r3, r2
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	1aca      	subs	r2, r1, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	611a      	str	r2, [r3, #16]
}
 8001836:	bf00      	nop
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr
 8001840:	66666667 	.word	0x66666667

08001844 <EventQueue_Get>:
enum SystemEvent EventQueue_Get(EventQueue* queue){
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]

	enum SystemEvent event=queue->event[queue->head];
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	5cd3      	ldrb	r3, [r2, r3]
 8001854:	73fb      	strb	r3, [r7, #15]
	queue->head=(queue->head+1)%MAX_EVENTS;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	68db      	ldr	r3, [r3, #12]
 800185a:	1c59      	adds	r1, r3, #1
 800185c:	4b09      	ldr	r3, [pc, #36]	; (8001884 <EventQueue_Get+0x40>)
 800185e:	fb83 2301 	smull	r2, r3, r3, r1
 8001862:	109a      	asrs	r2, r3, #2
 8001864:	17cb      	asrs	r3, r1, #31
 8001866:	1ad2      	subs	r2, r2, r3
 8001868:	4613      	mov	r3, r2
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	4413      	add	r3, r2
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	1aca      	subs	r2, r1, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	60da      	str	r2, [r3, #12]
	return event;
 8001876:	7bfb      	ldrb	r3, [r7, #15]

}
 8001878:	4618      	mov	r0, r3
 800187a:	3714      	adds	r7, #20
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	66666667 	.word	0x66666667

08001888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001888:	b480      	push	{r7}
 800188a:	b085      	sub	sp, #20
 800188c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800188e:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <HAL_MspInit+0x5c>)
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	4a14      	ldr	r2, [pc, #80]	; (80018e4 <HAL_MspInit+0x5c>)
 8001894:	f043 0301 	orr.w	r3, r3, #1
 8001898:	6193      	str	r3, [r2, #24]
 800189a:	4b12      	ldr	r3, [pc, #72]	; (80018e4 <HAL_MspInit+0x5c>)
 800189c:	699b      	ldr	r3, [r3, #24]
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a6:	4b0f      	ldr	r3, [pc, #60]	; (80018e4 <HAL_MspInit+0x5c>)
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	4a0e      	ldr	r2, [pc, #56]	; (80018e4 <HAL_MspInit+0x5c>)
 80018ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b0:	61d3      	str	r3, [r2, #28]
 80018b2:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <HAL_MspInit+0x5c>)
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018be:	4b0a      	ldr	r3, [pc, #40]	; (80018e8 <HAL_MspInit+0x60>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	4a04      	ldr	r2, [pc, #16]	; (80018e8 <HAL_MspInit+0x60>)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018da:	bf00      	nop
 80018dc:	3714      	adds	r7, #20
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr
 80018e4:	40021000 	.word	0x40021000
 80018e8:	40010000 	.word	0x40010000

080018ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b088      	sub	sp, #32
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f4:	f107 0310 	add.w	r3, r7, #16
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a14      	ldr	r2, [pc, #80]	; (8001958 <HAL_ADC_MspInit+0x6c>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d121      	bne.n	8001950 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800190c:	4b13      	ldr	r3, [pc, #76]	; (800195c <HAL_ADC_MspInit+0x70>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	4a12      	ldr	r2, [pc, #72]	; (800195c <HAL_ADC_MspInit+0x70>)
 8001912:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001916:	6193      	str	r3, [r2, #24]
 8001918:	4b10      	ldr	r3, [pc, #64]	; (800195c <HAL_ADC_MspInit+0x70>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001924:	4b0d      	ldr	r3, [pc, #52]	; (800195c <HAL_ADC_MspInit+0x70>)
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	4a0c      	ldr	r2, [pc, #48]	; (800195c <HAL_ADC_MspInit+0x70>)
 800192a:	f043 0304 	orr.w	r3, r3, #4
 800192e:	6193      	str	r3, [r2, #24]
 8001930:	4b0a      	ldr	r3, [pc, #40]	; (800195c <HAL_ADC_MspInit+0x70>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	60bb      	str	r3, [r7, #8]
 800193a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = LM35_Pin|HUMID_SESOR_Pin;
 800193c:	2303      	movs	r3, #3
 800193e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001940:	2303      	movs	r3, #3
 8001942:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001944:	f107 0310 	add.w	r3, r7, #16
 8001948:	4619      	mov	r1, r3
 800194a:	4805      	ldr	r0, [pc, #20]	; (8001960 <HAL_ADC_MspInit+0x74>)
 800194c:	f000 ffde 	bl	800290c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001950:	bf00      	nop
 8001952:	3720      	adds	r7, #32
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40012400 	.word	0x40012400
 800195c:	40021000 	.word	0x40021000
 8001960:	40010800 	.word	0x40010800

08001964 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	f107 0310 	add.w	r3, r7, #16
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a15      	ldr	r2, [pc, #84]	; (80019d4 <HAL_I2C_MspInit+0x70>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d123      	bne.n	80019cc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001984:	4b14      	ldr	r3, [pc, #80]	; (80019d8 <HAL_I2C_MspInit+0x74>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	4a13      	ldr	r2, [pc, #76]	; (80019d8 <HAL_I2C_MspInit+0x74>)
 800198a:	f043 0308 	orr.w	r3, r3, #8
 800198e:	6193      	str	r3, [r2, #24]
 8001990:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <HAL_I2C_MspInit+0x74>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	f003 0308 	and.w	r3, r3, #8
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800199c:	23c0      	movs	r3, #192	; 0xc0
 800199e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019a0:	2312      	movs	r3, #18
 80019a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019a4:	2303      	movs	r3, #3
 80019a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a8:	f107 0310 	add.w	r3, r7, #16
 80019ac:	4619      	mov	r1, r3
 80019ae:	480b      	ldr	r0, [pc, #44]	; (80019dc <HAL_I2C_MspInit+0x78>)
 80019b0:	f000 ffac 	bl	800290c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019b4:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <HAL_I2C_MspInit+0x74>)
 80019b6:	69db      	ldr	r3, [r3, #28]
 80019b8:	4a07      	ldr	r2, [pc, #28]	; (80019d8 <HAL_I2C_MspInit+0x74>)
 80019ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019be:	61d3      	str	r3, [r2, #28]
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <HAL_I2C_MspInit+0x74>)
 80019c2:	69db      	ldr	r3, [r3, #28]
 80019c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019c8:	60bb      	str	r3, [r7, #8]
 80019ca:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80019cc:	bf00      	nop
 80019ce:	3720      	adds	r7, #32
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40005400 	.word	0x40005400
 80019d8:	40021000 	.word	0x40021000
 80019dc:	40010c00 	.word	0x40010c00

080019e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019f0:	d113      	bne.n	8001a1a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019f2:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <HAL_TIM_Base_MspInit+0x44>)
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	4a0b      	ldr	r2, [pc, #44]	; (8001a24 <HAL_TIM_Base_MspInit+0x44>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	61d3      	str	r3, [r2, #28]
 80019fe:	4b09      	ldr	r3, [pc, #36]	; (8001a24 <HAL_TIM_Base_MspInit+0x44>)
 8001a00:	69db      	ldr	r3, [r3, #28]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	2101      	movs	r1, #1
 8001a0e:	201c      	movs	r0, #28
 8001a10:	f000 ff45 	bl	800289e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a14:	201c      	movs	r0, #28
 8001a16:	f000 ff5e 	bl	80028d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a1a:	bf00      	nop
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40021000 	.word	0x40021000

08001a28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b088      	sub	sp, #32
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a30:	f107 0310 	add.w	r3, r7, #16
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a1c      	ldr	r2, [pc, #112]	; (8001ab4 <HAL_UART_MspInit+0x8c>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d131      	bne.n	8001aac <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a48:	4b1b      	ldr	r3, [pc, #108]	; (8001ab8 <HAL_UART_MspInit+0x90>)
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	4a1a      	ldr	r2, [pc, #104]	; (8001ab8 <HAL_UART_MspInit+0x90>)
 8001a4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a52:	6193      	str	r3, [r2, #24]
 8001a54:	4b18      	ldr	r3, [pc, #96]	; (8001ab8 <HAL_UART_MspInit+0x90>)
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a60:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <HAL_UART_MspInit+0x90>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	4a14      	ldr	r2, [pc, #80]	; (8001ab8 <HAL_UART_MspInit+0x90>)
 8001a66:	f043 0304 	orr.w	r3, r3, #4
 8001a6a:	6193      	str	r3, [r2, #24]
 8001a6c:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <HAL_UART_MspInit+0x90>)
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	f003 0304 	and.w	r3, r3, #4
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a82:	2303      	movs	r3, #3
 8001a84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a86:	f107 0310 	add.w	r3, r7, #16
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	480b      	ldr	r0, [pc, #44]	; (8001abc <HAL_UART_MspInit+0x94>)
 8001a8e:	f000 ff3d 	bl	800290c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa0:	f107 0310 	add.w	r3, r7, #16
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4805      	ldr	r0, [pc, #20]	; (8001abc <HAL_UART_MspInit+0x94>)
 8001aa8:	f000 ff30 	bl	800290c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001aac:	bf00      	nop
 8001aae:	3720      	adds	r7, #32
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40013800 	.word	0x40013800
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40010800 	.word	0x40010800

08001ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <NMI_Handler+0x4>

08001ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aca:	e7fe      	b.n	8001aca <HardFault_Handler+0x4>

08001acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <MemManage_Handler+0x4>

08001ad2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ad6:	e7fe      	b.n	8001ad6 <BusFault_Handler+0x4>

08001ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <UsageFault_Handler+0x4>

08001ade <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr

08001aea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bc80      	pop	{r7}
 8001af4:	4770      	bx	lr

08001af6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr

08001b02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b06:	f000 f93f 	bl	8001d88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b14:	4802      	ldr	r0, [pc, #8]	; (8001b20 <TIM2_IRQHandler+0x10>)
 8001b16:	f002 fc99 	bl	800444c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	20000260 	.word	0x20000260

08001b24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return 1;
 8001b28:	2301      	movs	r3, #1
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr

08001b32 <_kill>:

int _kill(int pid, int sig)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b082      	sub	sp, #8
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
 8001b3a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b3c:	f004 f9b6 	bl	8005eac <__errno>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2216      	movs	r2, #22
 8001b44:	601a      	str	r2, [r3, #0]
  return -1;
 8001b46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <_exit>:

void _exit (int status)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b082      	sub	sp, #8
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b5a:	f04f 31ff 	mov.w	r1, #4294967295
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff ffe7 	bl	8001b32 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b64:	e7fe      	b.n	8001b64 <_exit+0x12>

08001b66 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b086      	sub	sp, #24
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	60f8      	str	r0, [r7, #12]
 8001b6e:	60b9      	str	r1, [r7, #8]
 8001b70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	e00a      	b.n	8001b8e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b78:	f3af 8000 	nop.w
 8001b7c:	4601      	mov	r1, r0
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	1c5a      	adds	r2, r3, #1
 8001b82:	60ba      	str	r2, [r7, #8]
 8001b84:	b2ca      	uxtb	r2, r1
 8001b86:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	dbf0      	blt.n	8001b78 <_read+0x12>
  }

  return len;
 8001b96:	687b      	ldr	r3, [r7, #4]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	e009      	b.n	8001bc6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	1c5a      	adds	r2, r3, #1
 8001bb6:	60ba      	str	r2, [r7, #8]
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	617b      	str	r3, [r7, #20]
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	dbf1      	blt.n	8001bb2 <_write+0x12>
  }
  return len;
 8001bce:	687b      	ldr	r3, [r7, #4]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <_close>:

int _close(int file)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001be0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr

08001bee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	b083      	sub	sp, #12
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bfe:	605a      	str	r2, [r3, #4]
  return 0;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr

08001c0c <_isatty>:

int _isatty(int file)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c14:	2301      	movs	r3, #1
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr

08001c20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3714      	adds	r7, #20
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr

08001c38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c40:	4a14      	ldr	r2, [pc, #80]	; (8001c94 <_sbrk+0x5c>)
 8001c42:	4b15      	ldr	r3, [pc, #84]	; (8001c98 <_sbrk+0x60>)
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c4c:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <_sbrk+0x64>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d102      	bne.n	8001c5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c54:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <_sbrk+0x64>)
 8001c56:	4a12      	ldr	r2, [pc, #72]	; (8001ca0 <_sbrk+0x68>)
 8001c58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c5a:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <_sbrk+0x64>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4413      	add	r3, r2
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d207      	bcs.n	8001c78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c68:	f004 f920 	bl	8005eac <__errno>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	220c      	movs	r2, #12
 8001c70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c72:	f04f 33ff 	mov.w	r3, #4294967295
 8001c76:	e009      	b.n	8001c8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c78:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <_sbrk+0x64>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c7e:	4b07      	ldr	r3, [pc, #28]	; (8001c9c <_sbrk+0x64>)
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4413      	add	r3, r2
 8001c86:	4a05      	ldr	r2, [pc, #20]	; (8001c9c <_sbrk+0x64>)
 8001c88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3718      	adds	r7, #24
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	20005000 	.word	0x20005000
 8001c98:	00000400 	.word	0x00000400
 8001c9c:	20000354 	.word	0x20000354
 8001ca0:	200004a8 	.word	0x200004a8

08001ca4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr

08001cb0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cb0:	f7ff fff8 	bl	8001ca4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cb4:	480b      	ldr	r0, [pc, #44]	; (8001ce4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001cb6:	490c      	ldr	r1, [pc, #48]	; (8001ce8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001cb8:	4a0c      	ldr	r2, [pc, #48]	; (8001cec <LoopFillZerobss+0x16>)
  movs r3, #0
 8001cba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cbc:	e002      	b.n	8001cc4 <LoopCopyDataInit>

08001cbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cc2:	3304      	adds	r3, #4

08001cc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cc8:	d3f9      	bcc.n	8001cbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cca:	4a09      	ldr	r2, [pc, #36]	; (8001cf0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ccc:	4c09      	ldr	r4, [pc, #36]	; (8001cf4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cd0:	e001      	b.n	8001cd6 <LoopFillZerobss>

08001cd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cd4:	3204      	adds	r2, #4

08001cd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cd8:	d3fb      	bcc.n	8001cd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cda:	f004 f8ed 	bl	8005eb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cde:	f7ff f9cb 	bl	8001078 <main>
  bx lr
 8001ce2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ce4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ce8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001cec:	08009b20 	.word	0x08009b20
  ldr r2, =_sbss
 8001cf0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001cf4:	200004a8 	.word	0x200004a8

08001cf8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cf8:	e7fe      	b.n	8001cf8 <ADC1_2_IRQHandler>
	...

08001cfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d00:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <HAL_Init+0x28>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a07      	ldr	r2, [pc, #28]	; (8001d24 <HAL_Init+0x28>)
 8001d06:	f043 0310 	orr.w	r3, r3, #16
 8001d0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d0c:	2003      	movs	r0, #3
 8001d0e:	f000 fdbb 	bl	8002888 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d12:	2000      	movs	r0, #0
 8001d14:	f000 f808 	bl	8001d28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d18:	f7ff fdb6 	bl	8001888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40022000 	.word	0x40022000

08001d28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d30:	4b12      	ldr	r3, [pc, #72]	; (8001d7c <HAL_InitTick+0x54>)
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <HAL_InitTick+0x58>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d46:	4618      	mov	r0, r3
 8001d48:	f000 fdd3 	bl	80028f2 <HAL_SYSTICK_Config>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e00e      	b.n	8001d74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b0f      	cmp	r3, #15
 8001d5a:	d80a      	bhi.n	8001d72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	6879      	ldr	r1, [r7, #4]
 8001d60:	f04f 30ff 	mov.w	r0, #4294967295
 8001d64:	f000 fd9b 	bl	800289e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d68:	4a06      	ldr	r2, [pc, #24]	; (8001d84 <HAL_InitTick+0x5c>)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	e000      	b.n	8001d74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20000000 	.word	0x20000000
 8001d80:	20000008 	.word	0x20000008
 8001d84:	20000004 	.word	0x20000004

08001d88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d8c:	4b05      	ldr	r3, [pc, #20]	; (8001da4 <HAL_IncTick+0x1c>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	461a      	mov	r2, r3
 8001d92:	4b05      	ldr	r3, [pc, #20]	; (8001da8 <HAL_IncTick+0x20>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4413      	add	r3, r2
 8001d98:	4a03      	ldr	r2, [pc, #12]	; (8001da8 <HAL_IncTick+0x20>)
 8001d9a:	6013      	str	r3, [r2, #0]
}
 8001d9c:	bf00      	nop
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr
 8001da4:	20000008 	.word	0x20000008
 8001da8:	20000358 	.word	0x20000358

08001dac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  return uwTick;
 8001db0:	4b02      	ldr	r3, [pc, #8]	; (8001dbc <HAL_GetTick+0x10>)
 8001db2:	681b      	ldr	r3, [r3, #0]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc80      	pop	{r7}
 8001dba:	4770      	bx	lr
 8001dbc:	20000358 	.word	0x20000358

08001dc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dc8:	f7ff fff0 	bl	8001dac <HAL_GetTick>
 8001dcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dd8:	d005      	beq.n	8001de6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dda:	4b0a      	ldr	r3, [pc, #40]	; (8001e04 <HAL_Delay+0x44>)
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	461a      	mov	r2, r3
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	4413      	add	r3, r2
 8001de4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001de6:	bf00      	nop
 8001de8:	f7ff ffe0 	bl	8001dac <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	68fa      	ldr	r2, [r7, #12]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d8f7      	bhi.n	8001de8 <HAL_Delay+0x28>
  {
  }
}
 8001df8:	bf00      	nop
 8001dfa:	bf00      	nop
 8001dfc:	3710      	adds	r7, #16
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	20000008 	.word	0x20000008

08001e08 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001e0c:	4b04      	ldr	r3, [pc, #16]	; (8001e20 <HAL_SuspendTick+0x18>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a03      	ldr	r2, [pc, #12]	; (8001e20 <HAL_SuspendTick+0x18>)
 8001e12:	f023 0302 	bic.w	r3, r3, #2
 8001e16:	6013      	str	r3, [r2, #0]
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr
 8001e20:	e000e010 	.word	0xe000e010

08001e24 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001e28:	4b04      	ldr	r3, [pc, #16]	; (8001e3c <HAL_ResumeTick+0x18>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a03      	ldr	r2, [pc, #12]	; (8001e3c <HAL_ResumeTick+0x18>)
 8001e2e:	f043 0302 	orr.w	r3, r3, #2
 8001e32:	6013      	str	r3, [r2, #0]
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr
 8001e3c:	e000e010 	.word	0xe000e010

08001e40 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e0be      	b.n	8001fe0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d109      	bne.n	8001e84 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7ff fd34 	bl	80018ec <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f000 fbf1 	bl	800266c <ADC_ConversionStop_Disable>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e92:	f003 0310 	and.w	r3, r3, #16
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f040 8099 	bne.w	8001fce <HAL_ADC_Init+0x18e>
 8001e9c:	7dfb      	ldrb	r3, [r7, #23]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f040 8095 	bne.w	8001fce <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001eac:	f023 0302 	bic.w	r3, r3, #2
 8001eb0:	f043 0202 	orr.w	r2, r3, #2
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ec0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	7b1b      	ldrb	r3, [r3, #12]
 8001ec6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ec8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ed8:	d003      	beq.n	8001ee2 <HAL_ADC_Init+0xa2>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d102      	bne.n	8001ee8 <HAL_ADC_Init+0xa8>
 8001ee2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ee6:	e000      	b.n	8001eea <HAL_ADC_Init+0xaa>
 8001ee8:	2300      	movs	r3, #0
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	7d1b      	ldrb	r3, [r3, #20]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d119      	bne.n	8001f2c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	7b1b      	ldrb	r3, [r3, #12]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d109      	bne.n	8001f14 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	3b01      	subs	r3, #1
 8001f06:	035a      	lsls	r2, r3, #13
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f10:	613b      	str	r3, [r7, #16]
 8001f12:	e00b      	b.n	8001f2c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f18:	f043 0220 	orr.w	r2, r3, #32
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f24:	f043 0201 	orr.w	r2, r3, #1
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	4b28      	ldr	r3, [pc, #160]	; (8001fe8 <HAL_ADC_Init+0x1a8>)
 8001f48:	4013      	ands	r3, r2
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	6812      	ldr	r2, [r2, #0]
 8001f4e:	68b9      	ldr	r1, [r7, #8]
 8001f50:	430b      	orrs	r3, r1
 8001f52:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f5c:	d003      	beq.n	8001f66 <HAL_ADC_Init+0x126>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d104      	bne.n	8001f70 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	051b      	lsls	r3, r3, #20
 8001f6e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f76:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	430a      	orrs	r2, r1
 8001f82:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	689a      	ldr	r2, [r3, #8]
 8001f8a:	4b18      	ldr	r3, [pc, #96]	; (8001fec <HAL_ADC_Init+0x1ac>)
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	68ba      	ldr	r2, [r7, #8]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d10b      	bne.n	8001fac <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	f023 0303 	bic.w	r3, r3, #3
 8001fa2:	f043 0201 	orr.w	r2, r3, #1
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001faa:	e018      	b.n	8001fde <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb0:	f023 0312 	bic.w	r3, r3, #18
 8001fb4:	f043 0210 	orr.w	r2, r3, #16
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc0:	f043 0201 	orr.w	r2, r3, #1
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fcc:	e007      	b.n	8001fde <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd2:	f043 0210 	orr.w	r2, r3, #16
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001fde:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3718      	adds	r7, #24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	ffe1f7fd 	.word	0xffe1f7fd
 8001fec:	ff1f0efe 	.word	0xff1f0efe

08001ff0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002002:	2b01      	cmp	r3, #1
 8002004:	d101      	bne.n	800200a <HAL_ADC_Start+0x1a>
 8002006:	2302      	movs	r3, #2
 8002008:	e098      	b.n	800213c <HAL_ADC_Start+0x14c>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 fad0 	bl	80025b8 <ADC_Enable>
 8002018:	4603      	mov	r3, r0
 800201a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	2b00      	cmp	r3, #0
 8002020:	f040 8087 	bne.w	8002132 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002028:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800202c:	f023 0301 	bic.w	r3, r3, #1
 8002030:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a41      	ldr	r2, [pc, #260]	; (8002144 <HAL_ADC_Start+0x154>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d105      	bne.n	800204e <HAL_ADC_Start+0x5e>
 8002042:	4b41      	ldr	r3, [pc, #260]	; (8002148 <HAL_ADC_Start+0x158>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d115      	bne.n	800207a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002052:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002064:	2b00      	cmp	r3, #0
 8002066:	d026      	beq.n	80020b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002070:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002078:	e01d      	b.n	80020b6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a2f      	ldr	r2, [pc, #188]	; (8002148 <HAL_ADC_Start+0x158>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d004      	beq.n	800209a <HAL_ADC_Start+0xaa>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a2b      	ldr	r2, [pc, #172]	; (8002144 <HAL_ADC_Start+0x154>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d10d      	bne.n	80020b6 <HAL_ADC_Start+0xc6>
 800209a:	4b2b      	ldr	r3, [pc, #172]	; (8002148 <HAL_ADC_Start+0x158>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d007      	beq.n	80020b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d006      	beq.n	80020d0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c6:	f023 0206 	bic.w	r2, r3, #6
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80020ce:	e002      	b.n	80020d6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f06f 0202 	mvn.w	r2, #2
 80020e6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80020f2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80020f6:	d113      	bne.n	8002120 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80020fc:	4a11      	ldr	r2, [pc, #68]	; (8002144 <HAL_ADC_Start+0x154>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d105      	bne.n	800210e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002102:	4b11      	ldr	r3, [pc, #68]	; (8002148 <HAL_ADC_Start+0x158>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800210a:	2b00      	cmp	r3, #0
 800210c:	d108      	bne.n	8002120 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800211c:	609a      	str	r2, [r3, #8]
 800211e:	e00c      	b.n	800213a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	689a      	ldr	r2, [r3, #8]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800212e:	609a      	str	r2, [r3, #8]
 8002130:	e003      	b.n	800213a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800213a:	7bfb      	ldrb	r3, [r7, #15]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40012800 	.word	0x40012800
 8002148:	40012400 	.word	0x40012400

0800214c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002154:	2300      	movs	r3, #0
 8002156:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800215e:	2b01      	cmp	r3, #1
 8002160:	d101      	bne.n	8002166 <HAL_ADC_Stop+0x1a>
 8002162:	2302      	movs	r3, #2
 8002164:	e01a      	b.n	800219c <HAL_ADC_Stop+0x50>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2201      	movs	r2, #1
 800216a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f000 fa7c 	bl	800266c <ADC_ConversionStop_Disable>
 8002174:	4603      	mov	r3, r0
 8002176:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002178:	7bfb      	ldrb	r3, [r7, #15]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d109      	bne.n	8002192 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002182:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002186:	f023 0301 	bic.w	r3, r3, #1
 800218a:	f043 0201 	orr.w	r2, r3, #1
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800219a:	7bfb      	ldrb	r3, [r7, #15]
}
 800219c:	4618      	mov	r0, r3
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80021a4:	b590      	push	{r4, r7, lr}
 80021a6:	b087      	sub	sp, #28
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80021b6:	2300      	movs	r3, #0
 80021b8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80021ba:	f7ff fdf7 	bl	8001dac <HAL_GetTick>
 80021be:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00b      	beq.n	80021e6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d2:	f043 0220 	orr.w	r2, r3, #32
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e0d3      	b.n	800238e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d131      	bne.n	8002258 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021fa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d12a      	bne.n	8002258 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002202:	e021      	b.n	8002248 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800220a:	d01d      	beq.n	8002248 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d007      	beq.n	8002222 <HAL_ADC_PollForConversion+0x7e>
 8002212:	f7ff fdcb 	bl	8001dac <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	683a      	ldr	r2, [r7, #0]
 800221e:	429a      	cmp	r2, r3
 8002220:	d212      	bcs.n	8002248 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d10b      	bne.n	8002248 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002234:	f043 0204 	orr.w	r2, r3, #4
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e0a2      	b.n	800238e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d0d6      	beq.n	8002204 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002256:	e070      	b.n	800233a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002258:	4b4f      	ldr	r3, [pc, #316]	; (8002398 <HAL_ADC_PollForConversion+0x1f4>)
 800225a:	681c      	ldr	r4, [r3, #0]
 800225c:	2002      	movs	r0, #2
 800225e:	f001 ff9d 	bl	800419c <HAL_RCCEx_GetPeriphCLKFreq>
 8002262:	4603      	mov	r3, r0
 8002264:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6919      	ldr	r1, [r3, #16]
 800226e:	4b4b      	ldr	r3, [pc, #300]	; (800239c <HAL_ADC_PollForConversion+0x1f8>)
 8002270:	400b      	ands	r3, r1
 8002272:	2b00      	cmp	r3, #0
 8002274:	d118      	bne.n	80022a8 <HAL_ADC_PollForConversion+0x104>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68d9      	ldr	r1, [r3, #12]
 800227c:	4b48      	ldr	r3, [pc, #288]	; (80023a0 <HAL_ADC_PollForConversion+0x1fc>)
 800227e:	400b      	ands	r3, r1
 8002280:	2b00      	cmp	r3, #0
 8002282:	d111      	bne.n	80022a8 <HAL_ADC_PollForConversion+0x104>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6919      	ldr	r1, [r3, #16]
 800228a:	4b46      	ldr	r3, [pc, #280]	; (80023a4 <HAL_ADC_PollForConversion+0x200>)
 800228c:	400b      	ands	r3, r1
 800228e:	2b00      	cmp	r3, #0
 8002290:	d108      	bne.n	80022a4 <HAL_ADC_PollForConversion+0x100>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68d9      	ldr	r1, [r3, #12]
 8002298:	4b43      	ldr	r3, [pc, #268]	; (80023a8 <HAL_ADC_PollForConversion+0x204>)
 800229a:	400b      	ands	r3, r1
 800229c:	2b00      	cmp	r3, #0
 800229e:	d101      	bne.n	80022a4 <HAL_ADC_PollForConversion+0x100>
 80022a0:	2314      	movs	r3, #20
 80022a2:	e020      	b.n	80022e6 <HAL_ADC_PollForConversion+0x142>
 80022a4:	2329      	movs	r3, #41	; 0x29
 80022a6:	e01e      	b.n	80022e6 <HAL_ADC_PollForConversion+0x142>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6919      	ldr	r1, [r3, #16]
 80022ae:	4b3d      	ldr	r3, [pc, #244]	; (80023a4 <HAL_ADC_PollForConversion+0x200>)
 80022b0:	400b      	ands	r3, r1
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d106      	bne.n	80022c4 <HAL_ADC_PollForConversion+0x120>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	68d9      	ldr	r1, [r3, #12]
 80022bc:	4b3a      	ldr	r3, [pc, #232]	; (80023a8 <HAL_ADC_PollForConversion+0x204>)
 80022be:	400b      	ands	r3, r1
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d00d      	beq.n	80022e0 <HAL_ADC_PollForConversion+0x13c>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6919      	ldr	r1, [r3, #16]
 80022ca:	4b38      	ldr	r3, [pc, #224]	; (80023ac <HAL_ADC_PollForConversion+0x208>)
 80022cc:	400b      	ands	r3, r1
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d108      	bne.n	80022e4 <HAL_ADC_PollForConversion+0x140>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68d9      	ldr	r1, [r3, #12]
 80022d8:	4b34      	ldr	r3, [pc, #208]	; (80023ac <HAL_ADC_PollForConversion+0x208>)
 80022da:	400b      	ands	r3, r1
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d101      	bne.n	80022e4 <HAL_ADC_PollForConversion+0x140>
 80022e0:	2354      	movs	r3, #84	; 0x54
 80022e2:	e000      	b.n	80022e6 <HAL_ADC_PollForConversion+0x142>
 80022e4:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80022e6:	fb02 f303 	mul.w	r3, r2, r3
 80022ea:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022ec:	e021      	b.n	8002332 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f4:	d01a      	beq.n	800232c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d007      	beq.n	800230c <HAL_ADC_PollForConversion+0x168>
 80022fc:	f7ff fd56 	bl	8001dac <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	429a      	cmp	r2, r3
 800230a:	d20f      	bcs.n	800232c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	429a      	cmp	r2, r3
 8002312:	d90b      	bls.n	800232c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002318:	f043 0204 	orr.w	r2, r3, #4
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e030      	b.n	800238e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	3301      	adds	r3, #1
 8002330:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	429a      	cmp	r2, r3
 8002338:	d8d9      	bhi.n	80022ee <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f06f 0212 	mvn.w	r2, #18
 8002342:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002348:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800235a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800235e:	d115      	bne.n	800238c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002364:	2b00      	cmp	r3, #0
 8002366:	d111      	bne.n	800238c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002378:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d105      	bne.n	800238c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002384:	f043 0201 	orr.w	r2, r3, #1
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	371c      	adds	r7, #28
 8002392:	46bd      	mov	sp, r7
 8002394:	bd90      	pop	{r4, r7, pc}
 8002396:	bf00      	nop
 8002398:	20000000 	.word	0x20000000
 800239c:	24924924 	.word	0x24924924
 80023a0:	00924924 	.word	0x00924924
 80023a4:	12492492 	.word	0x12492492
 80023a8:	00492492 	.word	0x00492492
 80023ac:	00249249 	.word	0x00249249

080023b0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80023be:	4618      	mov	r0, r3
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr

080023c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023d2:	2300      	movs	r3, #0
 80023d4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d101      	bne.n	80023e8 <HAL_ADC_ConfigChannel+0x20>
 80023e4:	2302      	movs	r3, #2
 80023e6:	e0dc      	b.n	80025a2 <HAL_ADC_ConfigChannel+0x1da>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	2b06      	cmp	r3, #6
 80023f6:	d81c      	bhi.n	8002432 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685a      	ldr	r2, [r3, #4]
 8002402:	4613      	mov	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	3b05      	subs	r3, #5
 800240a:	221f      	movs	r2, #31
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	4019      	ands	r1, r3
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	6818      	ldr	r0, [r3, #0]
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	4413      	add	r3, r2
 8002422:	3b05      	subs	r3, #5
 8002424:	fa00 f203 	lsl.w	r2, r0, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	430a      	orrs	r2, r1
 800242e:	635a      	str	r2, [r3, #52]	; 0x34
 8002430:	e03c      	b.n	80024ac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	2b0c      	cmp	r3, #12
 8002438:	d81c      	bhi.n	8002474 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	4613      	mov	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	3b23      	subs	r3, #35	; 0x23
 800244c:	221f      	movs	r2, #31
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	43db      	mvns	r3, r3
 8002454:	4019      	ands	r1, r3
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	6818      	ldr	r0, [r3, #0]
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	3b23      	subs	r3, #35	; 0x23
 8002466:	fa00 f203 	lsl.w	r2, r0, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	631a      	str	r2, [r3, #48]	; 0x30
 8002472:	e01b      	b.n	80024ac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	4613      	mov	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	3b41      	subs	r3, #65	; 0x41
 8002486:	221f      	movs	r2, #31
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	43db      	mvns	r3, r3
 800248e:	4019      	ands	r1, r3
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	6818      	ldr	r0, [r3, #0]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685a      	ldr	r2, [r3, #4]
 8002498:	4613      	mov	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	4413      	add	r3, r2
 800249e:	3b41      	subs	r3, #65	; 0x41
 80024a0:	fa00 f203 	lsl.w	r2, r0, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	430a      	orrs	r2, r1
 80024aa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2b09      	cmp	r3, #9
 80024b2:	d91c      	bls.n	80024ee <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	68d9      	ldr	r1, [r3, #12]
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	4613      	mov	r3, r2
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	4413      	add	r3, r2
 80024c4:	3b1e      	subs	r3, #30
 80024c6:	2207      	movs	r2, #7
 80024c8:	fa02 f303 	lsl.w	r3, r2, r3
 80024cc:	43db      	mvns	r3, r3
 80024ce:	4019      	ands	r1, r3
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	6898      	ldr	r0, [r3, #8]
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	4613      	mov	r3, r2
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	4413      	add	r3, r2
 80024de:	3b1e      	subs	r3, #30
 80024e0:	fa00 f203 	lsl.w	r2, r0, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	430a      	orrs	r2, r1
 80024ea:	60da      	str	r2, [r3, #12]
 80024ec:	e019      	b.n	8002522 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	6919      	ldr	r1, [r3, #16]
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	4613      	mov	r3, r2
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	4413      	add	r3, r2
 80024fe:	2207      	movs	r2, #7
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	43db      	mvns	r3, r3
 8002506:	4019      	ands	r1, r3
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	6898      	ldr	r0, [r3, #8]
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	4613      	mov	r3, r2
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4413      	add	r3, r2
 8002516:	fa00 f203 	lsl.w	r2, r0, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2b10      	cmp	r3, #16
 8002528:	d003      	beq.n	8002532 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800252e:	2b11      	cmp	r3, #17
 8002530:	d132      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a1d      	ldr	r2, [pc, #116]	; (80025ac <HAL_ADC_ConfigChannel+0x1e4>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d125      	bne.n	8002588 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d126      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002558:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2b10      	cmp	r3, #16
 8002560:	d11a      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002562:	4b13      	ldr	r3, [pc, #76]	; (80025b0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a13      	ldr	r2, [pc, #76]	; (80025b4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002568:	fba2 2303 	umull	r2, r3, r2, r3
 800256c:	0c9a      	lsrs	r2, r3, #18
 800256e:	4613      	mov	r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	4413      	add	r3, r2
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002578:	e002      	b.n	8002580 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	3b01      	subs	r3, #1
 800257e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1f9      	bne.n	800257a <HAL_ADC_ConfigChannel+0x1b2>
 8002586:	e007      	b.n	8002598 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800258c:	f043 0220 	orr.w	r2, r3, #32
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3714      	adds	r7, #20
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr
 80025ac:	40012400 	.word	0x40012400
 80025b0:	20000000 	.word	0x20000000
 80025b4:	431bde83 	.word	0x431bde83

080025b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025c0:	2300      	movs	r3, #0
 80025c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80025c4:	2300      	movs	r3, #0
 80025c6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d040      	beq.n	8002658 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f042 0201 	orr.w	r2, r2, #1
 80025e4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025e6:	4b1f      	ldr	r3, [pc, #124]	; (8002664 <ADC_Enable+0xac>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a1f      	ldr	r2, [pc, #124]	; (8002668 <ADC_Enable+0xb0>)
 80025ec:	fba2 2303 	umull	r2, r3, r2, r3
 80025f0:	0c9b      	lsrs	r3, r3, #18
 80025f2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80025f4:	e002      	b.n	80025fc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	3b01      	subs	r3, #1
 80025fa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f9      	bne.n	80025f6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002602:	f7ff fbd3 	bl	8001dac <HAL_GetTick>
 8002606:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002608:	e01f      	b.n	800264a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800260a:	f7ff fbcf 	bl	8001dac <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d918      	bls.n	800264a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b01      	cmp	r3, #1
 8002624:	d011      	beq.n	800264a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800262a:	f043 0210 	orr.w	r2, r3, #16
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002636:	f043 0201 	orr.w	r2, r3, #1
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e007      	b.n	800265a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f003 0301 	and.w	r3, r3, #1
 8002654:	2b01      	cmp	r3, #1
 8002656:	d1d8      	bne.n	800260a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000000 	.word	0x20000000
 8002668:	431bde83 	.word	0x431bde83

0800266c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002674:	2300      	movs	r3, #0
 8002676:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	2b01      	cmp	r3, #1
 8002684:	d12e      	bne.n	80026e4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689a      	ldr	r2, [r3, #8]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f022 0201 	bic.w	r2, r2, #1
 8002694:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002696:	f7ff fb89 	bl	8001dac <HAL_GetTick>
 800269a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800269c:	e01b      	b.n	80026d6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800269e:	f7ff fb85 	bl	8001dac <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d914      	bls.n	80026d6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d10d      	bne.n	80026d6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026be:	f043 0210 	orr.w	r2, r3, #16
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ca:	f043 0201 	orr.w	r2, r3, #1
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e007      	b.n	80026e6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d0dc      	beq.n	800269e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
	...

080026f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002700:	4b0c      	ldr	r3, [pc, #48]	; (8002734 <__NVIC_SetPriorityGrouping+0x44>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800270c:	4013      	ands	r3, r2
 800270e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002718:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800271c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002722:	4a04      	ldr	r2, [pc, #16]	; (8002734 <__NVIC_SetPriorityGrouping+0x44>)
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	60d3      	str	r3, [r2, #12]
}
 8002728:	bf00      	nop
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	bc80      	pop	{r7}
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	e000ed00 	.word	0xe000ed00

08002738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800273c:	4b04      	ldr	r3, [pc, #16]	; (8002750 <__NVIC_GetPriorityGrouping+0x18>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	0a1b      	lsrs	r3, r3, #8
 8002742:	f003 0307 	and.w	r3, r3, #7
}
 8002746:	4618      	mov	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	bc80      	pop	{r7}
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	e000ed00 	.word	0xe000ed00

08002754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800275e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002762:	2b00      	cmp	r3, #0
 8002764:	db0b      	blt.n	800277e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002766:	79fb      	ldrb	r3, [r7, #7]
 8002768:	f003 021f 	and.w	r2, r3, #31
 800276c:	4906      	ldr	r1, [pc, #24]	; (8002788 <__NVIC_EnableIRQ+0x34>)
 800276e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002772:	095b      	lsrs	r3, r3, #5
 8002774:	2001      	movs	r0, #1
 8002776:	fa00 f202 	lsl.w	r2, r0, r2
 800277a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr
 8002788:	e000e100 	.word	0xe000e100

0800278c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	6039      	str	r1, [r7, #0]
 8002796:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279c:	2b00      	cmp	r3, #0
 800279e:	db0a      	blt.n	80027b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	b2da      	uxtb	r2, r3
 80027a4:	490c      	ldr	r1, [pc, #48]	; (80027d8 <__NVIC_SetPriority+0x4c>)
 80027a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027aa:	0112      	lsls	r2, r2, #4
 80027ac:	b2d2      	uxtb	r2, r2
 80027ae:	440b      	add	r3, r1
 80027b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027b4:	e00a      	b.n	80027cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	4908      	ldr	r1, [pc, #32]	; (80027dc <__NVIC_SetPriority+0x50>)
 80027bc:	79fb      	ldrb	r3, [r7, #7]
 80027be:	f003 030f 	and.w	r3, r3, #15
 80027c2:	3b04      	subs	r3, #4
 80027c4:	0112      	lsls	r2, r2, #4
 80027c6:	b2d2      	uxtb	r2, r2
 80027c8:	440b      	add	r3, r1
 80027ca:	761a      	strb	r2, [r3, #24]
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bc80      	pop	{r7}
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	e000e100 	.word	0xe000e100
 80027dc:	e000ed00 	.word	0xe000ed00

080027e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b089      	sub	sp, #36	; 0x24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f003 0307 	and.w	r3, r3, #7
 80027f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	f1c3 0307 	rsb	r3, r3, #7
 80027fa:	2b04      	cmp	r3, #4
 80027fc:	bf28      	it	cs
 80027fe:	2304      	movcs	r3, #4
 8002800:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	3304      	adds	r3, #4
 8002806:	2b06      	cmp	r3, #6
 8002808:	d902      	bls.n	8002810 <NVIC_EncodePriority+0x30>
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	3b03      	subs	r3, #3
 800280e:	e000      	b.n	8002812 <NVIC_EncodePriority+0x32>
 8002810:	2300      	movs	r3, #0
 8002812:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002814:	f04f 32ff 	mov.w	r2, #4294967295
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	fa02 f303 	lsl.w	r3, r2, r3
 800281e:	43da      	mvns	r2, r3
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	401a      	ands	r2, r3
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002828:	f04f 31ff 	mov.w	r1, #4294967295
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	fa01 f303 	lsl.w	r3, r1, r3
 8002832:	43d9      	mvns	r1, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002838:	4313      	orrs	r3, r2
         );
}
 800283a:	4618      	mov	r0, r3
 800283c:	3724      	adds	r7, #36	; 0x24
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr

08002844 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	3b01      	subs	r3, #1
 8002850:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002854:	d301      	bcc.n	800285a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002856:	2301      	movs	r3, #1
 8002858:	e00f      	b.n	800287a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800285a:	4a0a      	ldr	r2, [pc, #40]	; (8002884 <SysTick_Config+0x40>)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	3b01      	subs	r3, #1
 8002860:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002862:	210f      	movs	r1, #15
 8002864:	f04f 30ff 	mov.w	r0, #4294967295
 8002868:	f7ff ff90 	bl	800278c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800286c:	4b05      	ldr	r3, [pc, #20]	; (8002884 <SysTick_Config+0x40>)
 800286e:	2200      	movs	r2, #0
 8002870:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002872:	4b04      	ldr	r3, [pc, #16]	; (8002884 <SysTick_Config+0x40>)
 8002874:	2207      	movs	r2, #7
 8002876:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	e000e010 	.word	0xe000e010

08002888 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f7ff ff2d 	bl	80026f0 <__NVIC_SetPriorityGrouping>
}
 8002896:	bf00      	nop
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800289e:	b580      	push	{r7, lr}
 80028a0:	b086      	sub	sp, #24
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	4603      	mov	r3, r0
 80028a6:	60b9      	str	r1, [r7, #8]
 80028a8:	607a      	str	r2, [r7, #4]
 80028aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028ac:	2300      	movs	r3, #0
 80028ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028b0:	f7ff ff42 	bl	8002738 <__NVIC_GetPriorityGrouping>
 80028b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	68b9      	ldr	r1, [r7, #8]
 80028ba:	6978      	ldr	r0, [r7, #20]
 80028bc:	f7ff ff90 	bl	80027e0 <NVIC_EncodePriority>
 80028c0:	4602      	mov	r2, r0
 80028c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028c6:	4611      	mov	r1, r2
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff ff5f 	bl	800278c <__NVIC_SetPriority>
}
 80028ce:	bf00      	nop
 80028d0:	3718      	adds	r7, #24
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b082      	sub	sp, #8
 80028da:	af00      	add	r7, sp, #0
 80028dc:	4603      	mov	r3, r0
 80028de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff ff35 	bl	8002754 <__NVIC_EnableIRQ>
}
 80028ea:	bf00      	nop
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b082      	sub	sp, #8
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7ff ffa2 	bl	8002844 <SysTick_Config>
 8002900:	4603      	mov	r3, r0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800290c:	b480      	push	{r7}
 800290e:	b08b      	sub	sp, #44	; 0x2c
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002916:	2300      	movs	r3, #0
 8002918:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800291a:	2300      	movs	r3, #0
 800291c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800291e:	e169      	b.n	8002bf4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002920:	2201      	movs	r2, #1
 8002922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	69fa      	ldr	r2, [r7, #28]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	429a      	cmp	r2, r3
 800293a:	f040 8158 	bne.w	8002bee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	4a9a      	ldr	r2, [pc, #616]	; (8002bac <HAL_GPIO_Init+0x2a0>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d05e      	beq.n	8002a06 <HAL_GPIO_Init+0xfa>
 8002948:	4a98      	ldr	r2, [pc, #608]	; (8002bac <HAL_GPIO_Init+0x2a0>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d875      	bhi.n	8002a3a <HAL_GPIO_Init+0x12e>
 800294e:	4a98      	ldr	r2, [pc, #608]	; (8002bb0 <HAL_GPIO_Init+0x2a4>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d058      	beq.n	8002a06 <HAL_GPIO_Init+0xfa>
 8002954:	4a96      	ldr	r2, [pc, #600]	; (8002bb0 <HAL_GPIO_Init+0x2a4>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d86f      	bhi.n	8002a3a <HAL_GPIO_Init+0x12e>
 800295a:	4a96      	ldr	r2, [pc, #600]	; (8002bb4 <HAL_GPIO_Init+0x2a8>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d052      	beq.n	8002a06 <HAL_GPIO_Init+0xfa>
 8002960:	4a94      	ldr	r2, [pc, #592]	; (8002bb4 <HAL_GPIO_Init+0x2a8>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d869      	bhi.n	8002a3a <HAL_GPIO_Init+0x12e>
 8002966:	4a94      	ldr	r2, [pc, #592]	; (8002bb8 <HAL_GPIO_Init+0x2ac>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d04c      	beq.n	8002a06 <HAL_GPIO_Init+0xfa>
 800296c:	4a92      	ldr	r2, [pc, #584]	; (8002bb8 <HAL_GPIO_Init+0x2ac>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d863      	bhi.n	8002a3a <HAL_GPIO_Init+0x12e>
 8002972:	4a92      	ldr	r2, [pc, #584]	; (8002bbc <HAL_GPIO_Init+0x2b0>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d046      	beq.n	8002a06 <HAL_GPIO_Init+0xfa>
 8002978:	4a90      	ldr	r2, [pc, #576]	; (8002bbc <HAL_GPIO_Init+0x2b0>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d85d      	bhi.n	8002a3a <HAL_GPIO_Init+0x12e>
 800297e:	2b12      	cmp	r3, #18
 8002980:	d82a      	bhi.n	80029d8 <HAL_GPIO_Init+0xcc>
 8002982:	2b12      	cmp	r3, #18
 8002984:	d859      	bhi.n	8002a3a <HAL_GPIO_Init+0x12e>
 8002986:	a201      	add	r2, pc, #4	; (adr r2, 800298c <HAL_GPIO_Init+0x80>)
 8002988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800298c:	08002a07 	.word	0x08002a07
 8002990:	080029e1 	.word	0x080029e1
 8002994:	080029f3 	.word	0x080029f3
 8002998:	08002a35 	.word	0x08002a35
 800299c:	08002a3b 	.word	0x08002a3b
 80029a0:	08002a3b 	.word	0x08002a3b
 80029a4:	08002a3b 	.word	0x08002a3b
 80029a8:	08002a3b 	.word	0x08002a3b
 80029ac:	08002a3b 	.word	0x08002a3b
 80029b0:	08002a3b 	.word	0x08002a3b
 80029b4:	08002a3b 	.word	0x08002a3b
 80029b8:	08002a3b 	.word	0x08002a3b
 80029bc:	08002a3b 	.word	0x08002a3b
 80029c0:	08002a3b 	.word	0x08002a3b
 80029c4:	08002a3b 	.word	0x08002a3b
 80029c8:	08002a3b 	.word	0x08002a3b
 80029cc:	08002a3b 	.word	0x08002a3b
 80029d0:	080029e9 	.word	0x080029e9
 80029d4:	080029fd 	.word	0x080029fd
 80029d8:	4a79      	ldr	r2, [pc, #484]	; (8002bc0 <HAL_GPIO_Init+0x2b4>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d013      	beq.n	8002a06 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80029de:	e02c      	b.n	8002a3a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	623b      	str	r3, [r7, #32]
          break;
 80029e6:	e029      	b.n	8002a3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	3304      	adds	r3, #4
 80029ee:	623b      	str	r3, [r7, #32]
          break;
 80029f0:	e024      	b.n	8002a3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	3308      	adds	r3, #8
 80029f8:	623b      	str	r3, [r7, #32]
          break;
 80029fa:	e01f      	b.n	8002a3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	330c      	adds	r3, #12
 8002a02:	623b      	str	r3, [r7, #32]
          break;
 8002a04:	e01a      	b.n	8002a3c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d102      	bne.n	8002a14 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a0e:	2304      	movs	r3, #4
 8002a10:	623b      	str	r3, [r7, #32]
          break;
 8002a12:	e013      	b.n	8002a3c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d105      	bne.n	8002a28 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a1c:	2308      	movs	r3, #8
 8002a1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	69fa      	ldr	r2, [r7, #28]
 8002a24:	611a      	str	r2, [r3, #16]
          break;
 8002a26:	e009      	b.n	8002a3c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a28:	2308      	movs	r3, #8
 8002a2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	69fa      	ldr	r2, [r7, #28]
 8002a30:	615a      	str	r2, [r3, #20]
          break;
 8002a32:	e003      	b.n	8002a3c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a34:	2300      	movs	r3, #0
 8002a36:	623b      	str	r3, [r7, #32]
          break;
 8002a38:	e000      	b.n	8002a3c <HAL_GPIO_Init+0x130>
          break;
 8002a3a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	2bff      	cmp	r3, #255	; 0xff
 8002a40:	d801      	bhi.n	8002a46 <HAL_GPIO_Init+0x13a>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	e001      	b.n	8002a4a <HAL_GPIO_Init+0x13e>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	3304      	adds	r3, #4
 8002a4a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	2bff      	cmp	r3, #255	; 0xff
 8002a50:	d802      	bhi.n	8002a58 <HAL_GPIO_Init+0x14c>
 8002a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	e002      	b.n	8002a5e <HAL_GPIO_Init+0x152>
 8002a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5a:	3b08      	subs	r3, #8
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	210f      	movs	r1, #15
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	401a      	ands	r2, r3
 8002a70:	6a39      	ldr	r1, [r7, #32]
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	fa01 f303 	lsl.w	r3, r1, r3
 8002a78:	431a      	orrs	r2, r3
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	f000 80b1 	beq.w	8002bee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a8c:	4b4d      	ldr	r3, [pc, #308]	; (8002bc4 <HAL_GPIO_Init+0x2b8>)
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	4a4c      	ldr	r2, [pc, #304]	; (8002bc4 <HAL_GPIO_Init+0x2b8>)
 8002a92:	f043 0301 	orr.w	r3, r3, #1
 8002a96:	6193      	str	r3, [r2, #24]
 8002a98:	4b4a      	ldr	r3, [pc, #296]	; (8002bc4 <HAL_GPIO_Init+0x2b8>)
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002aa4:	4a48      	ldr	r2, [pc, #288]	; (8002bc8 <HAL_GPIO_Init+0x2bc>)
 8002aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa8:	089b      	lsrs	r3, r3, #2
 8002aaa:	3302      	adds	r3, #2
 8002aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ab0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab4:	f003 0303 	and.w	r3, r3, #3
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	220f      	movs	r2, #15
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a40      	ldr	r2, [pc, #256]	; (8002bcc <HAL_GPIO_Init+0x2c0>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d013      	beq.n	8002af8 <HAL_GPIO_Init+0x1ec>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a3f      	ldr	r2, [pc, #252]	; (8002bd0 <HAL_GPIO_Init+0x2c4>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d00d      	beq.n	8002af4 <HAL_GPIO_Init+0x1e8>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	4a3e      	ldr	r2, [pc, #248]	; (8002bd4 <HAL_GPIO_Init+0x2c8>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d007      	beq.n	8002af0 <HAL_GPIO_Init+0x1e4>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4a3d      	ldr	r2, [pc, #244]	; (8002bd8 <HAL_GPIO_Init+0x2cc>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d101      	bne.n	8002aec <HAL_GPIO_Init+0x1e0>
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e006      	b.n	8002afa <HAL_GPIO_Init+0x1ee>
 8002aec:	2304      	movs	r3, #4
 8002aee:	e004      	b.n	8002afa <HAL_GPIO_Init+0x1ee>
 8002af0:	2302      	movs	r3, #2
 8002af2:	e002      	b.n	8002afa <HAL_GPIO_Init+0x1ee>
 8002af4:	2301      	movs	r3, #1
 8002af6:	e000      	b.n	8002afa <HAL_GPIO_Init+0x1ee>
 8002af8:	2300      	movs	r3, #0
 8002afa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002afc:	f002 0203 	and.w	r2, r2, #3
 8002b00:	0092      	lsls	r2, r2, #2
 8002b02:	4093      	lsls	r3, r2
 8002b04:	68fa      	ldr	r2, [r7, #12]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b0a:	492f      	ldr	r1, [pc, #188]	; (8002bc8 <HAL_GPIO_Init+0x2bc>)
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0e:	089b      	lsrs	r3, r3, #2
 8002b10:	3302      	adds	r3, #2
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d006      	beq.n	8002b32 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b24:	4b2d      	ldr	r3, [pc, #180]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b26:	689a      	ldr	r2, [r3, #8]
 8002b28:	492c      	ldr	r1, [pc, #176]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	608b      	str	r3, [r1, #8]
 8002b30:	e006      	b.n	8002b40 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b32:	4b2a      	ldr	r3, [pc, #168]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b34:	689a      	ldr	r2, [r3, #8]
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	43db      	mvns	r3, r3
 8002b3a:	4928      	ldr	r1, [pc, #160]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d006      	beq.n	8002b5a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b4c:	4b23      	ldr	r3, [pc, #140]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b4e:	68da      	ldr	r2, [r3, #12]
 8002b50:	4922      	ldr	r1, [pc, #136]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	60cb      	str	r3, [r1, #12]
 8002b58:	e006      	b.n	8002b68 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b5a:	4b20      	ldr	r3, [pc, #128]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b5c:	68da      	ldr	r2, [r3, #12]
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	43db      	mvns	r3, r3
 8002b62:	491e      	ldr	r1, [pc, #120]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d006      	beq.n	8002b82 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b74:	4b19      	ldr	r3, [pc, #100]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	4918      	ldr	r1, [pc, #96]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	604b      	str	r3, [r1, #4]
 8002b80:	e006      	b.n	8002b90 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b82:	4b16      	ldr	r3, [pc, #88]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	4914      	ldr	r1, [pc, #80]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d021      	beq.n	8002be0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b9c:	4b0f      	ldr	r3, [pc, #60]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	490e      	ldr	r1, [pc, #56]	; (8002bdc <HAL_GPIO_Init+0x2d0>)
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	600b      	str	r3, [r1, #0]
 8002ba8:	e021      	b.n	8002bee <HAL_GPIO_Init+0x2e2>
 8002baa:	bf00      	nop
 8002bac:	10320000 	.word	0x10320000
 8002bb0:	10310000 	.word	0x10310000
 8002bb4:	10220000 	.word	0x10220000
 8002bb8:	10210000 	.word	0x10210000
 8002bbc:	10120000 	.word	0x10120000
 8002bc0:	10110000 	.word	0x10110000
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	40010000 	.word	0x40010000
 8002bcc:	40010800 	.word	0x40010800
 8002bd0:	40010c00 	.word	0x40010c00
 8002bd4:	40011000 	.word	0x40011000
 8002bd8:	40011400 	.word	0x40011400
 8002bdc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002be0:	4b0b      	ldr	r3, [pc, #44]	; (8002c10 <HAL_GPIO_Init+0x304>)
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	43db      	mvns	r3, r3
 8002be8:	4909      	ldr	r1, [pc, #36]	; (8002c10 <HAL_GPIO_Init+0x304>)
 8002bea:	4013      	ands	r3, r2
 8002bec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f47f ae8e 	bne.w	8002920 <HAL_GPIO_Init+0x14>
  }
}
 8002c04:	bf00      	nop
 8002c06:	bf00      	nop
 8002c08:	372c      	adds	r7, #44	; 0x2c
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bc80      	pop	{r7}
 8002c0e:	4770      	bx	lr
 8002c10:	40010400 	.word	0x40010400

08002c14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	807b      	strh	r3, [r7, #2]
 8002c20:	4613      	mov	r3, r2
 8002c22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c24:	787b      	ldrb	r3, [r7, #1]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d003      	beq.n	8002c32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c2a:	887a      	ldrh	r2, [r7, #2]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c30:	e003      	b.n	8002c3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c32:	887b      	ldrh	r3, [r7, #2]
 8002c34:	041a      	lsls	r2, r3, #16
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	611a      	str	r2, [r3, #16]
}
 8002c3a:	bf00      	nop
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bc80      	pop	{r7}
 8002c42:	4770      	bx	lr

08002c44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d101      	bne.n	8002c56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e12b      	b.n	8002eae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d106      	bne.n	8002c70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f7fe fe7a 	bl	8001964 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2224      	movs	r2, #36	; 0x24
 8002c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 0201 	bic.w	r2, r2, #1
 8002c86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ca6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ca8:	f001 f97c 	bl	8003fa4 <HAL_RCC_GetPCLK1Freq>
 8002cac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	4a81      	ldr	r2, [pc, #516]	; (8002eb8 <HAL_I2C_Init+0x274>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d807      	bhi.n	8002cc8 <HAL_I2C_Init+0x84>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	4a80      	ldr	r2, [pc, #512]	; (8002ebc <HAL_I2C_Init+0x278>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	bf94      	ite	ls
 8002cc0:	2301      	movls	r3, #1
 8002cc2:	2300      	movhi	r3, #0
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	e006      	b.n	8002cd6 <HAL_I2C_Init+0x92>
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4a7d      	ldr	r2, [pc, #500]	; (8002ec0 <HAL_I2C_Init+0x27c>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	bf94      	ite	ls
 8002cd0:	2301      	movls	r3, #1
 8002cd2:	2300      	movhi	r3, #0
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e0e7      	b.n	8002eae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	4a78      	ldr	r2, [pc, #480]	; (8002ec4 <HAL_I2C_Init+0x280>)
 8002ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce6:	0c9b      	lsrs	r3, r3, #18
 8002ce8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	6a1b      	ldr	r3, [r3, #32]
 8002d04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	4a6a      	ldr	r2, [pc, #424]	; (8002eb8 <HAL_I2C_Init+0x274>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d802      	bhi.n	8002d18 <HAL_I2C_Init+0xd4>
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	3301      	adds	r3, #1
 8002d16:	e009      	b.n	8002d2c <HAL_I2C_Init+0xe8>
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002d1e:	fb02 f303 	mul.w	r3, r2, r3
 8002d22:	4a69      	ldr	r2, [pc, #420]	; (8002ec8 <HAL_I2C_Init+0x284>)
 8002d24:	fba2 2303 	umull	r2, r3, r2, r3
 8002d28:	099b      	lsrs	r3, r3, #6
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	6812      	ldr	r2, [r2, #0]
 8002d30:	430b      	orrs	r3, r1
 8002d32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	69db      	ldr	r3, [r3, #28]
 8002d3a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d3e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	495c      	ldr	r1, [pc, #368]	; (8002eb8 <HAL_I2C_Init+0x274>)
 8002d48:	428b      	cmp	r3, r1
 8002d4a:	d819      	bhi.n	8002d80 <HAL_I2C_Init+0x13c>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	1e59      	subs	r1, r3, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d5a:	1c59      	adds	r1, r3, #1
 8002d5c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002d60:	400b      	ands	r3, r1
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00a      	beq.n	8002d7c <HAL_I2C_Init+0x138>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	1e59      	subs	r1, r3, #1
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d74:	3301      	adds	r3, #1
 8002d76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d7a:	e051      	b.n	8002e20 <HAL_I2C_Init+0x1dc>
 8002d7c:	2304      	movs	r3, #4
 8002d7e:	e04f      	b.n	8002e20 <HAL_I2C_Init+0x1dc>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d111      	bne.n	8002dac <HAL_I2C_Init+0x168>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	1e58      	subs	r0, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6859      	ldr	r1, [r3, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	440b      	add	r3, r1
 8002d96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	bf0c      	ite	eq
 8002da4:	2301      	moveq	r3, #1
 8002da6:	2300      	movne	r3, #0
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	e012      	b.n	8002dd2 <HAL_I2C_Init+0x18e>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	1e58      	subs	r0, r3, #1
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6859      	ldr	r1, [r3, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	440b      	add	r3, r1
 8002dba:	0099      	lsls	r1, r3, #2
 8002dbc:	440b      	add	r3, r1
 8002dbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	bf0c      	ite	eq
 8002dcc:	2301      	moveq	r3, #1
 8002dce:	2300      	movne	r3, #0
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <HAL_I2C_Init+0x196>
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e022      	b.n	8002e20 <HAL_I2C_Init+0x1dc>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10e      	bne.n	8002e00 <HAL_I2C_Init+0x1bc>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	1e58      	subs	r0, r3, #1
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6859      	ldr	r1, [r3, #4]
 8002dea:	460b      	mov	r3, r1
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	440b      	add	r3, r1
 8002df0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002df4:	3301      	adds	r3, #1
 8002df6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dfe:	e00f      	b.n	8002e20 <HAL_I2C_Init+0x1dc>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	1e58      	subs	r0, r3, #1
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6859      	ldr	r1, [r3, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	440b      	add	r3, r1
 8002e0e:	0099      	lsls	r1, r3, #2
 8002e10:	440b      	add	r3, r1
 8002e12:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e16:	3301      	adds	r3, #1
 8002e18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e20:	6879      	ldr	r1, [r7, #4]
 8002e22:	6809      	ldr	r1, [r1, #0]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	69da      	ldr	r2, [r3, #28]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e4e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	6911      	ldr	r1, [r2, #16]
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	68d2      	ldr	r2, [r2, #12]
 8002e5a:	4311      	orrs	r1, r2
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	430b      	orrs	r3, r1
 8002e62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	695a      	ldr	r2, [r3, #20]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	431a      	orrs	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f042 0201 	orr.w	r2, r2, #1
 8002e8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2220      	movs	r2, #32
 8002e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3710      	adds	r7, #16
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	000186a0 	.word	0x000186a0
 8002ebc:	001e847f 	.word	0x001e847f
 8002ec0:	003d08ff 	.word	0x003d08ff
 8002ec4:	431bde83 	.word	0x431bde83
 8002ec8:	10624dd3 	.word	0x10624dd3

08002ecc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b088      	sub	sp, #32
 8002ed0:	af02      	add	r7, sp, #8
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	607a      	str	r2, [r7, #4]
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	460b      	mov	r3, r1
 8002eda:	817b      	strh	r3, [r7, #10]
 8002edc:	4613      	mov	r3, r2
 8002ede:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ee0:	f7fe ff64 	bl	8001dac <HAL_GetTick>
 8002ee4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b20      	cmp	r3, #32
 8002ef0:	f040 80e0 	bne.w	80030b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	2319      	movs	r3, #25
 8002efa:	2201      	movs	r2, #1
 8002efc:	4970      	ldr	r1, [pc, #448]	; (80030c0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f000 fa92 	bl	8003428 <I2C_WaitOnFlagUntilTimeout>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	e0d3      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d101      	bne.n	8002f1c <HAL_I2C_Master_Transmit+0x50>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	e0cc      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d007      	beq.n	8002f42 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f042 0201 	orr.w	r2, r2, #1
 8002f40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2221      	movs	r2, #33	; 0x21
 8002f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2210      	movs	r2, #16
 8002f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	893a      	ldrh	r2, [r7, #8]
 8002f72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	4a50      	ldr	r2, [pc, #320]	; (80030c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002f82:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f84:	8979      	ldrh	r1, [r7, #10]
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	6a3a      	ldr	r2, [r7, #32]
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f000 f9ca 	bl	8003324 <I2C_MasterRequestWrite>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e08d      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	613b      	str	r3, [r7, #16]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	613b      	str	r3, [r7, #16]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	613b      	str	r3, [r7, #16]
 8002fae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002fb0:	e066      	b.n	8003080 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fb2:	697a      	ldr	r2, [r7, #20]
 8002fb4:	6a39      	ldr	r1, [r7, #32]
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f000 fb50 	bl	800365c <I2C_WaitOnTXEFlagUntilTimeout>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00d      	beq.n	8002fde <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	2b04      	cmp	r3, #4
 8002fc8:	d107      	bne.n	8002fda <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e06b      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe2:	781a      	ldrb	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fee:	1c5a      	adds	r2, r3, #1
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003006:	3b01      	subs	r3, #1
 8003008:	b29a      	uxth	r2, r3
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b04      	cmp	r3, #4
 800301a:	d11b      	bne.n	8003054 <HAL_I2C_Master_Transmit+0x188>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003020:	2b00      	cmp	r3, #0
 8003022:	d017      	beq.n	8003054 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003028:	781a      	ldrb	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	1c5a      	adds	r2, r3, #1
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800303e:	b29b      	uxth	r3, r3
 8003040:	3b01      	subs	r3, #1
 8003042:	b29a      	uxth	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003054:	697a      	ldr	r2, [r7, #20]
 8003056:	6a39      	ldr	r1, [r7, #32]
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f000 fb47 	bl	80036ec <I2C_WaitOnBTFFlagUntilTimeout>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00d      	beq.n	8003080 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003068:	2b04      	cmp	r3, #4
 800306a:	d107      	bne.n	800307c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800307a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e01a      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003084:	2b00      	cmp	r3, #0
 8003086:	d194      	bne.n	8002fb2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003096:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2220      	movs	r2, #32
 800309c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80030b0:	2300      	movs	r3, #0
 80030b2:	e000      	b.n	80030b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80030b4:	2302      	movs	r3, #2
  }
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3718      	adds	r7, #24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	00100002 	.word	0x00100002
 80030c4:	ffff0000 	.word	0xffff0000

080030c8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08a      	sub	sp, #40	; 0x28
 80030cc:	af02      	add	r7, sp, #8
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	607a      	str	r2, [r7, #4]
 80030d2:	603b      	str	r3, [r7, #0]
 80030d4:	460b      	mov	r3, r1
 80030d6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80030d8:	f7fe fe68 	bl	8001dac <HAL_GetTick>
 80030dc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80030de:	2300      	movs	r3, #0
 80030e0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b20      	cmp	r3, #32
 80030ec:	f040 8111 	bne.w	8003312 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	2319      	movs	r3, #25
 80030f6:	2201      	movs	r2, #1
 80030f8:	4988      	ldr	r1, [pc, #544]	; (800331c <HAL_I2C_IsDeviceReady+0x254>)
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 f994 	bl	8003428 <I2C_WaitOnFlagUntilTimeout>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003106:	2302      	movs	r3, #2
 8003108:	e104      	b.n	8003314 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003110:	2b01      	cmp	r3, #1
 8003112:	d101      	bne.n	8003118 <HAL_I2C_IsDeviceReady+0x50>
 8003114:	2302      	movs	r3, #2
 8003116:	e0fd      	b.n	8003314 <HAL_I2C_IsDeviceReady+0x24c>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b01      	cmp	r3, #1
 800312c:	d007      	beq.n	800313e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f042 0201 	orr.w	r2, r2, #1
 800313c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800314c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2224      	movs	r2, #36	; 0x24
 8003152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4a70      	ldr	r2, [pc, #448]	; (8003320 <HAL_I2C_IsDeviceReady+0x258>)
 8003160:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003170:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	2200      	movs	r2, #0
 800317a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800317e:	68f8      	ldr	r0, [r7, #12]
 8003180:	f000 f952 	bl	8003428 <I2C_WaitOnFlagUntilTimeout>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00d      	beq.n	80031a6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003194:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003198:	d103      	bne.n	80031a2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031a0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e0b6      	b.n	8003314 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80031a6:	897b      	ldrh	r3, [r7, #10]
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	461a      	mov	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80031b4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80031b6:	f7fe fdf9 	bl	8001dac <HAL_GetTick>
 80031ba:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	bf0c      	ite	eq
 80031ca:	2301      	moveq	r3, #1
 80031cc:	2300      	movne	r3, #0
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031e0:	bf0c      	ite	eq
 80031e2:	2301      	moveq	r3, #1
 80031e4:	2300      	movne	r3, #0
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80031ea:	e025      	b.n	8003238 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80031ec:	f7fe fdde 	bl	8001dac <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d302      	bcc.n	8003202 <HAL_I2C_IsDeviceReady+0x13a>
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d103      	bne.n	800320a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	22a0      	movs	r2, #160	; 0xa0
 8003206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	695b      	ldr	r3, [r3, #20]
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b02      	cmp	r3, #2
 8003216:	bf0c      	ite	eq
 8003218:	2301      	moveq	r3, #1
 800321a:	2300      	movne	r3, #0
 800321c:	b2db      	uxtb	r3, r3
 800321e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800322a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800322e:	bf0c      	ite	eq
 8003230:	2301      	moveq	r3, #1
 8003232:	2300      	movne	r3, #0
 8003234:	b2db      	uxtb	r3, r3
 8003236:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2ba0      	cmp	r3, #160	; 0xa0
 8003242:	d005      	beq.n	8003250 <HAL_I2C_IsDeviceReady+0x188>
 8003244:	7dfb      	ldrb	r3, [r7, #23]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d102      	bne.n	8003250 <HAL_I2C_IsDeviceReady+0x188>
 800324a:	7dbb      	ldrb	r3, [r7, #22]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d0cd      	beq.n	80031ec <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2220      	movs	r2, #32
 8003254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b02      	cmp	r3, #2
 8003264:	d129      	bne.n	80032ba <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003274:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003276:	2300      	movs	r3, #0
 8003278:	613b      	str	r3, [r7, #16]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	613b      	str	r3, [r7, #16]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	613b      	str	r3, [r7, #16]
 800328a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	2319      	movs	r3, #25
 8003292:	2201      	movs	r2, #1
 8003294:	4921      	ldr	r1, [pc, #132]	; (800331c <HAL_I2C_IsDeviceReady+0x254>)
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f000 f8c6 	bl	8003428 <I2C_WaitOnFlagUntilTimeout>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e036      	b.n	8003314 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2220      	movs	r2, #32
 80032aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80032b6:	2300      	movs	r3, #0
 80032b8:	e02c      	b.n	8003314 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032c8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80032d2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	2319      	movs	r3, #25
 80032da:	2201      	movs	r2, #1
 80032dc:	490f      	ldr	r1, [pc, #60]	; (800331c <HAL_I2C_IsDeviceReady+0x254>)
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 f8a2 	bl	8003428 <I2C_WaitOnFlagUntilTimeout>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e012      	b.n	8003314 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	3301      	adds	r3, #1
 80032f2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	429a      	cmp	r2, r3
 80032fa:	f4ff af32 	bcc.w	8003162 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2220      	movs	r2, #32
 8003302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e000      	b.n	8003314 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003312:	2302      	movs	r3, #2
  }
}
 8003314:	4618      	mov	r0, r3
 8003316:	3720      	adds	r7, #32
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	00100002 	.word	0x00100002
 8003320:	ffff0000 	.word	0xffff0000

08003324 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af02      	add	r7, sp, #8
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	607a      	str	r2, [r7, #4]
 800332e:	603b      	str	r3, [r7, #0]
 8003330:	460b      	mov	r3, r1
 8003332:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003338:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	2b08      	cmp	r3, #8
 800333e:	d006      	beq.n	800334e <I2C_MasterRequestWrite+0x2a>
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	2b01      	cmp	r3, #1
 8003344:	d003      	beq.n	800334e <I2C_MasterRequestWrite+0x2a>
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800334c:	d108      	bne.n	8003360 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800335c:	601a      	str	r2, [r3, #0]
 800335e:	e00b      	b.n	8003378 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003364:	2b12      	cmp	r3, #18
 8003366:	d107      	bne.n	8003378 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003376:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 f84f 	bl	8003428 <I2C_WaitOnFlagUntilTimeout>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00d      	beq.n	80033ac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800339a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800339e:	d103      	bne.n	80033a8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e035      	b.n	8003418 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033b4:	d108      	bne.n	80033c8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033b6:	897b      	ldrh	r3, [r7, #10]
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	461a      	mov	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80033c4:	611a      	str	r2, [r3, #16]
 80033c6:	e01b      	b.n	8003400 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80033c8:	897b      	ldrh	r3, [r7, #10]
 80033ca:	11db      	asrs	r3, r3, #7
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	f003 0306 	and.w	r3, r3, #6
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	f063 030f 	orn	r3, r3, #15
 80033d8:	b2da      	uxtb	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	490e      	ldr	r1, [pc, #56]	; (8003420 <I2C_MasterRequestWrite+0xfc>)
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	f000 f898 	bl	800351c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e010      	b.n	8003418 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80033f6:	897b      	ldrh	r3, [r7, #10]
 80033f8:	b2da      	uxtb	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	4907      	ldr	r1, [pc, #28]	; (8003424 <I2C_MasterRequestWrite+0x100>)
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f000 f888 	bl	800351c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e000      	b.n	8003418 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3718      	adds	r7, #24
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	00010008 	.word	0x00010008
 8003424:	00010002 	.word	0x00010002

08003428 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	603b      	str	r3, [r7, #0]
 8003434:	4613      	mov	r3, r2
 8003436:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003438:	e048      	b.n	80034cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003440:	d044      	beq.n	80034cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003442:	f7fe fcb3 	bl	8001dac <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	683a      	ldr	r2, [r7, #0]
 800344e:	429a      	cmp	r2, r3
 8003450:	d302      	bcc.n	8003458 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d139      	bne.n	80034cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	0c1b      	lsrs	r3, r3, #16
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b01      	cmp	r3, #1
 8003460:	d10d      	bne.n	800347e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	695b      	ldr	r3, [r3, #20]
 8003468:	43da      	mvns	r2, r3
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	4013      	ands	r3, r2
 800346e:	b29b      	uxth	r3, r3
 8003470:	2b00      	cmp	r3, #0
 8003472:	bf0c      	ite	eq
 8003474:	2301      	moveq	r3, #1
 8003476:	2300      	movne	r3, #0
 8003478:	b2db      	uxtb	r3, r3
 800347a:	461a      	mov	r2, r3
 800347c:	e00c      	b.n	8003498 <I2C_WaitOnFlagUntilTimeout+0x70>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	43da      	mvns	r2, r3
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	4013      	ands	r3, r2
 800348a:	b29b      	uxth	r3, r3
 800348c:	2b00      	cmp	r3, #0
 800348e:	bf0c      	ite	eq
 8003490:	2301      	moveq	r3, #1
 8003492:	2300      	movne	r3, #0
 8003494:	b2db      	uxtb	r3, r3
 8003496:	461a      	mov	r2, r3
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	429a      	cmp	r2, r3
 800349c:	d116      	bne.n	80034cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2220      	movs	r2, #32
 80034a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b8:	f043 0220 	orr.w	r2, r3, #32
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e023      	b.n	8003514 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	0c1b      	lsrs	r3, r3, #16
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d10d      	bne.n	80034f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	695b      	ldr	r3, [r3, #20]
 80034dc:	43da      	mvns	r2, r3
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	4013      	ands	r3, r2
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	bf0c      	ite	eq
 80034e8:	2301      	moveq	r3, #1
 80034ea:	2300      	movne	r3, #0
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	461a      	mov	r2, r3
 80034f0:	e00c      	b.n	800350c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	43da      	mvns	r2, r3
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	4013      	ands	r3, r2
 80034fe:	b29b      	uxth	r3, r3
 8003500:	2b00      	cmp	r3, #0
 8003502:	bf0c      	ite	eq
 8003504:	2301      	moveq	r3, #1
 8003506:	2300      	movne	r3, #0
 8003508:	b2db      	uxtb	r3, r3
 800350a:	461a      	mov	r2, r3
 800350c:	79fb      	ldrb	r3, [r7, #7]
 800350e:	429a      	cmp	r2, r3
 8003510:	d093      	beq.n	800343a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3710      	adds	r7, #16
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
 8003528:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800352a:	e071      	b.n	8003610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003536:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800353a:	d123      	bne.n	8003584 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800354a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003554:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2220      	movs	r2, #32
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003570:	f043 0204 	orr.w	r2, r3, #4
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e067      	b.n	8003654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800358a:	d041      	beq.n	8003610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800358c:	f7fe fc0e 	bl	8001dac <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	429a      	cmp	r2, r3
 800359a:	d302      	bcc.n	80035a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d136      	bne.n	8003610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	0c1b      	lsrs	r3, r3, #16
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d10c      	bne.n	80035c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	43da      	mvns	r2, r3
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	4013      	ands	r3, r2
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	bf14      	ite	ne
 80035be:	2301      	movne	r3, #1
 80035c0:	2300      	moveq	r3, #0
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	e00b      	b.n	80035de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	43da      	mvns	r2, r3
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	4013      	ands	r3, r2
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	bf14      	ite	ne
 80035d8:	2301      	movne	r3, #1
 80035da:	2300      	moveq	r3, #0
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d016      	beq.n	8003610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2200      	movs	r2, #0
 80035e6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2220      	movs	r2, #32
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fc:	f043 0220 	orr.w	r2, r3, #32
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e021      	b.n	8003654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	0c1b      	lsrs	r3, r3, #16
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b01      	cmp	r3, #1
 8003618:	d10c      	bne.n	8003634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	43da      	mvns	r2, r3
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	4013      	ands	r3, r2
 8003626:	b29b      	uxth	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	bf14      	ite	ne
 800362c:	2301      	movne	r3, #1
 800362e:	2300      	moveq	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	e00b      	b.n	800364c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	43da      	mvns	r2, r3
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	4013      	ands	r3, r2
 8003640:	b29b      	uxth	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	bf14      	ite	ne
 8003646:	2301      	movne	r3, #1
 8003648:	2300      	moveq	r3, #0
 800364a:	b2db      	uxtb	r3, r3
 800364c:	2b00      	cmp	r3, #0
 800364e:	f47f af6d 	bne.w	800352c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003652:	2300      	movs	r3, #0
}
 8003654:	4618      	mov	r0, r3
 8003656:	3710      	adds	r7, #16
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003668:	e034      	b.n	80036d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f000 f886 	bl	800377c <I2C_IsAcknowledgeFailed>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e034      	b.n	80036e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003680:	d028      	beq.n	80036d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003682:	f7fe fb93 	bl	8001dac <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	429a      	cmp	r2, r3
 8003690:	d302      	bcc.n	8003698 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d11d      	bne.n	80036d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036a2:	2b80      	cmp	r3, #128	; 0x80
 80036a4:	d016      	beq.n	80036d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2220      	movs	r2, #32
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c0:	f043 0220 	orr.w	r2, r3, #32
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e007      	b.n	80036e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036de:	2b80      	cmp	r3, #128	; 0x80
 80036e0:	d1c3      	bne.n	800366a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3710      	adds	r7, #16
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036f8:	e034      	b.n	8003764 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f000 f83e 	bl	800377c <I2C_IsAcknowledgeFailed>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e034      	b.n	8003774 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003710:	d028      	beq.n	8003764 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003712:	f7fe fb4b 	bl	8001dac <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	429a      	cmp	r2, r3
 8003720:	d302      	bcc.n	8003728 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d11d      	bne.n	8003764 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	f003 0304 	and.w	r3, r3, #4
 8003732:	2b04      	cmp	r3, #4
 8003734:	d016      	beq.n	8003764 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2200      	movs	r2, #0
 800373a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2220      	movs	r2, #32
 8003740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003750:	f043 0220 	orr.w	r2, r3, #32
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e007      	b.n	8003774 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	f003 0304 	and.w	r3, r3, #4
 800376e:	2b04      	cmp	r3, #4
 8003770:	d1c3      	bne.n	80036fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	3710      	adds	r7, #16
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800378e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003792:	d11b      	bne.n	80037cc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800379c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2220      	movs	r2, #32
 80037a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b8:	f043 0204 	orr.w	r2, r3, #4
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e000      	b.n	80037ce <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr

080037d8 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	460b      	mov	r3, r1
 80037e2:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80037e4:	4b09      	ldr	r3, [pc, #36]	; (800380c <HAL_PWR_EnterSLEEPMode+0x34>)
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	4a08      	ldr	r2, [pc, #32]	; (800380c <HAL_PWR_EnterSLEEPMode+0x34>)
 80037ea:	f023 0304 	bic.w	r3, r3, #4
 80037ee:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80037f0:	78fb      	ldrb	r3, [r7, #3]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d101      	bne.n	80037fa <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80037f6:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80037f8:	e002      	b.n	8003800 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80037fa:	bf40      	sev
    __WFE();
 80037fc:	bf20      	wfe
    __WFE();
 80037fe:	bf20      	wfe
}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	bc80      	pop	{r7}
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	e000ed00 	.word	0xe000ed00

08003810 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b086      	sub	sp, #24
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e272      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b00      	cmp	r3, #0
 800382c:	f000 8087 	beq.w	800393e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003830:	4b92      	ldr	r3, [pc, #584]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f003 030c 	and.w	r3, r3, #12
 8003838:	2b04      	cmp	r3, #4
 800383a:	d00c      	beq.n	8003856 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800383c:	4b8f      	ldr	r3, [pc, #572]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f003 030c 	and.w	r3, r3, #12
 8003844:	2b08      	cmp	r3, #8
 8003846:	d112      	bne.n	800386e <HAL_RCC_OscConfig+0x5e>
 8003848:	4b8c      	ldr	r3, [pc, #560]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003854:	d10b      	bne.n	800386e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003856:	4b89      	ldr	r3, [pc, #548]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d06c      	beq.n	800393c <HAL_RCC_OscConfig+0x12c>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d168      	bne.n	800393c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e24c      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003876:	d106      	bne.n	8003886 <HAL_RCC_OscConfig+0x76>
 8003878:	4b80      	ldr	r3, [pc, #512]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a7f      	ldr	r2, [pc, #508]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 800387e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003882:	6013      	str	r3, [r2, #0]
 8003884:	e02e      	b.n	80038e4 <HAL_RCC_OscConfig+0xd4>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10c      	bne.n	80038a8 <HAL_RCC_OscConfig+0x98>
 800388e:	4b7b      	ldr	r3, [pc, #492]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a7a      	ldr	r2, [pc, #488]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003894:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003898:	6013      	str	r3, [r2, #0]
 800389a:	4b78      	ldr	r3, [pc, #480]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a77      	ldr	r2, [pc, #476]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80038a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038a4:	6013      	str	r3, [r2, #0]
 80038a6:	e01d      	b.n	80038e4 <HAL_RCC_OscConfig+0xd4>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038b0:	d10c      	bne.n	80038cc <HAL_RCC_OscConfig+0xbc>
 80038b2:	4b72      	ldr	r3, [pc, #456]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a71      	ldr	r2, [pc, #452]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80038b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038bc:	6013      	str	r3, [r2, #0]
 80038be:	4b6f      	ldr	r3, [pc, #444]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a6e      	ldr	r2, [pc, #440]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80038c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c8:	6013      	str	r3, [r2, #0]
 80038ca:	e00b      	b.n	80038e4 <HAL_RCC_OscConfig+0xd4>
 80038cc:	4b6b      	ldr	r3, [pc, #428]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a6a      	ldr	r2, [pc, #424]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80038d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038d6:	6013      	str	r3, [r2, #0]
 80038d8:	4b68      	ldr	r3, [pc, #416]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a67      	ldr	r2, [pc, #412]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80038de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d013      	beq.n	8003914 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ec:	f7fe fa5e 	bl	8001dac <HAL_GetTick>
 80038f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038f4:	f7fe fa5a 	bl	8001dac <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b64      	cmp	r3, #100	; 0x64
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e200      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003906:	4b5d      	ldr	r3, [pc, #372]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0f0      	beq.n	80038f4 <HAL_RCC_OscConfig+0xe4>
 8003912:	e014      	b.n	800393e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003914:	f7fe fa4a 	bl	8001dac <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800391c:	f7fe fa46 	bl	8001dac <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b64      	cmp	r3, #100	; 0x64
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e1ec      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800392e:	4b53      	ldr	r3, [pc, #332]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1f0      	bne.n	800391c <HAL_RCC_OscConfig+0x10c>
 800393a:	e000      	b.n	800393e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800393c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b00      	cmp	r3, #0
 8003948:	d063      	beq.n	8003a12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800394a:	4b4c      	ldr	r3, [pc, #304]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f003 030c 	and.w	r3, r3, #12
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00b      	beq.n	800396e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003956:	4b49      	ldr	r3, [pc, #292]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f003 030c 	and.w	r3, r3, #12
 800395e:	2b08      	cmp	r3, #8
 8003960:	d11c      	bne.n	800399c <HAL_RCC_OscConfig+0x18c>
 8003962:	4b46      	ldr	r3, [pc, #280]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d116      	bne.n	800399c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800396e:	4b43      	ldr	r3, [pc, #268]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0302 	and.w	r3, r3, #2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d005      	beq.n	8003986 <HAL_RCC_OscConfig+0x176>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	691b      	ldr	r3, [r3, #16]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d001      	beq.n	8003986 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e1c0      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003986:	4b3d      	ldr	r3, [pc, #244]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	00db      	lsls	r3, r3, #3
 8003994:	4939      	ldr	r1, [pc, #228]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003996:	4313      	orrs	r3, r2
 8003998:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800399a:	e03a      	b.n	8003a12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	691b      	ldr	r3, [r3, #16]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d020      	beq.n	80039e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039a4:	4b36      	ldr	r3, [pc, #216]	; (8003a80 <HAL_RCC_OscConfig+0x270>)
 80039a6:	2201      	movs	r2, #1
 80039a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039aa:	f7fe f9ff 	bl	8001dac <HAL_GetTick>
 80039ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039b0:	e008      	b.n	80039c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039b2:	f7fe f9fb 	bl	8001dac <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d901      	bls.n	80039c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e1a1      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039c4:	4b2d      	ldr	r3, [pc, #180]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d0f0      	beq.n	80039b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d0:	4b2a      	ldr	r3, [pc, #168]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	695b      	ldr	r3, [r3, #20]
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	4927      	ldr	r1, [pc, #156]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	600b      	str	r3, [r1, #0]
 80039e4:	e015      	b.n	8003a12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039e6:	4b26      	ldr	r3, [pc, #152]	; (8003a80 <HAL_RCC_OscConfig+0x270>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ec:	f7fe f9de 	bl	8001dac <HAL_GetTick>
 80039f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039f2:	e008      	b.n	8003a06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039f4:	f7fe f9da 	bl	8001dac <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d901      	bls.n	8003a06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e180      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a06:	4b1d      	ldr	r3, [pc, #116]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d1f0      	bne.n	80039f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0308 	and.w	r3, r3, #8
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d03a      	beq.n	8003a94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d019      	beq.n	8003a5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a26:	4b17      	ldr	r3, [pc, #92]	; (8003a84 <HAL_RCC_OscConfig+0x274>)
 8003a28:	2201      	movs	r2, #1
 8003a2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a2c:	f7fe f9be 	bl	8001dac <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a34:	f7fe f9ba 	bl	8001dac <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e160      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a46:	4b0d      	ldr	r3, [pc, #52]	; (8003a7c <HAL_RCC_OscConfig+0x26c>)
 8003a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0f0      	beq.n	8003a34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a52:	2001      	movs	r0, #1
 8003a54:	f000 face 	bl	8003ff4 <RCC_Delay>
 8003a58:	e01c      	b.n	8003a94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a5a:	4b0a      	ldr	r3, [pc, #40]	; (8003a84 <HAL_RCC_OscConfig+0x274>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a60:	f7fe f9a4 	bl	8001dac <HAL_GetTick>
 8003a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a66:	e00f      	b.n	8003a88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a68:	f7fe f9a0 	bl	8001dac <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d908      	bls.n	8003a88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e146      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
 8003a7a:	bf00      	nop
 8003a7c:	40021000 	.word	0x40021000
 8003a80:	42420000 	.word	0x42420000
 8003a84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a88:	4b92      	ldr	r3, [pc, #584]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d1e9      	bne.n	8003a68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0304 	and.w	r3, r3, #4
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f000 80a6 	beq.w	8003bee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003aa6:	4b8b      	ldr	r3, [pc, #556]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10d      	bne.n	8003ace <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ab2:	4b88      	ldr	r3, [pc, #544]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003ab4:	69db      	ldr	r3, [r3, #28]
 8003ab6:	4a87      	ldr	r2, [pc, #540]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003abc:	61d3      	str	r3, [r2, #28]
 8003abe:	4b85      	ldr	r3, [pc, #532]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac6:	60bb      	str	r3, [r7, #8]
 8003ac8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aca:	2301      	movs	r3, #1
 8003acc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ace:	4b82      	ldr	r3, [pc, #520]	; (8003cd8 <HAL_RCC_OscConfig+0x4c8>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d118      	bne.n	8003b0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ada:	4b7f      	ldr	r3, [pc, #508]	; (8003cd8 <HAL_RCC_OscConfig+0x4c8>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a7e      	ldr	r2, [pc, #504]	; (8003cd8 <HAL_RCC_OscConfig+0x4c8>)
 8003ae0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ae4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ae6:	f7fe f961 	bl	8001dac <HAL_GetTick>
 8003aea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aec:	e008      	b.n	8003b00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aee:	f7fe f95d 	bl	8001dac <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	2b64      	cmp	r3, #100	; 0x64
 8003afa:	d901      	bls.n	8003b00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e103      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b00:	4b75      	ldr	r3, [pc, #468]	; (8003cd8 <HAL_RCC_OscConfig+0x4c8>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d0f0      	beq.n	8003aee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d106      	bne.n	8003b22 <HAL_RCC_OscConfig+0x312>
 8003b14:	4b6f      	ldr	r3, [pc, #444]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b16:	6a1b      	ldr	r3, [r3, #32]
 8003b18:	4a6e      	ldr	r2, [pc, #440]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b1a:	f043 0301 	orr.w	r3, r3, #1
 8003b1e:	6213      	str	r3, [r2, #32]
 8003b20:	e02d      	b.n	8003b7e <HAL_RCC_OscConfig+0x36e>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d10c      	bne.n	8003b44 <HAL_RCC_OscConfig+0x334>
 8003b2a:	4b6a      	ldr	r3, [pc, #424]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	4a69      	ldr	r2, [pc, #420]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b30:	f023 0301 	bic.w	r3, r3, #1
 8003b34:	6213      	str	r3, [r2, #32]
 8003b36:	4b67      	ldr	r3, [pc, #412]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b38:	6a1b      	ldr	r3, [r3, #32]
 8003b3a:	4a66      	ldr	r2, [pc, #408]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b3c:	f023 0304 	bic.w	r3, r3, #4
 8003b40:	6213      	str	r3, [r2, #32]
 8003b42:	e01c      	b.n	8003b7e <HAL_RCC_OscConfig+0x36e>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	2b05      	cmp	r3, #5
 8003b4a:	d10c      	bne.n	8003b66 <HAL_RCC_OscConfig+0x356>
 8003b4c:	4b61      	ldr	r3, [pc, #388]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	4a60      	ldr	r2, [pc, #384]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b52:	f043 0304 	orr.w	r3, r3, #4
 8003b56:	6213      	str	r3, [r2, #32]
 8003b58:	4b5e      	ldr	r3, [pc, #376]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	4a5d      	ldr	r2, [pc, #372]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b5e:	f043 0301 	orr.w	r3, r3, #1
 8003b62:	6213      	str	r3, [r2, #32]
 8003b64:	e00b      	b.n	8003b7e <HAL_RCC_OscConfig+0x36e>
 8003b66:	4b5b      	ldr	r3, [pc, #364]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	4a5a      	ldr	r2, [pc, #360]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b6c:	f023 0301 	bic.w	r3, r3, #1
 8003b70:	6213      	str	r3, [r2, #32]
 8003b72:	4b58      	ldr	r3, [pc, #352]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b74:	6a1b      	ldr	r3, [r3, #32]
 8003b76:	4a57      	ldr	r2, [pc, #348]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003b78:	f023 0304 	bic.w	r3, r3, #4
 8003b7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d015      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b86:	f7fe f911 	bl	8001dac <HAL_GetTick>
 8003b8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b8c:	e00a      	b.n	8003ba4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b8e:	f7fe f90d 	bl	8001dac <HAL_GetTick>
 8003b92:	4602      	mov	r2, r0
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d901      	bls.n	8003ba4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e0b1      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba4:	4b4b      	ldr	r3, [pc, #300]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	f003 0302 	and.w	r3, r3, #2
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d0ee      	beq.n	8003b8e <HAL_RCC_OscConfig+0x37e>
 8003bb0:	e014      	b.n	8003bdc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bb2:	f7fe f8fb 	bl	8001dac <HAL_GetTick>
 8003bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bb8:	e00a      	b.n	8003bd0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bba:	f7fe f8f7 	bl	8001dac <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d901      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e09b      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bd0:	4b40      	ldr	r3, [pc, #256]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003bd2:	6a1b      	ldr	r3, [r3, #32]
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1ee      	bne.n	8003bba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003bdc:	7dfb      	ldrb	r3, [r7, #23]
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d105      	bne.n	8003bee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003be2:	4b3c      	ldr	r3, [pc, #240]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003be4:	69db      	ldr	r3, [r3, #28]
 8003be6:	4a3b      	ldr	r2, [pc, #236]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003be8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f000 8087 	beq.w	8003d06 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bf8:	4b36      	ldr	r3, [pc, #216]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f003 030c 	and.w	r3, r3, #12
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	d061      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	69db      	ldr	r3, [r3, #28]
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d146      	bne.n	8003c9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c0c:	4b33      	ldr	r3, [pc, #204]	; (8003cdc <HAL_RCC_OscConfig+0x4cc>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c12:	f7fe f8cb 	bl	8001dac <HAL_GetTick>
 8003c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c18:	e008      	b.n	8003c2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c1a:	f7fe f8c7 	bl	8001dac <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d901      	bls.n	8003c2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c28:	2303      	movs	r3, #3
 8003c2a:	e06d      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c2c:	4b29      	ldr	r3, [pc, #164]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1f0      	bne.n	8003c1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a1b      	ldr	r3, [r3, #32]
 8003c3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c40:	d108      	bne.n	8003c54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c42:	4b24      	ldr	r3, [pc, #144]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	4921      	ldr	r1, [pc, #132]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c54:	4b1f      	ldr	r3, [pc, #124]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a19      	ldr	r1, [r3, #32]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c64:	430b      	orrs	r3, r1
 8003c66:	491b      	ldr	r1, [pc, #108]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c6c:	4b1b      	ldr	r3, [pc, #108]	; (8003cdc <HAL_RCC_OscConfig+0x4cc>)
 8003c6e:	2201      	movs	r2, #1
 8003c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c72:	f7fe f89b 	bl	8001dac <HAL_GetTick>
 8003c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c7a:	f7fe f897 	bl	8001dac <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e03d      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c8c:	4b11      	ldr	r3, [pc, #68]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0f0      	beq.n	8003c7a <HAL_RCC_OscConfig+0x46a>
 8003c98:	e035      	b.n	8003d06 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c9a:	4b10      	ldr	r3, [pc, #64]	; (8003cdc <HAL_RCC_OscConfig+0x4cc>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca0:	f7fe f884 	bl	8001dac <HAL_GetTick>
 8003ca4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ca6:	e008      	b.n	8003cba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca8:	f7fe f880 	bl	8001dac <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d901      	bls.n	8003cba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e026      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cba:	4b06      	ldr	r3, [pc, #24]	; (8003cd4 <HAL_RCC_OscConfig+0x4c4>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1f0      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x498>
 8003cc6:	e01e      	b.n	8003d06 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	69db      	ldr	r3, [r3, #28]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d107      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e019      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	40007000 	.word	0x40007000
 8003cdc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ce0:	4b0b      	ldr	r3, [pc, #44]	; (8003d10 <HAL_RCC_OscConfig+0x500>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d106      	bne.n	8003d02 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d001      	beq.n	8003d06 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e000      	b.n	8003d08 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3718      	adds	r7, #24
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	40021000 	.word	0x40021000

08003d14 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d101      	bne.n	8003d28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e0d0      	b.n	8003eca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d28:	4b6a      	ldr	r3, [pc, #424]	; (8003ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0307 	and.w	r3, r3, #7
 8003d30:	683a      	ldr	r2, [r7, #0]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d910      	bls.n	8003d58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d36:	4b67      	ldr	r3, [pc, #412]	; (8003ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f023 0207 	bic.w	r2, r3, #7
 8003d3e:	4965      	ldr	r1, [pc, #404]	; (8003ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d46:	4b63      	ldr	r3, [pc, #396]	; (8003ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0307 	and.w	r3, r3, #7
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d001      	beq.n	8003d58 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e0b8      	b.n	8003eca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0302 	and.w	r3, r3, #2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d020      	beq.n	8003da6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0304 	and.w	r3, r3, #4
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d005      	beq.n	8003d7c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d70:	4b59      	ldr	r3, [pc, #356]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	4a58      	ldr	r2, [pc, #352]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d76:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003d7a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0308 	and.w	r3, r3, #8
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d005      	beq.n	8003d94 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d88:	4b53      	ldr	r3, [pc, #332]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	4a52      	ldr	r2, [pc, #328]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d8e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003d92:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d94:	4b50      	ldr	r3, [pc, #320]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	494d      	ldr	r1, [pc, #308]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d040      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d107      	bne.n	8003dca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dba:	4b47      	ldr	r3, [pc, #284]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d115      	bne.n	8003df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e07f      	b.n	8003eca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d107      	bne.n	8003de2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dd2:	4b41      	ldr	r3, [pc, #260]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d109      	bne.n	8003df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e073      	b.n	8003eca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de2:	4b3d      	ldr	r3, [pc, #244]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d101      	bne.n	8003df2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e06b      	b.n	8003eca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003df2:	4b39      	ldr	r3, [pc, #228]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f023 0203 	bic.w	r2, r3, #3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	4936      	ldr	r1, [pc, #216]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e04:	f7fd ffd2 	bl	8001dac <HAL_GetTick>
 8003e08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e0a:	e00a      	b.n	8003e22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e0c:	f7fd ffce 	bl	8001dac <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e053      	b.n	8003eca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e22:	4b2d      	ldr	r3, [pc, #180]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f003 020c 	and.w	r2, r3, #12
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d1eb      	bne.n	8003e0c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e34:	4b27      	ldr	r3, [pc, #156]	; (8003ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0307 	and.w	r3, r3, #7
 8003e3c:	683a      	ldr	r2, [r7, #0]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d210      	bcs.n	8003e64 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e42:	4b24      	ldr	r3, [pc, #144]	; (8003ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f023 0207 	bic.w	r2, r3, #7
 8003e4a:	4922      	ldr	r1, [pc, #136]	; (8003ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e52:	4b20      	ldr	r3, [pc, #128]	; (8003ed4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0307 	and.w	r3, r3, #7
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d001      	beq.n	8003e64 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e032      	b.n	8003eca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0304 	and.w	r3, r3, #4
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d008      	beq.n	8003e82 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e70:	4b19      	ldr	r3, [pc, #100]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	4916      	ldr	r1, [pc, #88]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0308 	and.w	r3, r3, #8
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d009      	beq.n	8003ea2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e8e:	4b12      	ldr	r3, [pc, #72]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	00db      	lsls	r3, r3, #3
 8003e9c:	490e      	ldr	r1, [pc, #56]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ea2:	f000 f821 	bl	8003ee8 <HAL_RCC_GetSysClockFreq>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	4b0b      	ldr	r3, [pc, #44]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c4>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	091b      	lsrs	r3, r3, #4
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	490a      	ldr	r1, [pc, #40]	; (8003edc <HAL_RCC_ClockConfig+0x1c8>)
 8003eb4:	5ccb      	ldrb	r3, [r1, r3]
 8003eb6:	fa22 f303 	lsr.w	r3, r2, r3
 8003eba:	4a09      	ldr	r2, [pc, #36]	; (8003ee0 <HAL_RCC_ClockConfig+0x1cc>)
 8003ebc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ebe:	4b09      	ldr	r3, [pc, #36]	; (8003ee4 <HAL_RCC_ClockConfig+0x1d0>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7fd ff30 	bl	8001d28 <HAL_InitTick>

  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40022000 	.word	0x40022000
 8003ed8:	40021000 	.word	0x40021000
 8003edc:	080096b0 	.word	0x080096b0
 8003ee0:	20000000 	.word	0x20000000
 8003ee4:	20000004 	.word	0x20000004

08003ee8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b087      	sub	sp, #28
 8003eec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	60fb      	str	r3, [r7, #12]
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60bb      	str	r3, [r7, #8]
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	617b      	str	r3, [r7, #20]
 8003efa:	2300      	movs	r3, #0
 8003efc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003efe:	2300      	movs	r3, #0
 8003f00:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f02:	4b1e      	ldr	r3, [pc, #120]	; (8003f7c <HAL_RCC_GetSysClockFreq+0x94>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f003 030c 	and.w	r3, r3, #12
 8003f0e:	2b04      	cmp	r3, #4
 8003f10:	d002      	beq.n	8003f18 <HAL_RCC_GetSysClockFreq+0x30>
 8003f12:	2b08      	cmp	r3, #8
 8003f14:	d003      	beq.n	8003f1e <HAL_RCC_GetSysClockFreq+0x36>
 8003f16:	e027      	b.n	8003f68 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f18:	4b19      	ldr	r3, [pc, #100]	; (8003f80 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f1a:	613b      	str	r3, [r7, #16]
      break;
 8003f1c:	e027      	b.n	8003f6e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	0c9b      	lsrs	r3, r3, #18
 8003f22:	f003 030f 	and.w	r3, r3, #15
 8003f26:	4a17      	ldr	r2, [pc, #92]	; (8003f84 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f28:	5cd3      	ldrb	r3, [r2, r3]
 8003f2a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d010      	beq.n	8003f58 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f36:	4b11      	ldr	r3, [pc, #68]	; (8003f7c <HAL_RCC_GetSysClockFreq+0x94>)
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	0c5b      	lsrs	r3, r3, #17
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	4a11      	ldr	r2, [pc, #68]	; (8003f88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f42:	5cd3      	ldrb	r3, [r2, r3]
 8003f44:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a0d      	ldr	r2, [pc, #52]	; (8003f80 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f4a:	fb03 f202 	mul.w	r2, r3, r2
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f54:	617b      	str	r3, [r7, #20]
 8003f56:	e004      	b.n	8003f62 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a0c      	ldr	r2, [pc, #48]	; (8003f8c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f5c:	fb02 f303 	mul.w	r3, r2, r3
 8003f60:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	613b      	str	r3, [r7, #16]
      break;
 8003f66:	e002      	b.n	8003f6e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f68:	4b05      	ldr	r3, [pc, #20]	; (8003f80 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f6a:	613b      	str	r3, [r7, #16]
      break;
 8003f6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f6e:	693b      	ldr	r3, [r7, #16]
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	371c      	adds	r7, #28
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bc80      	pop	{r7}
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	007a1200 	.word	0x007a1200
 8003f84:	080096c8 	.word	0x080096c8
 8003f88:	080096d8 	.word	0x080096d8
 8003f8c:	003d0900 	.word	0x003d0900

08003f90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f90:	b480      	push	{r7}
 8003f92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f94:	4b02      	ldr	r3, [pc, #8]	; (8003fa0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f96:	681b      	ldr	r3, [r3, #0]
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bc80      	pop	{r7}
 8003f9e:	4770      	bx	lr
 8003fa0:	20000000 	.word	0x20000000

08003fa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fa8:	f7ff fff2 	bl	8003f90 <HAL_RCC_GetHCLKFreq>
 8003fac:	4602      	mov	r2, r0
 8003fae:	4b05      	ldr	r3, [pc, #20]	; (8003fc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	0a1b      	lsrs	r3, r3, #8
 8003fb4:	f003 0307 	and.w	r3, r3, #7
 8003fb8:	4903      	ldr	r1, [pc, #12]	; (8003fc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fba:	5ccb      	ldrb	r3, [r1, r3]
 8003fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	080096c0 	.word	0x080096c0

08003fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003fd0:	f7ff ffde 	bl	8003f90 <HAL_RCC_GetHCLKFreq>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	4b05      	ldr	r3, [pc, #20]	; (8003fec <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	0adb      	lsrs	r3, r3, #11
 8003fdc:	f003 0307 	and.w	r3, r3, #7
 8003fe0:	4903      	ldr	r1, [pc, #12]	; (8003ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fe2:	5ccb      	ldrb	r3, [r1, r3]
 8003fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	40021000 	.word	0x40021000
 8003ff0:	080096c0 	.word	0x080096c0

08003ff4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ffc:	4b0a      	ldr	r3, [pc, #40]	; (8004028 <RCC_Delay+0x34>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a0a      	ldr	r2, [pc, #40]	; (800402c <RCC_Delay+0x38>)
 8004002:	fba2 2303 	umull	r2, r3, r2, r3
 8004006:	0a5b      	lsrs	r3, r3, #9
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	fb02 f303 	mul.w	r3, r2, r3
 800400e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004010:	bf00      	nop
  }
  while (Delay --);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	1e5a      	subs	r2, r3, #1
 8004016:	60fa      	str	r2, [r7, #12]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1f9      	bne.n	8004010 <RCC_Delay+0x1c>
}
 800401c:	bf00      	nop
 800401e:	bf00      	nop
 8004020:	3714      	adds	r7, #20
 8004022:	46bd      	mov	sp, r7
 8004024:	bc80      	pop	{r7}
 8004026:	4770      	bx	lr
 8004028:	20000000 	.word	0x20000000
 800402c:	10624dd3 	.word	0x10624dd3

08004030 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004038:	2300      	movs	r3, #0
 800403a:	613b      	str	r3, [r7, #16]
 800403c:	2300      	movs	r3, #0
 800403e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0301 	and.w	r3, r3, #1
 8004048:	2b00      	cmp	r3, #0
 800404a:	d07d      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800404c:	2300      	movs	r3, #0
 800404e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004050:	4b4f      	ldr	r3, [pc, #316]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004052:	69db      	ldr	r3, [r3, #28]
 8004054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004058:	2b00      	cmp	r3, #0
 800405a:	d10d      	bne.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800405c:	4b4c      	ldr	r3, [pc, #304]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800405e:	69db      	ldr	r3, [r3, #28]
 8004060:	4a4b      	ldr	r2, [pc, #300]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004062:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004066:	61d3      	str	r3, [r2, #28]
 8004068:	4b49      	ldr	r3, [pc, #292]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004070:	60bb      	str	r3, [r7, #8]
 8004072:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004074:	2301      	movs	r3, #1
 8004076:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004078:	4b46      	ldr	r3, [pc, #280]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004080:	2b00      	cmp	r3, #0
 8004082:	d118      	bne.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004084:	4b43      	ldr	r3, [pc, #268]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a42      	ldr	r2, [pc, #264]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800408a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800408e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004090:	f7fd fe8c 	bl	8001dac <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004096:	e008      	b.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004098:	f7fd fe88 	bl	8001dac <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b64      	cmp	r3, #100	; 0x64
 80040a4:	d901      	bls.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e06d      	b.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040aa:	4b3a      	ldr	r3, [pc, #232]	; (8004194 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d0f0      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040b6:	4b36      	ldr	r3, [pc, #216]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040b8:	6a1b      	ldr	r3, [r3, #32]
 80040ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040be:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d02e      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d027      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040d4:	4b2e      	ldr	r3, [pc, #184]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040d6:	6a1b      	ldr	r3, [r3, #32]
 80040d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040dc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040de:	4b2e      	ldr	r3, [pc, #184]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040e0:	2201      	movs	r2, #1
 80040e2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040e4:	4b2c      	ldr	r3, [pc, #176]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80040ea:	4a29      	ldr	r2, [pc, #164]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d014      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040fa:	f7fd fe57 	bl	8001dac <HAL_GetTick>
 80040fe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004100:	e00a      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004102:	f7fd fe53 	bl	8001dac <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004110:	4293      	cmp	r3, r2
 8004112:	d901      	bls.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e036      	b.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004118:	4b1d      	ldr	r3, [pc, #116]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800411a:	6a1b      	ldr	r3, [r3, #32]
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b00      	cmp	r3, #0
 8004122:	d0ee      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004124:	4b1a      	ldr	r3, [pc, #104]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004126:	6a1b      	ldr	r3, [r3, #32]
 8004128:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	4917      	ldr	r1, [pc, #92]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004132:	4313      	orrs	r3, r2
 8004134:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004136:	7dfb      	ldrb	r3, [r7, #23]
 8004138:	2b01      	cmp	r3, #1
 800413a:	d105      	bne.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800413c:	4b14      	ldr	r3, [pc, #80]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800413e:	69db      	ldr	r3, [r3, #28]
 8004140:	4a13      	ldr	r2, [pc, #76]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004142:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004146:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0302 	and.w	r3, r3, #2
 8004150:	2b00      	cmp	r3, #0
 8004152:	d008      	beq.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004154:	4b0e      	ldr	r3, [pc, #56]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	490b      	ldr	r1, [pc, #44]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004162:	4313      	orrs	r3, r2
 8004164:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0310 	and.w	r3, r3, #16
 800416e:	2b00      	cmp	r3, #0
 8004170:	d008      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004172:	4b07      	ldr	r3, [pc, #28]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	4904      	ldr	r1, [pc, #16]	; (8004190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004180:	4313      	orrs	r3, r2
 8004182:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3718      	adds	r7, #24
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	40021000 	.word	0x40021000
 8004194:	40007000 	.word	0x40007000
 8004198:	42420440 	.word	0x42420440

0800419c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b088      	sub	sp, #32
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	617b      	str	r3, [r7, #20]
 80041a8:	2300      	movs	r3, #0
 80041aa:	61fb      	str	r3, [r7, #28]
 80041ac:	2300      	movs	r3, #0
 80041ae:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	60fb      	str	r3, [r7, #12]
 80041b4:	2300      	movs	r3, #0
 80041b6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b10      	cmp	r3, #16
 80041bc:	d00a      	beq.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b10      	cmp	r3, #16
 80041c2:	f200 808a 	bhi.w	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d045      	beq.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d075      	beq.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80041d2:	e082      	b.n	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80041d4:	4b46      	ldr	r3, [pc, #280]	; (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80041da:	4b45      	ldr	r3, [pc, #276]	; (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d07b      	beq.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	0c9b      	lsrs	r3, r3, #18
 80041ea:	f003 030f 	and.w	r3, r3, #15
 80041ee:	4a41      	ldr	r2, [pc, #260]	; (80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80041f0:	5cd3      	ldrb	r3, [r2, r3]
 80041f2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d015      	beq.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041fe:	4b3c      	ldr	r3, [pc, #240]	; (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	0c5b      	lsrs	r3, r3, #17
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	4a3b      	ldr	r2, [pc, #236]	; (80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800420a:	5cd3      	ldrb	r3, [r2, r3]
 800420c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00d      	beq.n	8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004218:	4a38      	ldr	r2, [pc, #224]	; (80042fc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	fb02 f303 	mul.w	r3, r2, r3
 8004226:	61fb      	str	r3, [r7, #28]
 8004228:	e004      	b.n	8004234 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	4a34      	ldr	r2, [pc, #208]	; (8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800422e:	fb02 f303 	mul.w	r3, r2, r3
 8004232:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004234:	4b2e      	ldr	r3, [pc, #184]	; (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800423c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004240:	d102      	bne.n	8004248 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	61bb      	str	r3, [r7, #24]
      break;
 8004246:	e04a      	b.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	005b      	lsls	r3, r3, #1
 800424c:	4a2d      	ldr	r2, [pc, #180]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800424e:	fba2 2303 	umull	r2, r3, r2, r3
 8004252:	085b      	lsrs	r3, r3, #1
 8004254:	61bb      	str	r3, [r7, #24]
      break;
 8004256:	e042      	b.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004258:	4b25      	ldr	r3, [pc, #148]	; (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004264:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004268:	d108      	bne.n	800427c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b00      	cmp	r3, #0
 8004272:	d003      	beq.n	800427c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004274:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004278:	61bb      	str	r3, [r7, #24]
 800427a:	e01f      	b.n	80042bc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004282:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004286:	d109      	bne.n	800429c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004288:	4b19      	ldr	r3, [pc, #100]	; (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800428a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004294:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004298:	61bb      	str	r3, [r7, #24]
 800429a:	e00f      	b.n	80042bc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80042a6:	d11c      	bne.n	80042e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80042a8:	4b11      	ldr	r3, [pc, #68]	; (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d016      	beq.n	80042e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80042b4:	f24f 4324 	movw	r3, #62500	; 0xf424
 80042b8:	61bb      	str	r3, [r7, #24]
      break;
 80042ba:	e012      	b.n	80042e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80042bc:	e011      	b.n	80042e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80042be:	f7ff fe85 	bl	8003fcc <HAL_RCC_GetPCLK2Freq>
 80042c2:	4602      	mov	r2, r0
 80042c4:	4b0a      	ldr	r3, [pc, #40]	; (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	0b9b      	lsrs	r3, r3, #14
 80042ca:	f003 0303 	and.w	r3, r3, #3
 80042ce:	3301      	adds	r3, #1
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d6:	61bb      	str	r3, [r7, #24]
      break;
 80042d8:	e004      	b.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80042da:	bf00      	nop
 80042dc:	e002      	b.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80042de:	bf00      	nop
 80042e0:	e000      	b.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80042e2:	bf00      	nop
    }
  }
  return (frequency);
 80042e4:	69bb      	ldr	r3, [r7, #24]
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3720      	adds	r7, #32
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	40021000 	.word	0x40021000
 80042f4:	080096dc 	.word	0x080096dc
 80042f8:	080096ec 	.word	0x080096ec
 80042fc:	007a1200 	.word	0x007a1200
 8004300:	003d0900 	.word	0x003d0900
 8004304:	aaaaaaab 	.word	0xaaaaaaab

08004308 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d101      	bne.n	800431a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e041      	b.n	800439e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	d106      	bne.n	8004334 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f7fd fb56 	bl	80019e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2202      	movs	r2, #2
 8004338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	3304      	adds	r3, #4
 8004344:	4619      	mov	r1, r3
 8004346:	4610      	mov	r0, r2
 8004348:	f000 fa74 	bl	8004834 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
	...

080043a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b085      	sub	sp, #20
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d001      	beq.n	80043c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e03a      	b.n	8004436 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2202      	movs	r2, #2
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	68da      	ldr	r2, [r3, #12]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f042 0201 	orr.w	r2, r2, #1
 80043d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a18      	ldr	r2, [pc, #96]	; (8004440 <HAL_TIM_Base_Start_IT+0x98>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d00e      	beq.n	8004400 <HAL_TIM_Base_Start_IT+0x58>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043ea:	d009      	beq.n	8004400 <HAL_TIM_Base_Start_IT+0x58>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a14      	ldr	r2, [pc, #80]	; (8004444 <HAL_TIM_Base_Start_IT+0x9c>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d004      	beq.n	8004400 <HAL_TIM_Base_Start_IT+0x58>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a13      	ldr	r2, [pc, #76]	; (8004448 <HAL_TIM_Base_Start_IT+0xa0>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d111      	bne.n	8004424 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f003 0307 	and.w	r3, r3, #7
 800440a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2b06      	cmp	r3, #6
 8004410:	d010      	beq.n	8004434 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f042 0201 	orr.w	r2, r2, #1
 8004420:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004422:	e007      	b.n	8004434 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f042 0201 	orr.w	r2, r2, #1
 8004432:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3714      	adds	r7, #20
 800443a:	46bd      	mov	sp, r7
 800443c:	bc80      	pop	{r7}
 800443e:	4770      	bx	lr
 8004440:	40012c00 	.word	0x40012c00
 8004444:	40000400 	.word	0x40000400
 8004448:	40000800 	.word	0x40000800

0800444c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b02      	cmp	r3, #2
 8004460:	d122      	bne.n	80044a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b02      	cmp	r3, #2
 800446e:	d11b      	bne.n	80044a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f06f 0202 	mvn.w	r2, #2
 8004478:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2201      	movs	r2, #1
 800447e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	f003 0303 	and.w	r3, r3, #3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d003      	beq.n	8004496 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 f9b4 	bl	80047fc <HAL_TIM_IC_CaptureCallback>
 8004494:	e005      	b.n	80044a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f9a7 	bl	80047ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 f9b6 	bl	800480e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	f003 0304 	and.w	r3, r3, #4
 80044b2:	2b04      	cmp	r3, #4
 80044b4:	d122      	bne.n	80044fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	f003 0304 	and.w	r3, r3, #4
 80044c0:	2b04      	cmp	r3, #4
 80044c2:	d11b      	bne.n	80044fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f06f 0204 	mvn.w	r2, #4
 80044cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2202      	movs	r2, #2
 80044d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d003      	beq.n	80044ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f98a 	bl	80047fc <HAL_TIM_IC_CaptureCallback>
 80044e8:	e005      	b.n	80044f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 f97d 	bl	80047ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f000 f98c 	bl	800480e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	f003 0308 	and.w	r3, r3, #8
 8004506:	2b08      	cmp	r3, #8
 8004508:	d122      	bne.n	8004550 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f003 0308 	and.w	r3, r3, #8
 8004514:	2b08      	cmp	r3, #8
 8004516:	d11b      	bne.n	8004550 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f06f 0208 	mvn.w	r2, #8
 8004520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2204      	movs	r2, #4
 8004526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	69db      	ldr	r3, [r3, #28]
 800452e:	f003 0303 	and.w	r3, r3, #3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f960 	bl	80047fc <HAL_TIM_IC_CaptureCallback>
 800453c:	e005      	b.n	800454a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 f953 	bl	80047ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 f962 	bl	800480e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	f003 0310 	and.w	r3, r3, #16
 800455a:	2b10      	cmp	r3, #16
 800455c:	d122      	bne.n	80045a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f003 0310 	and.w	r3, r3, #16
 8004568:	2b10      	cmp	r3, #16
 800456a:	d11b      	bne.n	80045a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f06f 0210 	mvn.w	r2, #16
 8004574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2208      	movs	r2, #8
 800457a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f936 	bl	80047fc <HAL_TIM_IC_CaptureCallback>
 8004590:	e005      	b.n	800459e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f929 	bl	80047ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 f938 	bl	800480e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d10e      	bne.n	80045d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	f003 0301 	and.w	r3, r3, #1
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d107      	bne.n	80045d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f06f 0201 	mvn.w	r2, #1
 80045c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f7fc ff04 	bl	80013d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045da:	2b80      	cmp	r3, #128	; 0x80
 80045dc:	d10e      	bne.n	80045fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045e8:	2b80      	cmp	r3, #128	; 0x80
 80045ea:	d107      	bne.n	80045fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80045f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fa7b 	bl	8004af2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004606:	2b40      	cmp	r3, #64	; 0x40
 8004608:	d10e      	bne.n	8004628 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004614:	2b40      	cmp	r3, #64	; 0x40
 8004616:	d107      	bne.n	8004628 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004620:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f8fc 	bl	8004820 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	691b      	ldr	r3, [r3, #16]
 800462e:	f003 0320 	and.w	r3, r3, #32
 8004632:	2b20      	cmp	r3, #32
 8004634:	d10e      	bne.n	8004654 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	f003 0320 	and.w	r3, r3, #32
 8004640:	2b20      	cmp	r3, #32
 8004642:	d107      	bne.n	8004654 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f06f 0220 	mvn.w	r2, #32
 800464c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 fa46 	bl	8004ae0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004654:	bf00      	nop
 8004656:	3708      	adds	r7, #8
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004666:	2300      	movs	r3, #0
 8004668:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004670:	2b01      	cmp	r3, #1
 8004672:	d101      	bne.n	8004678 <HAL_TIM_ConfigClockSource+0x1c>
 8004674:	2302      	movs	r3, #2
 8004676:	e0b4      	b.n	80047e2 <HAL_TIM_ConfigClockSource+0x186>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2202      	movs	r2, #2
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004696:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800469e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68ba      	ldr	r2, [r7, #8]
 80046a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046b0:	d03e      	beq.n	8004730 <HAL_TIM_ConfigClockSource+0xd4>
 80046b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046b6:	f200 8087 	bhi.w	80047c8 <HAL_TIM_ConfigClockSource+0x16c>
 80046ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046be:	f000 8086 	beq.w	80047ce <HAL_TIM_ConfigClockSource+0x172>
 80046c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046c6:	d87f      	bhi.n	80047c8 <HAL_TIM_ConfigClockSource+0x16c>
 80046c8:	2b70      	cmp	r3, #112	; 0x70
 80046ca:	d01a      	beq.n	8004702 <HAL_TIM_ConfigClockSource+0xa6>
 80046cc:	2b70      	cmp	r3, #112	; 0x70
 80046ce:	d87b      	bhi.n	80047c8 <HAL_TIM_ConfigClockSource+0x16c>
 80046d0:	2b60      	cmp	r3, #96	; 0x60
 80046d2:	d050      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x11a>
 80046d4:	2b60      	cmp	r3, #96	; 0x60
 80046d6:	d877      	bhi.n	80047c8 <HAL_TIM_ConfigClockSource+0x16c>
 80046d8:	2b50      	cmp	r3, #80	; 0x50
 80046da:	d03c      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0xfa>
 80046dc:	2b50      	cmp	r3, #80	; 0x50
 80046de:	d873      	bhi.n	80047c8 <HAL_TIM_ConfigClockSource+0x16c>
 80046e0:	2b40      	cmp	r3, #64	; 0x40
 80046e2:	d058      	beq.n	8004796 <HAL_TIM_ConfigClockSource+0x13a>
 80046e4:	2b40      	cmp	r3, #64	; 0x40
 80046e6:	d86f      	bhi.n	80047c8 <HAL_TIM_ConfigClockSource+0x16c>
 80046e8:	2b30      	cmp	r3, #48	; 0x30
 80046ea:	d064      	beq.n	80047b6 <HAL_TIM_ConfigClockSource+0x15a>
 80046ec:	2b30      	cmp	r3, #48	; 0x30
 80046ee:	d86b      	bhi.n	80047c8 <HAL_TIM_ConfigClockSource+0x16c>
 80046f0:	2b20      	cmp	r3, #32
 80046f2:	d060      	beq.n	80047b6 <HAL_TIM_ConfigClockSource+0x15a>
 80046f4:	2b20      	cmp	r3, #32
 80046f6:	d867      	bhi.n	80047c8 <HAL_TIM_ConfigClockSource+0x16c>
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d05c      	beq.n	80047b6 <HAL_TIM_ConfigClockSource+0x15a>
 80046fc:	2b10      	cmp	r3, #16
 80046fe:	d05a      	beq.n	80047b6 <HAL_TIM_ConfigClockSource+0x15a>
 8004700:	e062      	b.n	80047c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004712:	f000 f968 	bl	80049e6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004724:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	609a      	str	r2, [r3, #8]
      break;
 800472e:	e04f      	b.n	80047d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004740:	f000 f951 	bl	80049e6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	689a      	ldr	r2, [r3, #8]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004752:	609a      	str	r2, [r3, #8]
      break;
 8004754:	e03c      	b.n	80047d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004762:	461a      	mov	r2, r3
 8004764:	f000 f8c8 	bl	80048f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2150      	movs	r1, #80	; 0x50
 800476e:	4618      	mov	r0, r3
 8004770:	f000 f91f 	bl	80049b2 <TIM_ITRx_SetConfig>
      break;
 8004774:	e02c      	b.n	80047d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004782:	461a      	mov	r2, r3
 8004784:	f000 f8e6 	bl	8004954 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2160      	movs	r1, #96	; 0x60
 800478e:	4618      	mov	r0, r3
 8004790:	f000 f90f 	bl	80049b2 <TIM_ITRx_SetConfig>
      break;
 8004794:	e01c      	b.n	80047d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047a2:	461a      	mov	r2, r3
 80047a4:	f000 f8a8 	bl	80048f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2140      	movs	r1, #64	; 0x40
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 f8ff 	bl	80049b2 <TIM_ITRx_SetConfig>
      break;
 80047b4:	e00c      	b.n	80047d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4619      	mov	r1, r3
 80047c0:	4610      	mov	r0, r2
 80047c2:	f000 f8f6 	bl	80049b2 <TIM_ITRx_SetConfig>
      break;
 80047c6:	e003      	b.n	80047d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	73fb      	strb	r3, [r7, #15]
      break;
 80047cc:	e000      	b.n	80047d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80047ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047ea:	b480      	push	{r7}
 80047ec:	b083      	sub	sp, #12
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047f2:	bf00      	nop
 80047f4:	370c      	adds	r7, #12
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bc80      	pop	{r7}
 80047fa:	4770      	bx	lr

080047fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	bc80      	pop	{r7}
 800480c:	4770      	bx	lr

0800480e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800480e:	b480      	push	{r7}
 8004810:	b083      	sub	sp, #12
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004816:	bf00      	nop
 8004818:	370c      	adds	r7, #12
 800481a:	46bd      	mov	sp, r7
 800481c:	bc80      	pop	{r7}
 800481e:	4770      	bx	lr

08004820 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004828:	bf00      	nop
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	bc80      	pop	{r7}
 8004830:	4770      	bx	lr
	...

08004834 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a29      	ldr	r2, [pc, #164]	; (80048ec <TIM_Base_SetConfig+0xb8>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d00b      	beq.n	8004864 <TIM_Base_SetConfig+0x30>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004852:	d007      	beq.n	8004864 <TIM_Base_SetConfig+0x30>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a26      	ldr	r2, [pc, #152]	; (80048f0 <TIM_Base_SetConfig+0xbc>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d003      	beq.n	8004864 <TIM_Base_SetConfig+0x30>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a25      	ldr	r2, [pc, #148]	; (80048f4 <TIM_Base_SetConfig+0xc0>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d108      	bne.n	8004876 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800486a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	4313      	orrs	r3, r2
 8004874:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a1c      	ldr	r2, [pc, #112]	; (80048ec <TIM_Base_SetConfig+0xb8>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d00b      	beq.n	8004896 <TIM_Base_SetConfig+0x62>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004884:	d007      	beq.n	8004896 <TIM_Base_SetConfig+0x62>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a19      	ldr	r2, [pc, #100]	; (80048f0 <TIM_Base_SetConfig+0xbc>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d003      	beq.n	8004896 <TIM_Base_SetConfig+0x62>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a18      	ldr	r2, [pc, #96]	; (80048f4 <TIM_Base_SetConfig+0xc0>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d108      	bne.n	80048a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800489c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	689a      	ldr	r2, [r3, #8]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a07      	ldr	r2, [pc, #28]	; (80048ec <TIM_Base_SetConfig+0xb8>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d103      	bne.n	80048dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	691a      	ldr	r2, [r3, #16]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	615a      	str	r2, [r3, #20]
}
 80048e2:	bf00      	nop
 80048e4:	3714      	adds	r7, #20
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bc80      	pop	{r7}
 80048ea:	4770      	bx	lr
 80048ec:	40012c00 	.word	0x40012c00
 80048f0:	40000400 	.word	0x40000400
 80048f4:	40000800 	.word	0x40000800

080048f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b087      	sub	sp, #28
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6a1b      	ldr	r3, [r3, #32]
 8004908:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	f023 0201 	bic.w	r2, r3, #1
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004922:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	011b      	lsls	r3, r3, #4
 8004928:	693a      	ldr	r2, [r7, #16]
 800492a:	4313      	orrs	r3, r2
 800492c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	f023 030a 	bic.w	r3, r3, #10
 8004934:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004936:	697a      	ldr	r2, [r7, #20]
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	4313      	orrs	r3, r2
 800493c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	693a      	ldr	r2, [r7, #16]
 8004942:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	621a      	str	r2, [r3, #32]
}
 800494a:	bf00      	nop
 800494c:	371c      	adds	r7, #28
 800494e:	46bd      	mov	sp, r7
 8004950:	bc80      	pop	{r7}
 8004952:	4770      	bx	lr

08004954 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004954:	b480      	push	{r7}
 8004956:	b087      	sub	sp, #28
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6a1b      	ldr	r3, [r3, #32]
 8004964:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6a1b      	ldr	r3, [r3, #32]
 800496a:	f023 0210 	bic.w	r2, r3, #16
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800497e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	031b      	lsls	r3, r3, #12
 8004984:	693a      	ldr	r2, [r7, #16]
 8004986:	4313      	orrs	r3, r2
 8004988:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004990:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	011b      	lsls	r3, r3, #4
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	4313      	orrs	r3, r2
 800499a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	621a      	str	r2, [r3, #32]
}
 80049a8:	bf00      	nop
 80049aa:	371c      	adds	r7, #28
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bc80      	pop	{r7}
 80049b0:	4770      	bx	lr

080049b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049b2:	b480      	push	{r7}
 80049b4:	b085      	sub	sp, #20
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
 80049ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049ca:	683a      	ldr	r2, [r7, #0]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	f043 0307 	orr.w	r3, r3, #7
 80049d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	68fa      	ldr	r2, [r7, #12]
 80049da:	609a      	str	r2, [r3, #8]
}
 80049dc:	bf00      	nop
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bc80      	pop	{r7}
 80049e4:	4770      	bx	lr

080049e6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b087      	sub	sp, #28
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	60f8      	str	r0, [r7, #12]
 80049ee:	60b9      	str	r1, [r7, #8]
 80049f0:	607a      	str	r2, [r7, #4]
 80049f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a00:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	021a      	lsls	r2, r3, #8
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	431a      	orrs	r2, r3
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	697a      	ldr	r2, [r7, #20]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	697a      	ldr	r2, [r7, #20]
 8004a18:	609a      	str	r2, [r3, #8]
}
 8004a1a:	bf00      	nop
 8004a1c:	371c      	adds	r7, #28
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bc80      	pop	{r7}
 8004a22:	4770      	bx	lr

08004a24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d101      	bne.n	8004a3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a38:	2302      	movs	r3, #2
 8004a3a:	e046      	b.n	8004aca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2202      	movs	r2, #2
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a16      	ldr	r2, [pc, #88]	; (8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d00e      	beq.n	8004a9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a88:	d009      	beq.n	8004a9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a12      	ldr	r2, [pc, #72]	; (8004ad8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d004      	beq.n	8004a9e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a10      	ldr	r2, [pc, #64]	; (8004adc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d10c      	bne.n	8004ab8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004aa4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	68ba      	ldr	r2, [r7, #8]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3714      	adds	r7, #20
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bc80      	pop	{r7}
 8004ad2:	4770      	bx	lr
 8004ad4:	40012c00 	.word	0x40012c00
 8004ad8:	40000400 	.word	0x40000400
 8004adc:	40000800 	.word	0x40000800

08004ae0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ae8:	bf00      	nop
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bc80      	pop	{r7}
 8004af0:	4770      	bx	lr

08004af2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b083      	sub	sp, #12
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004afa:	bf00      	nop
 8004afc:	370c      	adds	r7, #12
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bc80      	pop	{r7}
 8004b02:	4770      	bx	lr

08004b04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e042      	b.n	8004b9c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d106      	bne.n	8004b30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f7fc ff7c 	bl	8001a28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2224      	movs	r2, #36	; 0x24
 8004b34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	68da      	ldr	r2, [r3, #12]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f000 f91d 	bl	8004d88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	691a      	ldr	r2, [r3, #16]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	695a      	ldr	r2, [r3, #20]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68da      	ldr	r2, [r3, #12]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2220      	movs	r2, #32
 8004b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2220      	movs	r2, #32
 8004b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3708      	adds	r7, #8
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b08a      	sub	sp, #40	; 0x28
 8004ba8:	af02      	add	r7, sp, #8
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	603b      	str	r3, [r7, #0]
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b20      	cmp	r3, #32
 8004bc2:	d16d      	bne.n	8004ca0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d002      	beq.n	8004bd0 <HAL_UART_Transmit+0x2c>
 8004bca:	88fb      	ldrh	r3, [r7, #6]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d101      	bne.n	8004bd4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e066      	b.n	8004ca2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2221      	movs	r2, #33	; 0x21
 8004bde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004be2:	f7fd f8e3 	bl	8001dac <HAL_GetTick>
 8004be6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	88fa      	ldrh	r2, [r7, #6]
 8004bec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	88fa      	ldrh	r2, [r7, #6]
 8004bf2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bfc:	d108      	bne.n	8004c10 <HAL_UART_Transmit+0x6c>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d104      	bne.n	8004c10 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c06:	2300      	movs	r3, #0
 8004c08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	61bb      	str	r3, [r7, #24]
 8004c0e:	e003      	b.n	8004c18 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c14:	2300      	movs	r3, #0
 8004c16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c18:	e02a      	b.n	8004c70 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	9300      	str	r3, [sp, #0]
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	2200      	movs	r2, #0
 8004c22:	2180      	movs	r1, #128	; 0x80
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f000 f840 	bl	8004caa <UART_WaitOnFlagUntilTimeout>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d001      	beq.n	8004c34 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e036      	b.n	8004ca2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10b      	bne.n	8004c52 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c3a:	69bb      	ldr	r3, [r7, #24]
 8004c3c:	881b      	ldrh	r3, [r3, #0]
 8004c3e:	461a      	mov	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c48:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	3302      	adds	r3, #2
 8004c4e:	61bb      	str	r3, [r7, #24]
 8004c50:	e007      	b.n	8004c62 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	781a      	ldrb	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	3301      	adds	r3, #1
 8004c60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1cf      	bne.n	8004c1a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	9300      	str	r3, [sp, #0]
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	2200      	movs	r2, #0
 8004c82:	2140      	movs	r1, #64	; 0x40
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f000 f810 	bl	8004caa <UART_WaitOnFlagUntilTimeout>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d001      	beq.n	8004c94 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e006      	b.n	8004ca2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	e000      	b.n	8004ca2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004ca0:	2302      	movs	r3, #2
  }
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3720      	adds	r7, #32
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b090      	sub	sp, #64	; 0x40
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	60f8      	str	r0, [r7, #12]
 8004cb2:	60b9      	str	r1, [r7, #8]
 8004cb4:	603b      	str	r3, [r7, #0]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cba:	e050      	b.n	8004d5e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc2:	d04c      	beq.n	8004d5e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004cc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d007      	beq.n	8004cda <UART_WaitOnFlagUntilTimeout+0x30>
 8004cca:	f7fd f86f 	bl	8001dac <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d241      	bcs.n	8004d5e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	330c      	adds	r3, #12
 8004ce0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce4:	e853 3f00 	ldrex	r3, [r3]
 8004ce8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004cf0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	330c      	adds	r3, #12
 8004cf8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004cfa:	637a      	str	r2, [r7, #52]	; 0x34
 8004cfc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cfe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d00:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d02:	e841 2300 	strex	r3, r2, [r1]
 8004d06:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1e5      	bne.n	8004cda <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	3314      	adds	r3, #20
 8004d14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	e853 3f00 	ldrex	r3, [r3]
 8004d1c:	613b      	str	r3, [r7, #16]
   return(result);
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	f023 0301 	bic.w	r3, r3, #1
 8004d24:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	3314      	adds	r3, #20
 8004d2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d2e:	623a      	str	r2, [r7, #32]
 8004d30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d32:	69f9      	ldr	r1, [r7, #28]
 8004d34:	6a3a      	ldr	r2, [r7, #32]
 8004d36:	e841 2300 	strex	r3, r2, [r1]
 8004d3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d3c:	69bb      	ldr	r3, [r7, #24]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1e5      	bne.n	8004d0e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e00f      	b.n	8004d7e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	4013      	ands	r3, r2
 8004d68:	68ba      	ldr	r2, [r7, #8]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	bf0c      	ite	eq
 8004d6e:	2301      	moveq	r3, #1
 8004d70:	2300      	movne	r3, #0
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	461a      	mov	r2, r3
 8004d76:	79fb      	ldrb	r3, [r7, #7]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d09f      	beq.n	8004cbc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3740      	adds	r7, #64	; 0x40
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
	...

08004d88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68da      	ldr	r2, [r3, #12]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	430a      	orrs	r2, r1
 8004da4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	689a      	ldr	r2, [r3, #8]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	431a      	orrs	r2, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	695b      	ldr	r3, [r3, #20]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004dc2:	f023 030c 	bic.w	r3, r3, #12
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	6812      	ldr	r2, [r2, #0]
 8004dca:	68b9      	ldr	r1, [r7, #8]
 8004dcc:	430b      	orrs	r3, r1
 8004dce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	699a      	ldr	r2, [r3, #24]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	430a      	orrs	r2, r1
 8004de4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a2c      	ldr	r2, [pc, #176]	; (8004e9c <UART_SetConfig+0x114>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d103      	bne.n	8004df8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004df0:	f7ff f8ec 	bl	8003fcc <HAL_RCC_GetPCLK2Freq>
 8004df4:	60f8      	str	r0, [r7, #12]
 8004df6:	e002      	b.n	8004dfe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004df8:	f7ff f8d4 	bl	8003fa4 <HAL_RCC_GetPCLK1Freq>
 8004dfc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004dfe:	68fa      	ldr	r2, [r7, #12]
 8004e00:	4613      	mov	r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	4413      	add	r3, r2
 8004e06:	009a      	lsls	r2, r3, #2
 8004e08:	441a      	add	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e14:	4a22      	ldr	r2, [pc, #136]	; (8004ea0 <UART_SetConfig+0x118>)
 8004e16:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1a:	095b      	lsrs	r3, r3, #5
 8004e1c:	0119      	lsls	r1, r3, #4
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	4613      	mov	r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	4413      	add	r3, r2
 8004e26:	009a      	lsls	r2, r3, #2
 8004e28:	441a      	add	r2, r3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e34:	4b1a      	ldr	r3, [pc, #104]	; (8004ea0 <UART_SetConfig+0x118>)
 8004e36:	fba3 0302 	umull	r0, r3, r3, r2
 8004e3a:	095b      	lsrs	r3, r3, #5
 8004e3c:	2064      	movs	r0, #100	; 0x64
 8004e3e:	fb00 f303 	mul.w	r3, r0, r3
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	011b      	lsls	r3, r3, #4
 8004e46:	3332      	adds	r3, #50	; 0x32
 8004e48:	4a15      	ldr	r2, [pc, #84]	; (8004ea0 <UART_SetConfig+0x118>)
 8004e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4e:	095b      	lsrs	r3, r3, #5
 8004e50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e54:	4419      	add	r1, r3
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	4413      	add	r3, r2
 8004e5e:	009a      	lsls	r2, r3, #2
 8004e60:	441a      	add	r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e6c:	4b0c      	ldr	r3, [pc, #48]	; (8004ea0 <UART_SetConfig+0x118>)
 8004e6e:	fba3 0302 	umull	r0, r3, r3, r2
 8004e72:	095b      	lsrs	r3, r3, #5
 8004e74:	2064      	movs	r0, #100	; 0x64
 8004e76:	fb00 f303 	mul.w	r3, r0, r3
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	3332      	adds	r3, #50	; 0x32
 8004e80:	4a07      	ldr	r2, [pc, #28]	; (8004ea0 <UART_SetConfig+0x118>)
 8004e82:	fba2 2303 	umull	r2, r3, r2, r3
 8004e86:	095b      	lsrs	r3, r3, #5
 8004e88:	f003 020f 	and.w	r2, r3, #15
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	440a      	add	r2, r1
 8004e92:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004e94:	bf00      	nop
 8004e96:	3710      	adds	r7, #16
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	40013800 	.word	0x40013800
 8004ea0:	51eb851f 	.word	0x51eb851f

08004ea4 <__cvt>:
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004eaa:	461f      	mov	r7, r3
 8004eac:	bfbb      	ittet	lt
 8004eae:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004eb2:	461f      	movlt	r7, r3
 8004eb4:	2300      	movge	r3, #0
 8004eb6:	232d      	movlt	r3, #45	; 0x2d
 8004eb8:	b088      	sub	sp, #32
 8004eba:	4614      	mov	r4, r2
 8004ebc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004ebe:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004ec0:	7013      	strb	r3, [r2, #0]
 8004ec2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004ec4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004ec8:	f023 0820 	bic.w	r8, r3, #32
 8004ecc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ed0:	d005      	beq.n	8004ede <__cvt+0x3a>
 8004ed2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004ed6:	d100      	bne.n	8004eda <__cvt+0x36>
 8004ed8:	3501      	adds	r5, #1
 8004eda:	2302      	movs	r3, #2
 8004edc:	e000      	b.n	8004ee0 <__cvt+0x3c>
 8004ede:	2303      	movs	r3, #3
 8004ee0:	aa07      	add	r2, sp, #28
 8004ee2:	9204      	str	r2, [sp, #16]
 8004ee4:	aa06      	add	r2, sp, #24
 8004ee6:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004eea:	e9cd 3500 	strd	r3, r5, [sp]
 8004eee:	4622      	mov	r2, r4
 8004ef0:	463b      	mov	r3, r7
 8004ef2:	f001 f8a5 	bl	8006040 <_dtoa_r>
 8004ef6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004efa:	4606      	mov	r6, r0
 8004efc:	d102      	bne.n	8004f04 <__cvt+0x60>
 8004efe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004f00:	07db      	lsls	r3, r3, #31
 8004f02:	d522      	bpl.n	8004f4a <__cvt+0xa6>
 8004f04:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f08:	eb06 0905 	add.w	r9, r6, r5
 8004f0c:	d110      	bne.n	8004f30 <__cvt+0x8c>
 8004f0e:	7833      	ldrb	r3, [r6, #0]
 8004f10:	2b30      	cmp	r3, #48	; 0x30
 8004f12:	d10a      	bne.n	8004f2a <__cvt+0x86>
 8004f14:	2200      	movs	r2, #0
 8004f16:	2300      	movs	r3, #0
 8004f18:	4620      	mov	r0, r4
 8004f1a:	4639      	mov	r1, r7
 8004f1c:	f7fb fd44 	bl	80009a8 <__aeabi_dcmpeq>
 8004f20:	b918      	cbnz	r0, 8004f2a <__cvt+0x86>
 8004f22:	f1c5 0501 	rsb	r5, r5, #1
 8004f26:	f8ca 5000 	str.w	r5, [sl]
 8004f2a:	f8da 3000 	ldr.w	r3, [sl]
 8004f2e:	4499      	add	r9, r3
 8004f30:	2200      	movs	r2, #0
 8004f32:	2300      	movs	r3, #0
 8004f34:	4620      	mov	r0, r4
 8004f36:	4639      	mov	r1, r7
 8004f38:	f7fb fd36 	bl	80009a8 <__aeabi_dcmpeq>
 8004f3c:	b108      	cbz	r0, 8004f42 <__cvt+0x9e>
 8004f3e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004f42:	2230      	movs	r2, #48	; 0x30
 8004f44:	9b07      	ldr	r3, [sp, #28]
 8004f46:	454b      	cmp	r3, r9
 8004f48:	d307      	bcc.n	8004f5a <__cvt+0xb6>
 8004f4a:	4630      	mov	r0, r6
 8004f4c:	9b07      	ldr	r3, [sp, #28]
 8004f4e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004f50:	1b9b      	subs	r3, r3, r6
 8004f52:	6013      	str	r3, [r2, #0]
 8004f54:	b008      	add	sp, #32
 8004f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f5a:	1c59      	adds	r1, r3, #1
 8004f5c:	9107      	str	r1, [sp, #28]
 8004f5e:	701a      	strb	r2, [r3, #0]
 8004f60:	e7f0      	b.n	8004f44 <__cvt+0xa0>

08004f62 <__exponent>:
 8004f62:	4603      	mov	r3, r0
 8004f64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f66:	2900      	cmp	r1, #0
 8004f68:	f803 2b02 	strb.w	r2, [r3], #2
 8004f6c:	bfb6      	itet	lt
 8004f6e:	222d      	movlt	r2, #45	; 0x2d
 8004f70:	222b      	movge	r2, #43	; 0x2b
 8004f72:	4249      	neglt	r1, r1
 8004f74:	2909      	cmp	r1, #9
 8004f76:	7042      	strb	r2, [r0, #1]
 8004f78:	dd2a      	ble.n	8004fd0 <__exponent+0x6e>
 8004f7a:	f10d 0207 	add.w	r2, sp, #7
 8004f7e:	4617      	mov	r7, r2
 8004f80:	260a      	movs	r6, #10
 8004f82:	fb91 f5f6 	sdiv	r5, r1, r6
 8004f86:	4694      	mov	ip, r2
 8004f88:	fb06 1415 	mls	r4, r6, r5, r1
 8004f8c:	3430      	adds	r4, #48	; 0x30
 8004f8e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004f92:	460c      	mov	r4, r1
 8004f94:	2c63      	cmp	r4, #99	; 0x63
 8004f96:	4629      	mov	r1, r5
 8004f98:	f102 32ff 	add.w	r2, r2, #4294967295
 8004f9c:	dcf1      	bgt.n	8004f82 <__exponent+0x20>
 8004f9e:	3130      	adds	r1, #48	; 0x30
 8004fa0:	f1ac 0402 	sub.w	r4, ip, #2
 8004fa4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004fa8:	4622      	mov	r2, r4
 8004faa:	1c41      	adds	r1, r0, #1
 8004fac:	42ba      	cmp	r2, r7
 8004fae:	d30a      	bcc.n	8004fc6 <__exponent+0x64>
 8004fb0:	f10d 0209 	add.w	r2, sp, #9
 8004fb4:	eba2 020c 	sub.w	r2, r2, ip
 8004fb8:	42bc      	cmp	r4, r7
 8004fba:	bf88      	it	hi
 8004fbc:	2200      	movhi	r2, #0
 8004fbe:	4413      	add	r3, r2
 8004fc0:	1a18      	subs	r0, r3, r0
 8004fc2:	b003      	add	sp, #12
 8004fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fc6:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004fca:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004fce:	e7ed      	b.n	8004fac <__exponent+0x4a>
 8004fd0:	2330      	movs	r3, #48	; 0x30
 8004fd2:	3130      	adds	r1, #48	; 0x30
 8004fd4:	7083      	strb	r3, [r0, #2]
 8004fd6:	70c1      	strb	r1, [r0, #3]
 8004fd8:	1d03      	adds	r3, r0, #4
 8004fda:	e7f1      	b.n	8004fc0 <__exponent+0x5e>

08004fdc <_printf_float>:
 8004fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fe0:	b091      	sub	sp, #68	; 0x44
 8004fe2:	460c      	mov	r4, r1
 8004fe4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004fe8:	4616      	mov	r6, r2
 8004fea:	461f      	mov	r7, r3
 8004fec:	4605      	mov	r5, r0
 8004fee:	f000 ff13 	bl	8005e18 <_localeconv_r>
 8004ff2:	6803      	ldr	r3, [r0, #0]
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ff8:	f7fb f8aa 	bl	8000150 <strlen>
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	930e      	str	r3, [sp, #56]	; 0x38
 8005000:	f8d8 3000 	ldr.w	r3, [r8]
 8005004:	900a      	str	r0, [sp, #40]	; 0x28
 8005006:	3307      	adds	r3, #7
 8005008:	f023 0307 	bic.w	r3, r3, #7
 800500c:	f103 0208 	add.w	r2, r3, #8
 8005010:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005014:	f8d4 b000 	ldr.w	fp, [r4]
 8005018:	f8c8 2000 	str.w	r2, [r8]
 800501c:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005020:	4652      	mov	r2, sl
 8005022:	4643      	mov	r3, r8
 8005024:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005028:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 800502c:	930b      	str	r3, [sp, #44]	; 0x2c
 800502e:	f04f 32ff 	mov.w	r2, #4294967295
 8005032:	4650      	mov	r0, sl
 8005034:	4b9c      	ldr	r3, [pc, #624]	; (80052a8 <_printf_float+0x2cc>)
 8005036:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005038:	f7fb fce8 	bl	8000a0c <__aeabi_dcmpun>
 800503c:	bb70      	cbnz	r0, 800509c <_printf_float+0xc0>
 800503e:	f04f 32ff 	mov.w	r2, #4294967295
 8005042:	4650      	mov	r0, sl
 8005044:	4b98      	ldr	r3, [pc, #608]	; (80052a8 <_printf_float+0x2cc>)
 8005046:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005048:	f7fb fcc2 	bl	80009d0 <__aeabi_dcmple>
 800504c:	bb30      	cbnz	r0, 800509c <_printf_float+0xc0>
 800504e:	2200      	movs	r2, #0
 8005050:	2300      	movs	r3, #0
 8005052:	4650      	mov	r0, sl
 8005054:	4641      	mov	r1, r8
 8005056:	f7fb fcb1 	bl	80009bc <__aeabi_dcmplt>
 800505a:	b110      	cbz	r0, 8005062 <_printf_float+0x86>
 800505c:	232d      	movs	r3, #45	; 0x2d
 800505e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005062:	4a92      	ldr	r2, [pc, #584]	; (80052ac <_printf_float+0x2d0>)
 8005064:	4b92      	ldr	r3, [pc, #584]	; (80052b0 <_printf_float+0x2d4>)
 8005066:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800506a:	bf94      	ite	ls
 800506c:	4690      	movls	r8, r2
 800506e:	4698      	movhi	r8, r3
 8005070:	2303      	movs	r3, #3
 8005072:	f04f 0a00 	mov.w	sl, #0
 8005076:	6123      	str	r3, [r4, #16]
 8005078:	f02b 0304 	bic.w	r3, fp, #4
 800507c:	6023      	str	r3, [r4, #0]
 800507e:	4633      	mov	r3, r6
 8005080:	4621      	mov	r1, r4
 8005082:	4628      	mov	r0, r5
 8005084:	9700      	str	r7, [sp, #0]
 8005086:	aa0f      	add	r2, sp, #60	; 0x3c
 8005088:	f000 f9d6 	bl	8005438 <_printf_common>
 800508c:	3001      	adds	r0, #1
 800508e:	f040 8090 	bne.w	80051b2 <_printf_float+0x1d6>
 8005092:	f04f 30ff 	mov.w	r0, #4294967295
 8005096:	b011      	add	sp, #68	; 0x44
 8005098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800509c:	4652      	mov	r2, sl
 800509e:	4643      	mov	r3, r8
 80050a0:	4650      	mov	r0, sl
 80050a2:	4641      	mov	r1, r8
 80050a4:	f7fb fcb2 	bl	8000a0c <__aeabi_dcmpun>
 80050a8:	b148      	cbz	r0, 80050be <_printf_float+0xe2>
 80050aa:	f1b8 0f00 	cmp.w	r8, #0
 80050ae:	bfb8      	it	lt
 80050b0:	232d      	movlt	r3, #45	; 0x2d
 80050b2:	4a80      	ldr	r2, [pc, #512]	; (80052b4 <_printf_float+0x2d8>)
 80050b4:	bfb8      	it	lt
 80050b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80050ba:	4b7f      	ldr	r3, [pc, #508]	; (80052b8 <_printf_float+0x2dc>)
 80050bc:	e7d3      	b.n	8005066 <_printf_float+0x8a>
 80050be:	6863      	ldr	r3, [r4, #4]
 80050c0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80050c4:	1c5a      	adds	r2, r3, #1
 80050c6:	d142      	bne.n	800514e <_printf_float+0x172>
 80050c8:	2306      	movs	r3, #6
 80050ca:	6063      	str	r3, [r4, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	9206      	str	r2, [sp, #24]
 80050d0:	aa0e      	add	r2, sp, #56	; 0x38
 80050d2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80050d6:	aa0d      	add	r2, sp, #52	; 0x34
 80050d8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80050dc:	9203      	str	r2, [sp, #12]
 80050de:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80050e2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80050e6:	6023      	str	r3, [r4, #0]
 80050e8:	6863      	ldr	r3, [r4, #4]
 80050ea:	4652      	mov	r2, sl
 80050ec:	9300      	str	r3, [sp, #0]
 80050ee:	4628      	mov	r0, r5
 80050f0:	4643      	mov	r3, r8
 80050f2:	910b      	str	r1, [sp, #44]	; 0x2c
 80050f4:	f7ff fed6 	bl	8004ea4 <__cvt>
 80050f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050fa:	4680      	mov	r8, r0
 80050fc:	2947      	cmp	r1, #71	; 0x47
 80050fe:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005100:	d108      	bne.n	8005114 <_printf_float+0x138>
 8005102:	1cc8      	adds	r0, r1, #3
 8005104:	db02      	blt.n	800510c <_printf_float+0x130>
 8005106:	6863      	ldr	r3, [r4, #4]
 8005108:	4299      	cmp	r1, r3
 800510a:	dd40      	ble.n	800518e <_printf_float+0x1b2>
 800510c:	f1a9 0902 	sub.w	r9, r9, #2
 8005110:	fa5f f989 	uxtb.w	r9, r9
 8005114:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005118:	d81f      	bhi.n	800515a <_printf_float+0x17e>
 800511a:	464a      	mov	r2, r9
 800511c:	3901      	subs	r1, #1
 800511e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005122:	910d      	str	r1, [sp, #52]	; 0x34
 8005124:	f7ff ff1d 	bl	8004f62 <__exponent>
 8005128:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800512a:	4682      	mov	sl, r0
 800512c:	1813      	adds	r3, r2, r0
 800512e:	2a01      	cmp	r2, #1
 8005130:	6123      	str	r3, [r4, #16]
 8005132:	dc02      	bgt.n	800513a <_printf_float+0x15e>
 8005134:	6822      	ldr	r2, [r4, #0]
 8005136:	07d2      	lsls	r2, r2, #31
 8005138:	d501      	bpl.n	800513e <_printf_float+0x162>
 800513a:	3301      	adds	r3, #1
 800513c:	6123      	str	r3, [r4, #16]
 800513e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005142:	2b00      	cmp	r3, #0
 8005144:	d09b      	beq.n	800507e <_printf_float+0xa2>
 8005146:	232d      	movs	r3, #45	; 0x2d
 8005148:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800514c:	e797      	b.n	800507e <_printf_float+0xa2>
 800514e:	2947      	cmp	r1, #71	; 0x47
 8005150:	d1bc      	bne.n	80050cc <_printf_float+0xf0>
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1ba      	bne.n	80050cc <_printf_float+0xf0>
 8005156:	2301      	movs	r3, #1
 8005158:	e7b7      	b.n	80050ca <_printf_float+0xee>
 800515a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800515e:	d118      	bne.n	8005192 <_printf_float+0x1b6>
 8005160:	2900      	cmp	r1, #0
 8005162:	6863      	ldr	r3, [r4, #4]
 8005164:	dd0b      	ble.n	800517e <_printf_float+0x1a2>
 8005166:	6121      	str	r1, [r4, #16]
 8005168:	b913      	cbnz	r3, 8005170 <_printf_float+0x194>
 800516a:	6822      	ldr	r2, [r4, #0]
 800516c:	07d0      	lsls	r0, r2, #31
 800516e:	d502      	bpl.n	8005176 <_printf_float+0x19a>
 8005170:	3301      	adds	r3, #1
 8005172:	440b      	add	r3, r1
 8005174:	6123      	str	r3, [r4, #16]
 8005176:	f04f 0a00 	mov.w	sl, #0
 800517a:	65a1      	str	r1, [r4, #88]	; 0x58
 800517c:	e7df      	b.n	800513e <_printf_float+0x162>
 800517e:	b913      	cbnz	r3, 8005186 <_printf_float+0x1aa>
 8005180:	6822      	ldr	r2, [r4, #0]
 8005182:	07d2      	lsls	r2, r2, #31
 8005184:	d501      	bpl.n	800518a <_printf_float+0x1ae>
 8005186:	3302      	adds	r3, #2
 8005188:	e7f4      	b.n	8005174 <_printf_float+0x198>
 800518a:	2301      	movs	r3, #1
 800518c:	e7f2      	b.n	8005174 <_printf_float+0x198>
 800518e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005192:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005194:	4299      	cmp	r1, r3
 8005196:	db05      	blt.n	80051a4 <_printf_float+0x1c8>
 8005198:	6823      	ldr	r3, [r4, #0]
 800519a:	6121      	str	r1, [r4, #16]
 800519c:	07d8      	lsls	r0, r3, #31
 800519e:	d5ea      	bpl.n	8005176 <_printf_float+0x19a>
 80051a0:	1c4b      	adds	r3, r1, #1
 80051a2:	e7e7      	b.n	8005174 <_printf_float+0x198>
 80051a4:	2900      	cmp	r1, #0
 80051a6:	bfcc      	ite	gt
 80051a8:	2201      	movgt	r2, #1
 80051aa:	f1c1 0202 	rsble	r2, r1, #2
 80051ae:	4413      	add	r3, r2
 80051b0:	e7e0      	b.n	8005174 <_printf_float+0x198>
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	055a      	lsls	r2, r3, #21
 80051b6:	d407      	bmi.n	80051c8 <_printf_float+0x1ec>
 80051b8:	6923      	ldr	r3, [r4, #16]
 80051ba:	4642      	mov	r2, r8
 80051bc:	4631      	mov	r1, r6
 80051be:	4628      	mov	r0, r5
 80051c0:	47b8      	blx	r7
 80051c2:	3001      	adds	r0, #1
 80051c4:	d12b      	bne.n	800521e <_printf_float+0x242>
 80051c6:	e764      	b.n	8005092 <_printf_float+0xb6>
 80051c8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80051cc:	f240 80dd 	bls.w	800538a <_printf_float+0x3ae>
 80051d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051d4:	2200      	movs	r2, #0
 80051d6:	2300      	movs	r3, #0
 80051d8:	f7fb fbe6 	bl	80009a8 <__aeabi_dcmpeq>
 80051dc:	2800      	cmp	r0, #0
 80051de:	d033      	beq.n	8005248 <_printf_float+0x26c>
 80051e0:	2301      	movs	r3, #1
 80051e2:	4631      	mov	r1, r6
 80051e4:	4628      	mov	r0, r5
 80051e6:	4a35      	ldr	r2, [pc, #212]	; (80052bc <_printf_float+0x2e0>)
 80051e8:	47b8      	blx	r7
 80051ea:	3001      	adds	r0, #1
 80051ec:	f43f af51 	beq.w	8005092 <_printf_float+0xb6>
 80051f0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80051f4:	429a      	cmp	r2, r3
 80051f6:	db02      	blt.n	80051fe <_printf_float+0x222>
 80051f8:	6823      	ldr	r3, [r4, #0]
 80051fa:	07d8      	lsls	r0, r3, #31
 80051fc:	d50f      	bpl.n	800521e <_printf_float+0x242>
 80051fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005202:	4631      	mov	r1, r6
 8005204:	4628      	mov	r0, r5
 8005206:	47b8      	blx	r7
 8005208:	3001      	adds	r0, #1
 800520a:	f43f af42 	beq.w	8005092 <_printf_float+0xb6>
 800520e:	f04f 0800 	mov.w	r8, #0
 8005212:	f104 091a 	add.w	r9, r4, #26
 8005216:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005218:	3b01      	subs	r3, #1
 800521a:	4543      	cmp	r3, r8
 800521c:	dc09      	bgt.n	8005232 <_printf_float+0x256>
 800521e:	6823      	ldr	r3, [r4, #0]
 8005220:	079b      	lsls	r3, r3, #30
 8005222:	f100 8104 	bmi.w	800542e <_printf_float+0x452>
 8005226:	68e0      	ldr	r0, [r4, #12]
 8005228:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800522a:	4298      	cmp	r0, r3
 800522c:	bfb8      	it	lt
 800522e:	4618      	movlt	r0, r3
 8005230:	e731      	b.n	8005096 <_printf_float+0xba>
 8005232:	2301      	movs	r3, #1
 8005234:	464a      	mov	r2, r9
 8005236:	4631      	mov	r1, r6
 8005238:	4628      	mov	r0, r5
 800523a:	47b8      	blx	r7
 800523c:	3001      	adds	r0, #1
 800523e:	f43f af28 	beq.w	8005092 <_printf_float+0xb6>
 8005242:	f108 0801 	add.w	r8, r8, #1
 8005246:	e7e6      	b.n	8005216 <_printf_float+0x23a>
 8005248:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800524a:	2b00      	cmp	r3, #0
 800524c:	dc38      	bgt.n	80052c0 <_printf_float+0x2e4>
 800524e:	2301      	movs	r3, #1
 8005250:	4631      	mov	r1, r6
 8005252:	4628      	mov	r0, r5
 8005254:	4a19      	ldr	r2, [pc, #100]	; (80052bc <_printf_float+0x2e0>)
 8005256:	47b8      	blx	r7
 8005258:	3001      	adds	r0, #1
 800525a:	f43f af1a 	beq.w	8005092 <_printf_float+0xb6>
 800525e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005262:	4313      	orrs	r3, r2
 8005264:	d102      	bne.n	800526c <_printf_float+0x290>
 8005266:	6823      	ldr	r3, [r4, #0]
 8005268:	07d9      	lsls	r1, r3, #31
 800526a:	d5d8      	bpl.n	800521e <_printf_float+0x242>
 800526c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005270:	4631      	mov	r1, r6
 8005272:	4628      	mov	r0, r5
 8005274:	47b8      	blx	r7
 8005276:	3001      	adds	r0, #1
 8005278:	f43f af0b 	beq.w	8005092 <_printf_float+0xb6>
 800527c:	f04f 0900 	mov.w	r9, #0
 8005280:	f104 0a1a 	add.w	sl, r4, #26
 8005284:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005286:	425b      	negs	r3, r3
 8005288:	454b      	cmp	r3, r9
 800528a:	dc01      	bgt.n	8005290 <_printf_float+0x2b4>
 800528c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800528e:	e794      	b.n	80051ba <_printf_float+0x1de>
 8005290:	2301      	movs	r3, #1
 8005292:	4652      	mov	r2, sl
 8005294:	4631      	mov	r1, r6
 8005296:	4628      	mov	r0, r5
 8005298:	47b8      	blx	r7
 800529a:	3001      	adds	r0, #1
 800529c:	f43f aef9 	beq.w	8005092 <_printf_float+0xb6>
 80052a0:	f109 0901 	add.w	r9, r9, #1
 80052a4:	e7ee      	b.n	8005284 <_printf_float+0x2a8>
 80052a6:	bf00      	nop
 80052a8:	7fefffff 	.word	0x7fefffff
 80052ac:	080096ee 	.word	0x080096ee
 80052b0:	080096f2 	.word	0x080096f2
 80052b4:	080096f6 	.word	0x080096f6
 80052b8:	080096fa 	.word	0x080096fa
 80052bc:	080096fe 	.word	0x080096fe
 80052c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80052c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052c4:	429a      	cmp	r2, r3
 80052c6:	bfa8      	it	ge
 80052c8:	461a      	movge	r2, r3
 80052ca:	2a00      	cmp	r2, #0
 80052cc:	4691      	mov	r9, r2
 80052ce:	dc37      	bgt.n	8005340 <_printf_float+0x364>
 80052d0:	f04f 0b00 	mov.w	fp, #0
 80052d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052d8:	f104 021a 	add.w	r2, r4, #26
 80052dc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80052e0:	ebaa 0309 	sub.w	r3, sl, r9
 80052e4:	455b      	cmp	r3, fp
 80052e6:	dc33      	bgt.n	8005350 <_printf_float+0x374>
 80052e8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80052ec:	429a      	cmp	r2, r3
 80052ee:	db3b      	blt.n	8005368 <_printf_float+0x38c>
 80052f0:	6823      	ldr	r3, [r4, #0]
 80052f2:	07da      	lsls	r2, r3, #31
 80052f4:	d438      	bmi.n	8005368 <_printf_float+0x38c>
 80052f6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80052fa:	eba2 0903 	sub.w	r9, r2, r3
 80052fe:	eba2 020a 	sub.w	r2, r2, sl
 8005302:	4591      	cmp	r9, r2
 8005304:	bfa8      	it	ge
 8005306:	4691      	movge	r9, r2
 8005308:	f1b9 0f00 	cmp.w	r9, #0
 800530c:	dc34      	bgt.n	8005378 <_printf_float+0x39c>
 800530e:	f04f 0800 	mov.w	r8, #0
 8005312:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005316:	f104 0a1a 	add.w	sl, r4, #26
 800531a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800531e:	1a9b      	subs	r3, r3, r2
 8005320:	eba3 0309 	sub.w	r3, r3, r9
 8005324:	4543      	cmp	r3, r8
 8005326:	f77f af7a 	ble.w	800521e <_printf_float+0x242>
 800532a:	2301      	movs	r3, #1
 800532c:	4652      	mov	r2, sl
 800532e:	4631      	mov	r1, r6
 8005330:	4628      	mov	r0, r5
 8005332:	47b8      	blx	r7
 8005334:	3001      	adds	r0, #1
 8005336:	f43f aeac 	beq.w	8005092 <_printf_float+0xb6>
 800533a:	f108 0801 	add.w	r8, r8, #1
 800533e:	e7ec      	b.n	800531a <_printf_float+0x33e>
 8005340:	4613      	mov	r3, r2
 8005342:	4631      	mov	r1, r6
 8005344:	4642      	mov	r2, r8
 8005346:	4628      	mov	r0, r5
 8005348:	47b8      	blx	r7
 800534a:	3001      	adds	r0, #1
 800534c:	d1c0      	bne.n	80052d0 <_printf_float+0x2f4>
 800534e:	e6a0      	b.n	8005092 <_printf_float+0xb6>
 8005350:	2301      	movs	r3, #1
 8005352:	4631      	mov	r1, r6
 8005354:	4628      	mov	r0, r5
 8005356:	920b      	str	r2, [sp, #44]	; 0x2c
 8005358:	47b8      	blx	r7
 800535a:	3001      	adds	r0, #1
 800535c:	f43f ae99 	beq.w	8005092 <_printf_float+0xb6>
 8005360:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005362:	f10b 0b01 	add.w	fp, fp, #1
 8005366:	e7b9      	b.n	80052dc <_printf_float+0x300>
 8005368:	4631      	mov	r1, r6
 800536a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800536e:	4628      	mov	r0, r5
 8005370:	47b8      	blx	r7
 8005372:	3001      	adds	r0, #1
 8005374:	d1bf      	bne.n	80052f6 <_printf_float+0x31a>
 8005376:	e68c      	b.n	8005092 <_printf_float+0xb6>
 8005378:	464b      	mov	r3, r9
 800537a:	4631      	mov	r1, r6
 800537c:	4628      	mov	r0, r5
 800537e:	eb08 020a 	add.w	r2, r8, sl
 8005382:	47b8      	blx	r7
 8005384:	3001      	adds	r0, #1
 8005386:	d1c2      	bne.n	800530e <_printf_float+0x332>
 8005388:	e683      	b.n	8005092 <_printf_float+0xb6>
 800538a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800538c:	2a01      	cmp	r2, #1
 800538e:	dc01      	bgt.n	8005394 <_printf_float+0x3b8>
 8005390:	07db      	lsls	r3, r3, #31
 8005392:	d539      	bpl.n	8005408 <_printf_float+0x42c>
 8005394:	2301      	movs	r3, #1
 8005396:	4642      	mov	r2, r8
 8005398:	4631      	mov	r1, r6
 800539a:	4628      	mov	r0, r5
 800539c:	47b8      	blx	r7
 800539e:	3001      	adds	r0, #1
 80053a0:	f43f ae77 	beq.w	8005092 <_printf_float+0xb6>
 80053a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80053a8:	4631      	mov	r1, r6
 80053aa:	4628      	mov	r0, r5
 80053ac:	47b8      	blx	r7
 80053ae:	3001      	adds	r0, #1
 80053b0:	f43f ae6f 	beq.w	8005092 <_printf_float+0xb6>
 80053b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053b8:	2200      	movs	r2, #0
 80053ba:	2300      	movs	r3, #0
 80053bc:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80053c0:	f7fb faf2 	bl	80009a8 <__aeabi_dcmpeq>
 80053c4:	b9d8      	cbnz	r0, 80053fe <_printf_float+0x422>
 80053c6:	f109 33ff 	add.w	r3, r9, #4294967295
 80053ca:	f108 0201 	add.w	r2, r8, #1
 80053ce:	4631      	mov	r1, r6
 80053d0:	4628      	mov	r0, r5
 80053d2:	47b8      	blx	r7
 80053d4:	3001      	adds	r0, #1
 80053d6:	d10e      	bne.n	80053f6 <_printf_float+0x41a>
 80053d8:	e65b      	b.n	8005092 <_printf_float+0xb6>
 80053da:	2301      	movs	r3, #1
 80053dc:	464a      	mov	r2, r9
 80053de:	4631      	mov	r1, r6
 80053e0:	4628      	mov	r0, r5
 80053e2:	47b8      	blx	r7
 80053e4:	3001      	adds	r0, #1
 80053e6:	f43f ae54 	beq.w	8005092 <_printf_float+0xb6>
 80053ea:	f108 0801 	add.w	r8, r8, #1
 80053ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80053f0:	3b01      	subs	r3, #1
 80053f2:	4543      	cmp	r3, r8
 80053f4:	dcf1      	bgt.n	80053da <_printf_float+0x3fe>
 80053f6:	4653      	mov	r3, sl
 80053f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80053fc:	e6de      	b.n	80051bc <_printf_float+0x1e0>
 80053fe:	f04f 0800 	mov.w	r8, #0
 8005402:	f104 091a 	add.w	r9, r4, #26
 8005406:	e7f2      	b.n	80053ee <_printf_float+0x412>
 8005408:	2301      	movs	r3, #1
 800540a:	4642      	mov	r2, r8
 800540c:	e7df      	b.n	80053ce <_printf_float+0x3f2>
 800540e:	2301      	movs	r3, #1
 8005410:	464a      	mov	r2, r9
 8005412:	4631      	mov	r1, r6
 8005414:	4628      	mov	r0, r5
 8005416:	47b8      	blx	r7
 8005418:	3001      	adds	r0, #1
 800541a:	f43f ae3a 	beq.w	8005092 <_printf_float+0xb6>
 800541e:	f108 0801 	add.w	r8, r8, #1
 8005422:	68e3      	ldr	r3, [r4, #12]
 8005424:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005426:	1a5b      	subs	r3, r3, r1
 8005428:	4543      	cmp	r3, r8
 800542a:	dcf0      	bgt.n	800540e <_printf_float+0x432>
 800542c:	e6fb      	b.n	8005226 <_printf_float+0x24a>
 800542e:	f04f 0800 	mov.w	r8, #0
 8005432:	f104 0919 	add.w	r9, r4, #25
 8005436:	e7f4      	b.n	8005422 <_printf_float+0x446>

08005438 <_printf_common>:
 8005438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800543c:	4616      	mov	r6, r2
 800543e:	4699      	mov	r9, r3
 8005440:	688a      	ldr	r2, [r1, #8]
 8005442:	690b      	ldr	r3, [r1, #16]
 8005444:	4607      	mov	r7, r0
 8005446:	4293      	cmp	r3, r2
 8005448:	bfb8      	it	lt
 800544a:	4613      	movlt	r3, r2
 800544c:	6033      	str	r3, [r6, #0]
 800544e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005452:	460c      	mov	r4, r1
 8005454:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005458:	b10a      	cbz	r2, 800545e <_printf_common+0x26>
 800545a:	3301      	adds	r3, #1
 800545c:	6033      	str	r3, [r6, #0]
 800545e:	6823      	ldr	r3, [r4, #0]
 8005460:	0699      	lsls	r1, r3, #26
 8005462:	bf42      	ittt	mi
 8005464:	6833      	ldrmi	r3, [r6, #0]
 8005466:	3302      	addmi	r3, #2
 8005468:	6033      	strmi	r3, [r6, #0]
 800546a:	6825      	ldr	r5, [r4, #0]
 800546c:	f015 0506 	ands.w	r5, r5, #6
 8005470:	d106      	bne.n	8005480 <_printf_common+0x48>
 8005472:	f104 0a19 	add.w	sl, r4, #25
 8005476:	68e3      	ldr	r3, [r4, #12]
 8005478:	6832      	ldr	r2, [r6, #0]
 800547a:	1a9b      	subs	r3, r3, r2
 800547c:	42ab      	cmp	r3, r5
 800547e:	dc2b      	bgt.n	80054d8 <_printf_common+0xa0>
 8005480:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005484:	1e13      	subs	r3, r2, #0
 8005486:	6822      	ldr	r2, [r4, #0]
 8005488:	bf18      	it	ne
 800548a:	2301      	movne	r3, #1
 800548c:	0692      	lsls	r2, r2, #26
 800548e:	d430      	bmi.n	80054f2 <_printf_common+0xba>
 8005490:	4649      	mov	r1, r9
 8005492:	4638      	mov	r0, r7
 8005494:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005498:	47c0      	blx	r8
 800549a:	3001      	adds	r0, #1
 800549c:	d023      	beq.n	80054e6 <_printf_common+0xae>
 800549e:	6823      	ldr	r3, [r4, #0]
 80054a0:	6922      	ldr	r2, [r4, #16]
 80054a2:	f003 0306 	and.w	r3, r3, #6
 80054a6:	2b04      	cmp	r3, #4
 80054a8:	bf14      	ite	ne
 80054aa:	2500      	movne	r5, #0
 80054ac:	6833      	ldreq	r3, [r6, #0]
 80054ae:	f04f 0600 	mov.w	r6, #0
 80054b2:	bf08      	it	eq
 80054b4:	68e5      	ldreq	r5, [r4, #12]
 80054b6:	f104 041a 	add.w	r4, r4, #26
 80054ba:	bf08      	it	eq
 80054bc:	1aed      	subeq	r5, r5, r3
 80054be:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80054c2:	bf08      	it	eq
 80054c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054c8:	4293      	cmp	r3, r2
 80054ca:	bfc4      	itt	gt
 80054cc:	1a9b      	subgt	r3, r3, r2
 80054ce:	18ed      	addgt	r5, r5, r3
 80054d0:	42b5      	cmp	r5, r6
 80054d2:	d11a      	bne.n	800550a <_printf_common+0xd2>
 80054d4:	2000      	movs	r0, #0
 80054d6:	e008      	b.n	80054ea <_printf_common+0xb2>
 80054d8:	2301      	movs	r3, #1
 80054da:	4652      	mov	r2, sl
 80054dc:	4649      	mov	r1, r9
 80054de:	4638      	mov	r0, r7
 80054e0:	47c0      	blx	r8
 80054e2:	3001      	adds	r0, #1
 80054e4:	d103      	bne.n	80054ee <_printf_common+0xb6>
 80054e6:	f04f 30ff 	mov.w	r0, #4294967295
 80054ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054ee:	3501      	adds	r5, #1
 80054f0:	e7c1      	b.n	8005476 <_printf_common+0x3e>
 80054f2:	2030      	movs	r0, #48	; 0x30
 80054f4:	18e1      	adds	r1, r4, r3
 80054f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054fa:	1c5a      	adds	r2, r3, #1
 80054fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005500:	4422      	add	r2, r4
 8005502:	3302      	adds	r3, #2
 8005504:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005508:	e7c2      	b.n	8005490 <_printf_common+0x58>
 800550a:	2301      	movs	r3, #1
 800550c:	4622      	mov	r2, r4
 800550e:	4649      	mov	r1, r9
 8005510:	4638      	mov	r0, r7
 8005512:	47c0      	blx	r8
 8005514:	3001      	adds	r0, #1
 8005516:	d0e6      	beq.n	80054e6 <_printf_common+0xae>
 8005518:	3601      	adds	r6, #1
 800551a:	e7d9      	b.n	80054d0 <_printf_common+0x98>

0800551c <_printf_i>:
 800551c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005520:	7e0f      	ldrb	r7, [r1, #24]
 8005522:	4691      	mov	r9, r2
 8005524:	2f78      	cmp	r7, #120	; 0x78
 8005526:	4680      	mov	r8, r0
 8005528:	460c      	mov	r4, r1
 800552a:	469a      	mov	sl, r3
 800552c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800552e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005532:	d807      	bhi.n	8005544 <_printf_i+0x28>
 8005534:	2f62      	cmp	r7, #98	; 0x62
 8005536:	d80a      	bhi.n	800554e <_printf_i+0x32>
 8005538:	2f00      	cmp	r7, #0
 800553a:	f000 80d5 	beq.w	80056e8 <_printf_i+0x1cc>
 800553e:	2f58      	cmp	r7, #88	; 0x58
 8005540:	f000 80c1 	beq.w	80056c6 <_printf_i+0x1aa>
 8005544:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005548:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800554c:	e03a      	b.n	80055c4 <_printf_i+0xa8>
 800554e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005552:	2b15      	cmp	r3, #21
 8005554:	d8f6      	bhi.n	8005544 <_printf_i+0x28>
 8005556:	a101      	add	r1, pc, #4	; (adr r1, 800555c <_printf_i+0x40>)
 8005558:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800555c:	080055b5 	.word	0x080055b5
 8005560:	080055c9 	.word	0x080055c9
 8005564:	08005545 	.word	0x08005545
 8005568:	08005545 	.word	0x08005545
 800556c:	08005545 	.word	0x08005545
 8005570:	08005545 	.word	0x08005545
 8005574:	080055c9 	.word	0x080055c9
 8005578:	08005545 	.word	0x08005545
 800557c:	08005545 	.word	0x08005545
 8005580:	08005545 	.word	0x08005545
 8005584:	08005545 	.word	0x08005545
 8005588:	080056cf 	.word	0x080056cf
 800558c:	080055f5 	.word	0x080055f5
 8005590:	08005689 	.word	0x08005689
 8005594:	08005545 	.word	0x08005545
 8005598:	08005545 	.word	0x08005545
 800559c:	080056f1 	.word	0x080056f1
 80055a0:	08005545 	.word	0x08005545
 80055a4:	080055f5 	.word	0x080055f5
 80055a8:	08005545 	.word	0x08005545
 80055ac:	08005545 	.word	0x08005545
 80055b0:	08005691 	.word	0x08005691
 80055b4:	682b      	ldr	r3, [r5, #0]
 80055b6:	1d1a      	adds	r2, r3, #4
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	602a      	str	r2, [r5, #0]
 80055bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055c4:	2301      	movs	r3, #1
 80055c6:	e0a0      	b.n	800570a <_printf_i+0x1ee>
 80055c8:	6820      	ldr	r0, [r4, #0]
 80055ca:	682b      	ldr	r3, [r5, #0]
 80055cc:	0607      	lsls	r7, r0, #24
 80055ce:	f103 0104 	add.w	r1, r3, #4
 80055d2:	6029      	str	r1, [r5, #0]
 80055d4:	d501      	bpl.n	80055da <_printf_i+0xbe>
 80055d6:	681e      	ldr	r6, [r3, #0]
 80055d8:	e003      	b.n	80055e2 <_printf_i+0xc6>
 80055da:	0646      	lsls	r6, r0, #25
 80055dc:	d5fb      	bpl.n	80055d6 <_printf_i+0xba>
 80055de:	f9b3 6000 	ldrsh.w	r6, [r3]
 80055e2:	2e00      	cmp	r6, #0
 80055e4:	da03      	bge.n	80055ee <_printf_i+0xd2>
 80055e6:	232d      	movs	r3, #45	; 0x2d
 80055e8:	4276      	negs	r6, r6
 80055ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055ee:	230a      	movs	r3, #10
 80055f0:	4859      	ldr	r0, [pc, #356]	; (8005758 <_printf_i+0x23c>)
 80055f2:	e012      	b.n	800561a <_printf_i+0xfe>
 80055f4:	682b      	ldr	r3, [r5, #0]
 80055f6:	6820      	ldr	r0, [r4, #0]
 80055f8:	1d19      	adds	r1, r3, #4
 80055fa:	6029      	str	r1, [r5, #0]
 80055fc:	0605      	lsls	r5, r0, #24
 80055fe:	d501      	bpl.n	8005604 <_printf_i+0xe8>
 8005600:	681e      	ldr	r6, [r3, #0]
 8005602:	e002      	b.n	800560a <_printf_i+0xee>
 8005604:	0641      	lsls	r1, r0, #25
 8005606:	d5fb      	bpl.n	8005600 <_printf_i+0xe4>
 8005608:	881e      	ldrh	r6, [r3, #0]
 800560a:	2f6f      	cmp	r7, #111	; 0x6f
 800560c:	bf0c      	ite	eq
 800560e:	2308      	moveq	r3, #8
 8005610:	230a      	movne	r3, #10
 8005612:	4851      	ldr	r0, [pc, #324]	; (8005758 <_printf_i+0x23c>)
 8005614:	2100      	movs	r1, #0
 8005616:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800561a:	6865      	ldr	r5, [r4, #4]
 800561c:	2d00      	cmp	r5, #0
 800561e:	bfa8      	it	ge
 8005620:	6821      	ldrge	r1, [r4, #0]
 8005622:	60a5      	str	r5, [r4, #8]
 8005624:	bfa4      	itt	ge
 8005626:	f021 0104 	bicge.w	r1, r1, #4
 800562a:	6021      	strge	r1, [r4, #0]
 800562c:	b90e      	cbnz	r6, 8005632 <_printf_i+0x116>
 800562e:	2d00      	cmp	r5, #0
 8005630:	d04b      	beq.n	80056ca <_printf_i+0x1ae>
 8005632:	4615      	mov	r5, r2
 8005634:	fbb6 f1f3 	udiv	r1, r6, r3
 8005638:	fb03 6711 	mls	r7, r3, r1, r6
 800563c:	5dc7      	ldrb	r7, [r0, r7]
 800563e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005642:	4637      	mov	r7, r6
 8005644:	42bb      	cmp	r3, r7
 8005646:	460e      	mov	r6, r1
 8005648:	d9f4      	bls.n	8005634 <_printf_i+0x118>
 800564a:	2b08      	cmp	r3, #8
 800564c:	d10b      	bne.n	8005666 <_printf_i+0x14a>
 800564e:	6823      	ldr	r3, [r4, #0]
 8005650:	07de      	lsls	r6, r3, #31
 8005652:	d508      	bpl.n	8005666 <_printf_i+0x14a>
 8005654:	6923      	ldr	r3, [r4, #16]
 8005656:	6861      	ldr	r1, [r4, #4]
 8005658:	4299      	cmp	r1, r3
 800565a:	bfde      	ittt	le
 800565c:	2330      	movle	r3, #48	; 0x30
 800565e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005662:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005666:	1b52      	subs	r2, r2, r5
 8005668:	6122      	str	r2, [r4, #16]
 800566a:	464b      	mov	r3, r9
 800566c:	4621      	mov	r1, r4
 800566e:	4640      	mov	r0, r8
 8005670:	f8cd a000 	str.w	sl, [sp]
 8005674:	aa03      	add	r2, sp, #12
 8005676:	f7ff fedf 	bl	8005438 <_printf_common>
 800567a:	3001      	adds	r0, #1
 800567c:	d14a      	bne.n	8005714 <_printf_i+0x1f8>
 800567e:	f04f 30ff 	mov.w	r0, #4294967295
 8005682:	b004      	add	sp, #16
 8005684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005688:	6823      	ldr	r3, [r4, #0]
 800568a:	f043 0320 	orr.w	r3, r3, #32
 800568e:	6023      	str	r3, [r4, #0]
 8005690:	2778      	movs	r7, #120	; 0x78
 8005692:	4832      	ldr	r0, [pc, #200]	; (800575c <_printf_i+0x240>)
 8005694:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005698:	6823      	ldr	r3, [r4, #0]
 800569a:	6829      	ldr	r1, [r5, #0]
 800569c:	061f      	lsls	r7, r3, #24
 800569e:	f851 6b04 	ldr.w	r6, [r1], #4
 80056a2:	d402      	bmi.n	80056aa <_printf_i+0x18e>
 80056a4:	065f      	lsls	r7, r3, #25
 80056a6:	bf48      	it	mi
 80056a8:	b2b6      	uxthmi	r6, r6
 80056aa:	07df      	lsls	r7, r3, #31
 80056ac:	bf48      	it	mi
 80056ae:	f043 0320 	orrmi.w	r3, r3, #32
 80056b2:	6029      	str	r1, [r5, #0]
 80056b4:	bf48      	it	mi
 80056b6:	6023      	strmi	r3, [r4, #0]
 80056b8:	b91e      	cbnz	r6, 80056c2 <_printf_i+0x1a6>
 80056ba:	6823      	ldr	r3, [r4, #0]
 80056bc:	f023 0320 	bic.w	r3, r3, #32
 80056c0:	6023      	str	r3, [r4, #0]
 80056c2:	2310      	movs	r3, #16
 80056c4:	e7a6      	b.n	8005614 <_printf_i+0xf8>
 80056c6:	4824      	ldr	r0, [pc, #144]	; (8005758 <_printf_i+0x23c>)
 80056c8:	e7e4      	b.n	8005694 <_printf_i+0x178>
 80056ca:	4615      	mov	r5, r2
 80056cc:	e7bd      	b.n	800564a <_printf_i+0x12e>
 80056ce:	682b      	ldr	r3, [r5, #0]
 80056d0:	6826      	ldr	r6, [r4, #0]
 80056d2:	1d18      	adds	r0, r3, #4
 80056d4:	6961      	ldr	r1, [r4, #20]
 80056d6:	6028      	str	r0, [r5, #0]
 80056d8:	0635      	lsls	r5, r6, #24
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	d501      	bpl.n	80056e2 <_printf_i+0x1c6>
 80056de:	6019      	str	r1, [r3, #0]
 80056e0:	e002      	b.n	80056e8 <_printf_i+0x1cc>
 80056e2:	0670      	lsls	r0, r6, #25
 80056e4:	d5fb      	bpl.n	80056de <_printf_i+0x1c2>
 80056e6:	8019      	strh	r1, [r3, #0]
 80056e8:	2300      	movs	r3, #0
 80056ea:	4615      	mov	r5, r2
 80056ec:	6123      	str	r3, [r4, #16]
 80056ee:	e7bc      	b.n	800566a <_printf_i+0x14e>
 80056f0:	682b      	ldr	r3, [r5, #0]
 80056f2:	2100      	movs	r1, #0
 80056f4:	1d1a      	adds	r2, r3, #4
 80056f6:	602a      	str	r2, [r5, #0]
 80056f8:	681d      	ldr	r5, [r3, #0]
 80056fa:	6862      	ldr	r2, [r4, #4]
 80056fc:	4628      	mov	r0, r5
 80056fe:	f000 fc02 	bl	8005f06 <memchr>
 8005702:	b108      	cbz	r0, 8005708 <_printf_i+0x1ec>
 8005704:	1b40      	subs	r0, r0, r5
 8005706:	6060      	str	r0, [r4, #4]
 8005708:	6863      	ldr	r3, [r4, #4]
 800570a:	6123      	str	r3, [r4, #16]
 800570c:	2300      	movs	r3, #0
 800570e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005712:	e7aa      	b.n	800566a <_printf_i+0x14e>
 8005714:	462a      	mov	r2, r5
 8005716:	4649      	mov	r1, r9
 8005718:	4640      	mov	r0, r8
 800571a:	6923      	ldr	r3, [r4, #16]
 800571c:	47d0      	blx	sl
 800571e:	3001      	adds	r0, #1
 8005720:	d0ad      	beq.n	800567e <_printf_i+0x162>
 8005722:	6823      	ldr	r3, [r4, #0]
 8005724:	079b      	lsls	r3, r3, #30
 8005726:	d413      	bmi.n	8005750 <_printf_i+0x234>
 8005728:	68e0      	ldr	r0, [r4, #12]
 800572a:	9b03      	ldr	r3, [sp, #12]
 800572c:	4298      	cmp	r0, r3
 800572e:	bfb8      	it	lt
 8005730:	4618      	movlt	r0, r3
 8005732:	e7a6      	b.n	8005682 <_printf_i+0x166>
 8005734:	2301      	movs	r3, #1
 8005736:	4632      	mov	r2, r6
 8005738:	4649      	mov	r1, r9
 800573a:	4640      	mov	r0, r8
 800573c:	47d0      	blx	sl
 800573e:	3001      	adds	r0, #1
 8005740:	d09d      	beq.n	800567e <_printf_i+0x162>
 8005742:	3501      	adds	r5, #1
 8005744:	68e3      	ldr	r3, [r4, #12]
 8005746:	9903      	ldr	r1, [sp, #12]
 8005748:	1a5b      	subs	r3, r3, r1
 800574a:	42ab      	cmp	r3, r5
 800574c:	dcf2      	bgt.n	8005734 <_printf_i+0x218>
 800574e:	e7eb      	b.n	8005728 <_printf_i+0x20c>
 8005750:	2500      	movs	r5, #0
 8005752:	f104 0619 	add.w	r6, r4, #25
 8005756:	e7f5      	b.n	8005744 <_printf_i+0x228>
 8005758:	08009700 	.word	0x08009700
 800575c:	08009711 	.word	0x08009711

08005760 <_scanf_float>:
 8005760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005764:	b087      	sub	sp, #28
 8005766:	9303      	str	r3, [sp, #12]
 8005768:	688b      	ldr	r3, [r1, #8]
 800576a:	4617      	mov	r7, r2
 800576c:	1e5a      	subs	r2, r3, #1
 800576e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005772:	bf85      	ittet	hi
 8005774:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005778:	195b      	addhi	r3, r3, r5
 800577a:	2300      	movls	r3, #0
 800577c:	9302      	strhi	r3, [sp, #8]
 800577e:	bf88      	it	hi
 8005780:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005784:	468b      	mov	fp, r1
 8005786:	f04f 0500 	mov.w	r5, #0
 800578a:	bf8c      	ite	hi
 800578c:	608b      	strhi	r3, [r1, #8]
 800578e:	9302      	strls	r3, [sp, #8]
 8005790:	680b      	ldr	r3, [r1, #0]
 8005792:	4680      	mov	r8, r0
 8005794:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005798:	f84b 3b1c 	str.w	r3, [fp], #28
 800579c:	460c      	mov	r4, r1
 800579e:	465e      	mov	r6, fp
 80057a0:	46aa      	mov	sl, r5
 80057a2:	46a9      	mov	r9, r5
 80057a4:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80057a8:	9501      	str	r5, [sp, #4]
 80057aa:	68a2      	ldr	r2, [r4, #8]
 80057ac:	b152      	cbz	r2, 80057c4 <_scanf_float+0x64>
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	781b      	ldrb	r3, [r3, #0]
 80057b2:	2b4e      	cmp	r3, #78	; 0x4e
 80057b4:	d864      	bhi.n	8005880 <_scanf_float+0x120>
 80057b6:	2b40      	cmp	r3, #64	; 0x40
 80057b8:	d83c      	bhi.n	8005834 <_scanf_float+0xd4>
 80057ba:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80057be:	b2c8      	uxtb	r0, r1
 80057c0:	280e      	cmp	r0, #14
 80057c2:	d93a      	bls.n	800583a <_scanf_float+0xda>
 80057c4:	f1b9 0f00 	cmp.w	r9, #0
 80057c8:	d003      	beq.n	80057d2 <_scanf_float+0x72>
 80057ca:	6823      	ldr	r3, [r4, #0]
 80057cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057d0:	6023      	str	r3, [r4, #0]
 80057d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057d6:	f1ba 0f01 	cmp.w	sl, #1
 80057da:	f200 8113 	bhi.w	8005a04 <_scanf_float+0x2a4>
 80057de:	455e      	cmp	r6, fp
 80057e0:	f200 8105 	bhi.w	80059ee <_scanf_float+0x28e>
 80057e4:	2501      	movs	r5, #1
 80057e6:	4628      	mov	r0, r5
 80057e8:	b007      	add	sp, #28
 80057ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ee:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80057f2:	2a0d      	cmp	r2, #13
 80057f4:	d8e6      	bhi.n	80057c4 <_scanf_float+0x64>
 80057f6:	a101      	add	r1, pc, #4	; (adr r1, 80057fc <_scanf_float+0x9c>)
 80057f8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80057fc:	0800593b 	.word	0x0800593b
 8005800:	080057c5 	.word	0x080057c5
 8005804:	080057c5 	.word	0x080057c5
 8005808:	080057c5 	.word	0x080057c5
 800580c:	0800599b 	.word	0x0800599b
 8005810:	08005973 	.word	0x08005973
 8005814:	080057c5 	.word	0x080057c5
 8005818:	080057c5 	.word	0x080057c5
 800581c:	08005949 	.word	0x08005949
 8005820:	080057c5 	.word	0x080057c5
 8005824:	080057c5 	.word	0x080057c5
 8005828:	080057c5 	.word	0x080057c5
 800582c:	080057c5 	.word	0x080057c5
 8005830:	08005901 	.word	0x08005901
 8005834:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005838:	e7db      	b.n	80057f2 <_scanf_float+0x92>
 800583a:	290e      	cmp	r1, #14
 800583c:	d8c2      	bhi.n	80057c4 <_scanf_float+0x64>
 800583e:	a001      	add	r0, pc, #4	; (adr r0, 8005844 <_scanf_float+0xe4>)
 8005840:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005844:	080058f3 	.word	0x080058f3
 8005848:	080057c5 	.word	0x080057c5
 800584c:	080058f3 	.word	0x080058f3
 8005850:	08005987 	.word	0x08005987
 8005854:	080057c5 	.word	0x080057c5
 8005858:	080058a1 	.word	0x080058a1
 800585c:	080058dd 	.word	0x080058dd
 8005860:	080058dd 	.word	0x080058dd
 8005864:	080058dd 	.word	0x080058dd
 8005868:	080058dd 	.word	0x080058dd
 800586c:	080058dd 	.word	0x080058dd
 8005870:	080058dd 	.word	0x080058dd
 8005874:	080058dd 	.word	0x080058dd
 8005878:	080058dd 	.word	0x080058dd
 800587c:	080058dd 	.word	0x080058dd
 8005880:	2b6e      	cmp	r3, #110	; 0x6e
 8005882:	d809      	bhi.n	8005898 <_scanf_float+0x138>
 8005884:	2b60      	cmp	r3, #96	; 0x60
 8005886:	d8b2      	bhi.n	80057ee <_scanf_float+0x8e>
 8005888:	2b54      	cmp	r3, #84	; 0x54
 800588a:	d077      	beq.n	800597c <_scanf_float+0x21c>
 800588c:	2b59      	cmp	r3, #89	; 0x59
 800588e:	d199      	bne.n	80057c4 <_scanf_float+0x64>
 8005890:	2d07      	cmp	r5, #7
 8005892:	d197      	bne.n	80057c4 <_scanf_float+0x64>
 8005894:	2508      	movs	r5, #8
 8005896:	e029      	b.n	80058ec <_scanf_float+0x18c>
 8005898:	2b74      	cmp	r3, #116	; 0x74
 800589a:	d06f      	beq.n	800597c <_scanf_float+0x21c>
 800589c:	2b79      	cmp	r3, #121	; 0x79
 800589e:	e7f6      	b.n	800588e <_scanf_float+0x12e>
 80058a0:	6821      	ldr	r1, [r4, #0]
 80058a2:	05c8      	lsls	r0, r1, #23
 80058a4:	d51a      	bpl.n	80058dc <_scanf_float+0x17c>
 80058a6:	9b02      	ldr	r3, [sp, #8]
 80058a8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80058ac:	6021      	str	r1, [r4, #0]
 80058ae:	f109 0901 	add.w	r9, r9, #1
 80058b2:	b11b      	cbz	r3, 80058bc <_scanf_float+0x15c>
 80058b4:	3b01      	subs	r3, #1
 80058b6:	3201      	adds	r2, #1
 80058b8:	9302      	str	r3, [sp, #8]
 80058ba:	60a2      	str	r2, [r4, #8]
 80058bc:	68a3      	ldr	r3, [r4, #8]
 80058be:	3b01      	subs	r3, #1
 80058c0:	60a3      	str	r3, [r4, #8]
 80058c2:	6923      	ldr	r3, [r4, #16]
 80058c4:	3301      	adds	r3, #1
 80058c6:	6123      	str	r3, [r4, #16]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	3b01      	subs	r3, #1
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	607b      	str	r3, [r7, #4]
 80058d0:	f340 8084 	ble.w	80059dc <_scanf_float+0x27c>
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	3301      	adds	r3, #1
 80058d8:	603b      	str	r3, [r7, #0]
 80058da:	e766      	b.n	80057aa <_scanf_float+0x4a>
 80058dc:	eb1a 0f05 	cmn.w	sl, r5
 80058e0:	f47f af70 	bne.w	80057c4 <_scanf_float+0x64>
 80058e4:	6822      	ldr	r2, [r4, #0]
 80058e6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80058ea:	6022      	str	r2, [r4, #0]
 80058ec:	f806 3b01 	strb.w	r3, [r6], #1
 80058f0:	e7e4      	b.n	80058bc <_scanf_float+0x15c>
 80058f2:	6822      	ldr	r2, [r4, #0]
 80058f4:	0610      	lsls	r0, r2, #24
 80058f6:	f57f af65 	bpl.w	80057c4 <_scanf_float+0x64>
 80058fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058fe:	e7f4      	b.n	80058ea <_scanf_float+0x18a>
 8005900:	f1ba 0f00 	cmp.w	sl, #0
 8005904:	d10e      	bne.n	8005924 <_scanf_float+0x1c4>
 8005906:	f1b9 0f00 	cmp.w	r9, #0
 800590a:	d10e      	bne.n	800592a <_scanf_float+0x1ca>
 800590c:	6822      	ldr	r2, [r4, #0]
 800590e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005912:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005916:	d108      	bne.n	800592a <_scanf_float+0x1ca>
 8005918:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800591c:	f04f 0a01 	mov.w	sl, #1
 8005920:	6022      	str	r2, [r4, #0]
 8005922:	e7e3      	b.n	80058ec <_scanf_float+0x18c>
 8005924:	f1ba 0f02 	cmp.w	sl, #2
 8005928:	d055      	beq.n	80059d6 <_scanf_float+0x276>
 800592a:	2d01      	cmp	r5, #1
 800592c:	d002      	beq.n	8005934 <_scanf_float+0x1d4>
 800592e:	2d04      	cmp	r5, #4
 8005930:	f47f af48 	bne.w	80057c4 <_scanf_float+0x64>
 8005934:	3501      	adds	r5, #1
 8005936:	b2ed      	uxtb	r5, r5
 8005938:	e7d8      	b.n	80058ec <_scanf_float+0x18c>
 800593a:	f1ba 0f01 	cmp.w	sl, #1
 800593e:	f47f af41 	bne.w	80057c4 <_scanf_float+0x64>
 8005942:	f04f 0a02 	mov.w	sl, #2
 8005946:	e7d1      	b.n	80058ec <_scanf_float+0x18c>
 8005948:	b97d      	cbnz	r5, 800596a <_scanf_float+0x20a>
 800594a:	f1b9 0f00 	cmp.w	r9, #0
 800594e:	f47f af3c 	bne.w	80057ca <_scanf_float+0x6a>
 8005952:	6822      	ldr	r2, [r4, #0]
 8005954:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005958:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800595c:	f47f af39 	bne.w	80057d2 <_scanf_float+0x72>
 8005960:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005964:	2501      	movs	r5, #1
 8005966:	6022      	str	r2, [r4, #0]
 8005968:	e7c0      	b.n	80058ec <_scanf_float+0x18c>
 800596a:	2d03      	cmp	r5, #3
 800596c:	d0e2      	beq.n	8005934 <_scanf_float+0x1d4>
 800596e:	2d05      	cmp	r5, #5
 8005970:	e7de      	b.n	8005930 <_scanf_float+0x1d0>
 8005972:	2d02      	cmp	r5, #2
 8005974:	f47f af26 	bne.w	80057c4 <_scanf_float+0x64>
 8005978:	2503      	movs	r5, #3
 800597a:	e7b7      	b.n	80058ec <_scanf_float+0x18c>
 800597c:	2d06      	cmp	r5, #6
 800597e:	f47f af21 	bne.w	80057c4 <_scanf_float+0x64>
 8005982:	2507      	movs	r5, #7
 8005984:	e7b2      	b.n	80058ec <_scanf_float+0x18c>
 8005986:	6822      	ldr	r2, [r4, #0]
 8005988:	0591      	lsls	r1, r2, #22
 800598a:	f57f af1b 	bpl.w	80057c4 <_scanf_float+0x64>
 800598e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005992:	6022      	str	r2, [r4, #0]
 8005994:	f8cd 9004 	str.w	r9, [sp, #4]
 8005998:	e7a8      	b.n	80058ec <_scanf_float+0x18c>
 800599a:	6822      	ldr	r2, [r4, #0]
 800599c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80059a0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80059a4:	d006      	beq.n	80059b4 <_scanf_float+0x254>
 80059a6:	0550      	lsls	r0, r2, #21
 80059a8:	f57f af0c 	bpl.w	80057c4 <_scanf_float+0x64>
 80059ac:	f1b9 0f00 	cmp.w	r9, #0
 80059b0:	f43f af0f 	beq.w	80057d2 <_scanf_float+0x72>
 80059b4:	0591      	lsls	r1, r2, #22
 80059b6:	bf58      	it	pl
 80059b8:	9901      	ldrpl	r1, [sp, #4]
 80059ba:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80059be:	bf58      	it	pl
 80059c0:	eba9 0101 	subpl.w	r1, r9, r1
 80059c4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80059c8:	f04f 0900 	mov.w	r9, #0
 80059cc:	bf58      	it	pl
 80059ce:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80059d2:	6022      	str	r2, [r4, #0]
 80059d4:	e78a      	b.n	80058ec <_scanf_float+0x18c>
 80059d6:	f04f 0a03 	mov.w	sl, #3
 80059da:	e787      	b.n	80058ec <_scanf_float+0x18c>
 80059dc:	4639      	mov	r1, r7
 80059de:	4640      	mov	r0, r8
 80059e0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80059e4:	4798      	blx	r3
 80059e6:	2800      	cmp	r0, #0
 80059e8:	f43f aedf 	beq.w	80057aa <_scanf_float+0x4a>
 80059ec:	e6ea      	b.n	80057c4 <_scanf_float+0x64>
 80059ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80059f2:	463a      	mov	r2, r7
 80059f4:	4640      	mov	r0, r8
 80059f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80059fa:	4798      	blx	r3
 80059fc:	6923      	ldr	r3, [r4, #16]
 80059fe:	3b01      	subs	r3, #1
 8005a00:	6123      	str	r3, [r4, #16]
 8005a02:	e6ec      	b.n	80057de <_scanf_float+0x7e>
 8005a04:	1e6b      	subs	r3, r5, #1
 8005a06:	2b06      	cmp	r3, #6
 8005a08:	d825      	bhi.n	8005a56 <_scanf_float+0x2f6>
 8005a0a:	2d02      	cmp	r5, #2
 8005a0c:	d836      	bhi.n	8005a7c <_scanf_float+0x31c>
 8005a0e:	455e      	cmp	r6, fp
 8005a10:	f67f aee8 	bls.w	80057e4 <_scanf_float+0x84>
 8005a14:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a18:	463a      	mov	r2, r7
 8005a1a:	4640      	mov	r0, r8
 8005a1c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a20:	4798      	blx	r3
 8005a22:	6923      	ldr	r3, [r4, #16]
 8005a24:	3b01      	subs	r3, #1
 8005a26:	6123      	str	r3, [r4, #16]
 8005a28:	e7f1      	b.n	8005a0e <_scanf_float+0x2ae>
 8005a2a:	9802      	ldr	r0, [sp, #8]
 8005a2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a30:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005a34:	463a      	mov	r2, r7
 8005a36:	9002      	str	r0, [sp, #8]
 8005a38:	4640      	mov	r0, r8
 8005a3a:	4798      	blx	r3
 8005a3c:	6923      	ldr	r3, [r4, #16]
 8005a3e:	3b01      	subs	r3, #1
 8005a40:	6123      	str	r3, [r4, #16]
 8005a42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a46:	fa5f fa8a 	uxtb.w	sl, sl
 8005a4a:	f1ba 0f02 	cmp.w	sl, #2
 8005a4e:	d1ec      	bne.n	8005a2a <_scanf_float+0x2ca>
 8005a50:	3d03      	subs	r5, #3
 8005a52:	b2ed      	uxtb	r5, r5
 8005a54:	1b76      	subs	r6, r6, r5
 8005a56:	6823      	ldr	r3, [r4, #0]
 8005a58:	05da      	lsls	r2, r3, #23
 8005a5a:	d52f      	bpl.n	8005abc <_scanf_float+0x35c>
 8005a5c:	055b      	lsls	r3, r3, #21
 8005a5e:	d510      	bpl.n	8005a82 <_scanf_float+0x322>
 8005a60:	455e      	cmp	r6, fp
 8005a62:	f67f aebf 	bls.w	80057e4 <_scanf_float+0x84>
 8005a66:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a6a:	463a      	mov	r2, r7
 8005a6c:	4640      	mov	r0, r8
 8005a6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a72:	4798      	blx	r3
 8005a74:	6923      	ldr	r3, [r4, #16]
 8005a76:	3b01      	subs	r3, #1
 8005a78:	6123      	str	r3, [r4, #16]
 8005a7a:	e7f1      	b.n	8005a60 <_scanf_float+0x300>
 8005a7c:	46aa      	mov	sl, r5
 8005a7e:	9602      	str	r6, [sp, #8]
 8005a80:	e7df      	b.n	8005a42 <_scanf_float+0x2e2>
 8005a82:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005a86:	6923      	ldr	r3, [r4, #16]
 8005a88:	2965      	cmp	r1, #101	; 0x65
 8005a8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a8e:	f106 35ff 	add.w	r5, r6, #4294967295
 8005a92:	6123      	str	r3, [r4, #16]
 8005a94:	d00c      	beq.n	8005ab0 <_scanf_float+0x350>
 8005a96:	2945      	cmp	r1, #69	; 0x45
 8005a98:	d00a      	beq.n	8005ab0 <_scanf_float+0x350>
 8005a9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a9e:	463a      	mov	r2, r7
 8005aa0:	4640      	mov	r0, r8
 8005aa2:	4798      	blx	r3
 8005aa4:	6923      	ldr	r3, [r4, #16]
 8005aa6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	1eb5      	subs	r5, r6, #2
 8005aae:	6123      	str	r3, [r4, #16]
 8005ab0:	463a      	mov	r2, r7
 8005ab2:	4640      	mov	r0, r8
 8005ab4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005ab8:	4798      	blx	r3
 8005aba:	462e      	mov	r6, r5
 8005abc:	6825      	ldr	r5, [r4, #0]
 8005abe:	f015 0510 	ands.w	r5, r5, #16
 8005ac2:	d155      	bne.n	8005b70 <_scanf_float+0x410>
 8005ac4:	7035      	strb	r5, [r6, #0]
 8005ac6:	6823      	ldr	r3, [r4, #0]
 8005ac8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005acc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ad0:	d11d      	bne.n	8005b0e <_scanf_float+0x3ae>
 8005ad2:	9b01      	ldr	r3, [sp, #4]
 8005ad4:	454b      	cmp	r3, r9
 8005ad6:	eba3 0209 	sub.w	r2, r3, r9
 8005ada:	d125      	bne.n	8005b28 <_scanf_float+0x3c8>
 8005adc:	2200      	movs	r2, #0
 8005ade:	4659      	mov	r1, fp
 8005ae0:	4640      	mov	r0, r8
 8005ae2:	f002 fc41 	bl	8008368 <_strtod_r>
 8005ae6:	9b03      	ldr	r3, [sp, #12]
 8005ae8:	f8d4 c000 	ldr.w	ip, [r4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f01c 0f02 	tst.w	ip, #2
 8005af2:	4606      	mov	r6, r0
 8005af4:	460f      	mov	r7, r1
 8005af6:	f103 0204 	add.w	r2, r3, #4
 8005afa:	d020      	beq.n	8005b3e <_scanf_float+0x3de>
 8005afc:	9903      	ldr	r1, [sp, #12]
 8005afe:	600a      	str	r2, [r1, #0]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	e9c3 6700 	strd	r6, r7, [r3]
 8005b06:	68e3      	ldr	r3, [r4, #12]
 8005b08:	3301      	adds	r3, #1
 8005b0a:	60e3      	str	r3, [r4, #12]
 8005b0c:	e66b      	b.n	80057e6 <_scanf_float+0x86>
 8005b0e:	9b04      	ldr	r3, [sp, #16]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d0e3      	beq.n	8005adc <_scanf_float+0x37c>
 8005b14:	9905      	ldr	r1, [sp, #20]
 8005b16:	230a      	movs	r3, #10
 8005b18:	462a      	mov	r2, r5
 8005b1a:	4640      	mov	r0, r8
 8005b1c:	3101      	adds	r1, #1
 8005b1e:	f002 fca7 	bl	8008470 <_strtol_r>
 8005b22:	9b04      	ldr	r3, [sp, #16]
 8005b24:	9e05      	ldr	r6, [sp, #20]
 8005b26:	1ac2      	subs	r2, r0, r3
 8005b28:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005b2c:	429e      	cmp	r6, r3
 8005b2e:	bf28      	it	cs
 8005b30:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005b34:	4630      	mov	r0, r6
 8005b36:	490f      	ldr	r1, [pc, #60]	; (8005b74 <_scanf_float+0x414>)
 8005b38:	f000 f8e2 	bl	8005d00 <siprintf>
 8005b3c:	e7ce      	b.n	8005adc <_scanf_float+0x37c>
 8005b3e:	f01c 0f04 	tst.w	ip, #4
 8005b42:	d1db      	bne.n	8005afc <_scanf_float+0x39c>
 8005b44:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8005b48:	f8cc 2000 	str.w	r2, [ip]
 8005b4c:	f8d3 8000 	ldr.w	r8, [r3]
 8005b50:	4602      	mov	r2, r0
 8005b52:	460b      	mov	r3, r1
 8005b54:	f7fa ff5a 	bl	8000a0c <__aeabi_dcmpun>
 8005b58:	b128      	cbz	r0, 8005b66 <_scanf_float+0x406>
 8005b5a:	4807      	ldr	r0, [pc, #28]	; (8005b78 <_scanf_float+0x418>)
 8005b5c:	f000 f9e2 	bl	8005f24 <nanf>
 8005b60:	f8c8 0000 	str.w	r0, [r8]
 8005b64:	e7cf      	b.n	8005b06 <_scanf_float+0x3a6>
 8005b66:	4630      	mov	r0, r6
 8005b68:	4639      	mov	r1, r7
 8005b6a:	f7fa ffad 	bl	8000ac8 <__aeabi_d2f>
 8005b6e:	e7f7      	b.n	8005b60 <_scanf_float+0x400>
 8005b70:	2500      	movs	r5, #0
 8005b72:	e638      	b.n	80057e6 <_scanf_float+0x86>
 8005b74:	08009722 	.word	0x08009722
 8005b78:	08009ab5 	.word	0x08009ab5

08005b7c <std>:
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	b510      	push	{r4, lr}
 8005b80:	4604      	mov	r4, r0
 8005b82:	e9c0 3300 	strd	r3, r3, [r0]
 8005b86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b8a:	6083      	str	r3, [r0, #8]
 8005b8c:	8181      	strh	r1, [r0, #12]
 8005b8e:	6643      	str	r3, [r0, #100]	; 0x64
 8005b90:	81c2      	strh	r2, [r0, #14]
 8005b92:	6183      	str	r3, [r0, #24]
 8005b94:	4619      	mov	r1, r3
 8005b96:	2208      	movs	r2, #8
 8005b98:	305c      	adds	r0, #92	; 0x5c
 8005b9a:	f000 f935 	bl	8005e08 <memset>
 8005b9e:	4b0d      	ldr	r3, [pc, #52]	; (8005bd4 <std+0x58>)
 8005ba0:	6224      	str	r4, [r4, #32]
 8005ba2:	6263      	str	r3, [r4, #36]	; 0x24
 8005ba4:	4b0c      	ldr	r3, [pc, #48]	; (8005bd8 <std+0x5c>)
 8005ba6:	62a3      	str	r3, [r4, #40]	; 0x28
 8005ba8:	4b0c      	ldr	r3, [pc, #48]	; (8005bdc <std+0x60>)
 8005baa:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005bac:	4b0c      	ldr	r3, [pc, #48]	; (8005be0 <std+0x64>)
 8005bae:	6323      	str	r3, [r4, #48]	; 0x30
 8005bb0:	4b0c      	ldr	r3, [pc, #48]	; (8005be4 <std+0x68>)
 8005bb2:	429c      	cmp	r4, r3
 8005bb4:	d006      	beq.n	8005bc4 <std+0x48>
 8005bb6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005bba:	4294      	cmp	r4, r2
 8005bbc:	d002      	beq.n	8005bc4 <std+0x48>
 8005bbe:	33d0      	adds	r3, #208	; 0xd0
 8005bc0:	429c      	cmp	r4, r3
 8005bc2:	d105      	bne.n	8005bd0 <std+0x54>
 8005bc4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bcc:	f000 b998 	b.w	8005f00 <__retarget_lock_init_recursive>
 8005bd0:	bd10      	pop	{r4, pc}
 8005bd2:	bf00      	nop
 8005bd4:	08005d41 	.word	0x08005d41
 8005bd8:	08005d63 	.word	0x08005d63
 8005bdc:	08005d9b 	.word	0x08005d9b
 8005be0:	08005dbf 	.word	0x08005dbf
 8005be4:	2000035c 	.word	0x2000035c

08005be8 <stdio_exit_handler>:
 8005be8:	4a02      	ldr	r2, [pc, #8]	; (8005bf4 <stdio_exit_handler+0xc>)
 8005bea:	4903      	ldr	r1, [pc, #12]	; (8005bf8 <stdio_exit_handler+0x10>)
 8005bec:	4803      	ldr	r0, [pc, #12]	; (8005bfc <stdio_exit_handler+0x14>)
 8005bee:	f000 b869 	b.w	8005cc4 <_fwalk_sglue>
 8005bf2:	bf00      	nop
 8005bf4:	2000000c 	.word	0x2000000c
 8005bf8:	08008829 	.word	0x08008829
 8005bfc:	20000018 	.word	0x20000018

08005c00 <cleanup_stdio>:
 8005c00:	6841      	ldr	r1, [r0, #4]
 8005c02:	4b0c      	ldr	r3, [pc, #48]	; (8005c34 <cleanup_stdio+0x34>)
 8005c04:	b510      	push	{r4, lr}
 8005c06:	4299      	cmp	r1, r3
 8005c08:	4604      	mov	r4, r0
 8005c0a:	d001      	beq.n	8005c10 <cleanup_stdio+0x10>
 8005c0c:	f002 fe0c 	bl	8008828 <_fflush_r>
 8005c10:	68a1      	ldr	r1, [r4, #8]
 8005c12:	4b09      	ldr	r3, [pc, #36]	; (8005c38 <cleanup_stdio+0x38>)
 8005c14:	4299      	cmp	r1, r3
 8005c16:	d002      	beq.n	8005c1e <cleanup_stdio+0x1e>
 8005c18:	4620      	mov	r0, r4
 8005c1a:	f002 fe05 	bl	8008828 <_fflush_r>
 8005c1e:	68e1      	ldr	r1, [r4, #12]
 8005c20:	4b06      	ldr	r3, [pc, #24]	; (8005c3c <cleanup_stdio+0x3c>)
 8005c22:	4299      	cmp	r1, r3
 8005c24:	d004      	beq.n	8005c30 <cleanup_stdio+0x30>
 8005c26:	4620      	mov	r0, r4
 8005c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c2c:	f002 bdfc 	b.w	8008828 <_fflush_r>
 8005c30:	bd10      	pop	{r4, pc}
 8005c32:	bf00      	nop
 8005c34:	2000035c 	.word	0x2000035c
 8005c38:	200003c4 	.word	0x200003c4
 8005c3c:	2000042c 	.word	0x2000042c

08005c40 <global_stdio_init.part.0>:
 8005c40:	b510      	push	{r4, lr}
 8005c42:	4b0b      	ldr	r3, [pc, #44]	; (8005c70 <global_stdio_init.part.0+0x30>)
 8005c44:	4c0b      	ldr	r4, [pc, #44]	; (8005c74 <global_stdio_init.part.0+0x34>)
 8005c46:	4a0c      	ldr	r2, [pc, #48]	; (8005c78 <global_stdio_init.part.0+0x38>)
 8005c48:	4620      	mov	r0, r4
 8005c4a:	601a      	str	r2, [r3, #0]
 8005c4c:	2104      	movs	r1, #4
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f7ff ff94 	bl	8005b7c <std>
 8005c54:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005c58:	2201      	movs	r2, #1
 8005c5a:	2109      	movs	r1, #9
 8005c5c:	f7ff ff8e 	bl	8005b7c <std>
 8005c60:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005c64:	2202      	movs	r2, #2
 8005c66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c6a:	2112      	movs	r1, #18
 8005c6c:	f7ff bf86 	b.w	8005b7c <std>
 8005c70:	20000494 	.word	0x20000494
 8005c74:	2000035c 	.word	0x2000035c
 8005c78:	08005be9 	.word	0x08005be9

08005c7c <__sfp_lock_acquire>:
 8005c7c:	4801      	ldr	r0, [pc, #4]	; (8005c84 <__sfp_lock_acquire+0x8>)
 8005c7e:	f000 b940 	b.w	8005f02 <__retarget_lock_acquire_recursive>
 8005c82:	bf00      	nop
 8005c84:	2000049d 	.word	0x2000049d

08005c88 <__sfp_lock_release>:
 8005c88:	4801      	ldr	r0, [pc, #4]	; (8005c90 <__sfp_lock_release+0x8>)
 8005c8a:	f000 b93b 	b.w	8005f04 <__retarget_lock_release_recursive>
 8005c8e:	bf00      	nop
 8005c90:	2000049d 	.word	0x2000049d

08005c94 <__sinit>:
 8005c94:	b510      	push	{r4, lr}
 8005c96:	4604      	mov	r4, r0
 8005c98:	f7ff fff0 	bl	8005c7c <__sfp_lock_acquire>
 8005c9c:	6a23      	ldr	r3, [r4, #32]
 8005c9e:	b11b      	cbz	r3, 8005ca8 <__sinit+0x14>
 8005ca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ca4:	f7ff bff0 	b.w	8005c88 <__sfp_lock_release>
 8005ca8:	4b04      	ldr	r3, [pc, #16]	; (8005cbc <__sinit+0x28>)
 8005caa:	6223      	str	r3, [r4, #32]
 8005cac:	4b04      	ldr	r3, [pc, #16]	; (8005cc0 <__sinit+0x2c>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d1f5      	bne.n	8005ca0 <__sinit+0xc>
 8005cb4:	f7ff ffc4 	bl	8005c40 <global_stdio_init.part.0>
 8005cb8:	e7f2      	b.n	8005ca0 <__sinit+0xc>
 8005cba:	bf00      	nop
 8005cbc:	08005c01 	.word	0x08005c01
 8005cc0:	20000494 	.word	0x20000494

08005cc4 <_fwalk_sglue>:
 8005cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cc8:	4607      	mov	r7, r0
 8005cca:	4688      	mov	r8, r1
 8005ccc:	4614      	mov	r4, r2
 8005cce:	2600      	movs	r6, #0
 8005cd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005cd4:	f1b9 0901 	subs.w	r9, r9, #1
 8005cd8:	d505      	bpl.n	8005ce6 <_fwalk_sglue+0x22>
 8005cda:	6824      	ldr	r4, [r4, #0]
 8005cdc:	2c00      	cmp	r4, #0
 8005cde:	d1f7      	bne.n	8005cd0 <_fwalk_sglue+0xc>
 8005ce0:	4630      	mov	r0, r6
 8005ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ce6:	89ab      	ldrh	r3, [r5, #12]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d907      	bls.n	8005cfc <_fwalk_sglue+0x38>
 8005cec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	d003      	beq.n	8005cfc <_fwalk_sglue+0x38>
 8005cf4:	4629      	mov	r1, r5
 8005cf6:	4638      	mov	r0, r7
 8005cf8:	47c0      	blx	r8
 8005cfa:	4306      	orrs	r6, r0
 8005cfc:	3568      	adds	r5, #104	; 0x68
 8005cfe:	e7e9      	b.n	8005cd4 <_fwalk_sglue+0x10>

08005d00 <siprintf>:
 8005d00:	b40e      	push	{r1, r2, r3}
 8005d02:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005d06:	b500      	push	{lr}
 8005d08:	b09c      	sub	sp, #112	; 0x70
 8005d0a:	ab1d      	add	r3, sp, #116	; 0x74
 8005d0c:	9002      	str	r0, [sp, #8]
 8005d0e:	9006      	str	r0, [sp, #24]
 8005d10:	9107      	str	r1, [sp, #28]
 8005d12:	9104      	str	r1, [sp, #16]
 8005d14:	4808      	ldr	r0, [pc, #32]	; (8005d38 <siprintf+0x38>)
 8005d16:	4909      	ldr	r1, [pc, #36]	; (8005d3c <siprintf+0x3c>)
 8005d18:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d1c:	9105      	str	r1, [sp, #20]
 8005d1e:	6800      	ldr	r0, [r0, #0]
 8005d20:	a902      	add	r1, sp, #8
 8005d22:	9301      	str	r3, [sp, #4]
 8005d24:	f002 fc00 	bl	8008528 <_svfiprintf_r>
 8005d28:	2200      	movs	r2, #0
 8005d2a:	9b02      	ldr	r3, [sp, #8]
 8005d2c:	701a      	strb	r2, [r3, #0]
 8005d2e:	b01c      	add	sp, #112	; 0x70
 8005d30:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d34:	b003      	add	sp, #12
 8005d36:	4770      	bx	lr
 8005d38:	20000064 	.word	0x20000064
 8005d3c:	ffff0208 	.word	0xffff0208

08005d40 <__sread>:
 8005d40:	b510      	push	{r4, lr}
 8005d42:	460c      	mov	r4, r1
 8005d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d48:	f000 f88c 	bl	8005e64 <_read_r>
 8005d4c:	2800      	cmp	r0, #0
 8005d4e:	bfab      	itete	ge
 8005d50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d52:	89a3      	ldrhlt	r3, [r4, #12]
 8005d54:	181b      	addge	r3, r3, r0
 8005d56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d5a:	bfac      	ite	ge
 8005d5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d5e:	81a3      	strhlt	r3, [r4, #12]
 8005d60:	bd10      	pop	{r4, pc}

08005d62 <__swrite>:
 8005d62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d66:	461f      	mov	r7, r3
 8005d68:	898b      	ldrh	r3, [r1, #12]
 8005d6a:	4605      	mov	r5, r0
 8005d6c:	05db      	lsls	r3, r3, #23
 8005d6e:	460c      	mov	r4, r1
 8005d70:	4616      	mov	r6, r2
 8005d72:	d505      	bpl.n	8005d80 <__swrite+0x1e>
 8005d74:	2302      	movs	r3, #2
 8005d76:	2200      	movs	r2, #0
 8005d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d7c:	f000 f860 	bl	8005e40 <_lseek_r>
 8005d80:	89a3      	ldrh	r3, [r4, #12]
 8005d82:	4632      	mov	r2, r6
 8005d84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d88:	81a3      	strh	r3, [r4, #12]
 8005d8a:	4628      	mov	r0, r5
 8005d8c:	463b      	mov	r3, r7
 8005d8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d96:	f000 b877 	b.w	8005e88 <_write_r>

08005d9a <__sseek>:
 8005d9a:	b510      	push	{r4, lr}
 8005d9c:	460c      	mov	r4, r1
 8005d9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005da2:	f000 f84d 	bl	8005e40 <_lseek_r>
 8005da6:	1c43      	adds	r3, r0, #1
 8005da8:	89a3      	ldrh	r3, [r4, #12]
 8005daa:	bf15      	itete	ne
 8005dac:	6560      	strne	r0, [r4, #84]	; 0x54
 8005dae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005db2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005db6:	81a3      	strheq	r3, [r4, #12]
 8005db8:	bf18      	it	ne
 8005dba:	81a3      	strhne	r3, [r4, #12]
 8005dbc:	bd10      	pop	{r4, pc}

08005dbe <__sclose>:
 8005dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dc2:	f000 b82d 	b.w	8005e20 <_close_r>
	...

08005dc8 <_vsiprintf_r>:
 8005dc8:	b500      	push	{lr}
 8005dca:	b09b      	sub	sp, #108	; 0x6c
 8005dcc:	9100      	str	r1, [sp, #0]
 8005dce:	9104      	str	r1, [sp, #16]
 8005dd0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005dd4:	9105      	str	r1, [sp, #20]
 8005dd6:	9102      	str	r1, [sp, #8]
 8005dd8:	4905      	ldr	r1, [pc, #20]	; (8005df0 <_vsiprintf_r+0x28>)
 8005dda:	9103      	str	r1, [sp, #12]
 8005ddc:	4669      	mov	r1, sp
 8005dde:	f002 fba3 	bl	8008528 <_svfiprintf_r>
 8005de2:	2200      	movs	r2, #0
 8005de4:	9b00      	ldr	r3, [sp, #0]
 8005de6:	701a      	strb	r2, [r3, #0]
 8005de8:	b01b      	add	sp, #108	; 0x6c
 8005dea:	f85d fb04 	ldr.w	pc, [sp], #4
 8005dee:	bf00      	nop
 8005df0:	ffff0208 	.word	0xffff0208

08005df4 <vsiprintf>:
 8005df4:	4613      	mov	r3, r2
 8005df6:	460a      	mov	r2, r1
 8005df8:	4601      	mov	r1, r0
 8005dfa:	4802      	ldr	r0, [pc, #8]	; (8005e04 <vsiprintf+0x10>)
 8005dfc:	6800      	ldr	r0, [r0, #0]
 8005dfe:	f7ff bfe3 	b.w	8005dc8 <_vsiprintf_r>
 8005e02:	bf00      	nop
 8005e04:	20000064 	.word	0x20000064

08005e08 <memset>:
 8005e08:	4603      	mov	r3, r0
 8005e0a:	4402      	add	r2, r0
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d100      	bne.n	8005e12 <memset+0xa>
 8005e10:	4770      	bx	lr
 8005e12:	f803 1b01 	strb.w	r1, [r3], #1
 8005e16:	e7f9      	b.n	8005e0c <memset+0x4>

08005e18 <_localeconv_r>:
 8005e18:	4800      	ldr	r0, [pc, #0]	; (8005e1c <_localeconv_r+0x4>)
 8005e1a:	4770      	bx	lr
 8005e1c:	20000158 	.word	0x20000158

08005e20 <_close_r>:
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	2300      	movs	r3, #0
 8005e24:	4d05      	ldr	r5, [pc, #20]	; (8005e3c <_close_r+0x1c>)
 8005e26:	4604      	mov	r4, r0
 8005e28:	4608      	mov	r0, r1
 8005e2a:	602b      	str	r3, [r5, #0]
 8005e2c:	f7fb fed4 	bl	8001bd8 <_close>
 8005e30:	1c43      	adds	r3, r0, #1
 8005e32:	d102      	bne.n	8005e3a <_close_r+0x1a>
 8005e34:	682b      	ldr	r3, [r5, #0]
 8005e36:	b103      	cbz	r3, 8005e3a <_close_r+0x1a>
 8005e38:	6023      	str	r3, [r4, #0]
 8005e3a:	bd38      	pop	{r3, r4, r5, pc}
 8005e3c:	20000498 	.word	0x20000498

08005e40 <_lseek_r>:
 8005e40:	b538      	push	{r3, r4, r5, lr}
 8005e42:	4604      	mov	r4, r0
 8005e44:	4608      	mov	r0, r1
 8005e46:	4611      	mov	r1, r2
 8005e48:	2200      	movs	r2, #0
 8005e4a:	4d05      	ldr	r5, [pc, #20]	; (8005e60 <_lseek_r+0x20>)
 8005e4c:	602a      	str	r2, [r5, #0]
 8005e4e:	461a      	mov	r2, r3
 8005e50:	f7fb fee6 	bl	8001c20 <_lseek>
 8005e54:	1c43      	adds	r3, r0, #1
 8005e56:	d102      	bne.n	8005e5e <_lseek_r+0x1e>
 8005e58:	682b      	ldr	r3, [r5, #0]
 8005e5a:	b103      	cbz	r3, 8005e5e <_lseek_r+0x1e>
 8005e5c:	6023      	str	r3, [r4, #0]
 8005e5e:	bd38      	pop	{r3, r4, r5, pc}
 8005e60:	20000498 	.word	0x20000498

08005e64 <_read_r>:
 8005e64:	b538      	push	{r3, r4, r5, lr}
 8005e66:	4604      	mov	r4, r0
 8005e68:	4608      	mov	r0, r1
 8005e6a:	4611      	mov	r1, r2
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	4d05      	ldr	r5, [pc, #20]	; (8005e84 <_read_r+0x20>)
 8005e70:	602a      	str	r2, [r5, #0]
 8005e72:	461a      	mov	r2, r3
 8005e74:	f7fb fe77 	bl	8001b66 <_read>
 8005e78:	1c43      	adds	r3, r0, #1
 8005e7a:	d102      	bne.n	8005e82 <_read_r+0x1e>
 8005e7c:	682b      	ldr	r3, [r5, #0]
 8005e7e:	b103      	cbz	r3, 8005e82 <_read_r+0x1e>
 8005e80:	6023      	str	r3, [r4, #0]
 8005e82:	bd38      	pop	{r3, r4, r5, pc}
 8005e84:	20000498 	.word	0x20000498

08005e88 <_write_r>:
 8005e88:	b538      	push	{r3, r4, r5, lr}
 8005e8a:	4604      	mov	r4, r0
 8005e8c:	4608      	mov	r0, r1
 8005e8e:	4611      	mov	r1, r2
 8005e90:	2200      	movs	r2, #0
 8005e92:	4d05      	ldr	r5, [pc, #20]	; (8005ea8 <_write_r+0x20>)
 8005e94:	602a      	str	r2, [r5, #0]
 8005e96:	461a      	mov	r2, r3
 8005e98:	f7fb fe82 	bl	8001ba0 <_write>
 8005e9c:	1c43      	adds	r3, r0, #1
 8005e9e:	d102      	bne.n	8005ea6 <_write_r+0x1e>
 8005ea0:	682b      	ldr	r3, [r5, #0]
 8005ea2:	b103      	cbz	r3, 8005ea6 <_write_r+0x1e>
 8005ea4:	6023      	str	r3, [r4, #0]
 8005ea6:	bd38      	pop	{r3, r4, r5, pc}
 8005ea8:	20000498 	.word	0x20000498

08005eac <__errno>:
 8005eac:	4b01      	ldr	r3, [pc, #4]	; (8005eb4 <__errno+0x8>)
 8005eae:	6818      	ldr	r0, [r3, #0]
 8005eb0:	4770      	bx	lr
 8005eb2:	bf00      	nop
 8005eb4:	20000064 	.word	0x20000064

08005eb8 <__libc_init_array>:
 8005eb8:	b570      	push	{r4, r5, r6, lr}
 8005eba:	2600      	movs	r6, #0
 8005ebc:	4d0c      	ldr	r5, [pc, #48]	; (8005ef0 <__libc_init_array+0x38>)
 8005ebe:	4c0d      	ldr	r4, [pc, #52]	; (8005ef4 <__libc_init_array+0x3c>)
 8005ec0:	1b64      	subs	r4, r4, r5
 8005ec2:	10a4      	asrs	r4, r4, #2
 8005ec4:	42a6      	cmp	r6, r4
 8005ec6:	d109      	bne.n	8005edc <__libc_init_array+0x24>
 8005ec8:	f003 fbc0 	bl	800964c <_init>
 8005ecc:	2600      	movs	r6, #0
 8005ece:	4d0a      	ldr	r5, [pc, #40]	; (8005ef8 <__libc_init_array+0x40>)
 8005ed0:	4c0a      	ldr	r4, [pc, #40]	; (8005efc <__libc_init_array+0x44>)
 8005ed2:	1b64      	subs	r4, r4, r5
 8005ed4:	10a4      	asrs	r4, r4, #2
 8005ed6:	42a6      	cmp	r6, r4
 8005ed8:	d105      	bne.n	8005ee6 <__libc_init_array+0x2e>
 8005eda:	bd70      	pop	{r4, r5, r6, pc}
 8005edc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ee0:	4798      	blx	r3
 8005ee2:	3601      	adds	r6, #1
 8005ee4:	e7ee      	b.n	8005ec4 <__libc_init_array+0xc>
 8005ee6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eea:	4798      	blx	r3
 8005eec:	3601      	adds	r6, #1
 8005eee:	e7f2      	b.n	8005ed6 <__libc_init_array+0x1e>
 8005ef0:	08009b18 	.word	0x08009b18
 8005ef4:	08009b18 	.word	0x08009b18
 8005ef8:	08009b18 	.word	0x08009b18
 8005efc:	08009b1c 	.word	0x08009b1c

08005f00 <__retarget_lock_init_recursive>:
 8005f00:	4770      	bx	lr

08005f02 <__retarget_lock_acquire_recursive>:
 8005f02:	4770      	bx	lr

08005f04 <__retarget_lock_release_recursive>:
 8005f04:	4770      	bx	lr

08005f06 <memchr>:
 8005f06:	4603      	mov	r3, r0
 8005f08:	b510      	push	{r4, lr}
 8005f0a:	b2c9      	uxtb	r1, r1
 8005f0c:	4402      	add	r2, r0
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	4618      	mov	r0, r3
 8005f12:	d101      	bne.n	8005f18 <memchr+0x12>
 8005f14:	2000      	movs	r0, #0
 8005f16:	e003      	b.n	8005f20 <memchr+0x1a>
 8005f18:	7804      	ldrb	r4, [r0, #0]
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	428c      	cmp	r4, r1
 8005f1e:	d1f6      	bne.n	8005f0e <memchr+0x8>
 8005f20:	bd10      	pop	{r4, pc}
	...

08005f24 <nanf>:
 8005f24:	4800      	ldr	r0, [pc, #0]	; (8005f28 <nanf+0x4>)
 8005f26:	4770      	bx	lr
 8005f28:	7fc00000 	.word	0x7fc00000

08005f2c <quorem>:
 8005f2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f30:	6903      	ldr	r3, [r0, #16]
 8005f32:	690c      	ldr	r4, [r1, #16]
 8005f34:	4607      	mov	r7, r0
 8005f36:	42a3      	cmp	r3, r4
 8005f38:	db7f      	blt.n	800603a <quorem+0x10e>
 8005f3a:	3c01      	subs	r4, #1
 8005f3c:	f100 0514 	add.w	r5, r0, #20
 8005f40:	f101 0814 	add.w	r8, r1, #20
 8005f44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f48:	9301      	str	r3, [sp, #4]
 8005f4a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f52:	3301      	adds	r3, #1
 8005f54:	429a      	cmp	r2, r3
 8005f56:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f5a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005f5e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f62:	d331      	bcc.n	8005fc8 <quorem+0x9c>
 8005f64:	f04f 0e00 	mov.w	lr, #0
 8005f68:	4640      	mov	r0, r8
 8005f6a:	46ac      	mov	ip, r5
 8005f6c:	46f2      	mov	sl, lr
 8005f6e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005f72:	b293      	uxth	r3, r2
 8005f74:	fb06 e303 	mla	r3, r6, r3, lr
 8005f78:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f7c:	0c1a      	lsrs	r2, r3, #16
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	fb06 220e 	mla	r2, r6, lr, r2
 8005f84:	ebaa 0303 	sub.w	r3, sl, r3
 8005f88:	f8dc a000 	ldr.w	sl, [ip]
 8005f8c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f90:	fa1f fa8a 	uxth.w	sl, sl
 8005f94:	4453      	add	r3, sl
 8005f96:	f8dc a000 	ldr.w	sl, [ip]
 8005f9a:	b292      	uxth	r2, r2
 8005f9c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005fa0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005faa:	4581      	cmp	r9, r0
 8005fac:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005fb0:	f84c 3b04 	str.w	r3, [ip], #4
 8005fb4:	d2db      	bcs.n	8005f6e <quorem+0x42>
 8005fb6:	f855 300b 	ldr.w	r3, [r5, fp]
 8005fba:	b92b      	cbnz	r3, 8005fc8 <quorem+0x9c>
 8005fbc:	9b01      	ldr	r3, [sp, #4]
 8005fbe:	3b04      	subs	r3, #4
 8005fc0:	429d      	cmp	r5, r3
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	d32d      	bcc.n	8006022 <quorem+0xf6>
 8005fc6:	613c      	str	r4, [r7, #16]
 8005fc8:	4638      	mov	r0, r7
 8005fca:	f001 f9dd 	bl	8007388 <__mcmp>
 8005fce:	2800      	cmp	r0, #0
 8005fd0:	db23      	blt.n	800601a <quorem+0xee>
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	2000      	movs	r0, #0
 8005fd6:	3601      	adds	r6, #1
 8005fd8:	f858 2b04 	ldr.w	r2, [r8], #4
 8005fdc:	f8d1 c000 	ldr.w	ip, [r1]
 8005fe0:	b293      	uxth	r3, r2
 8005fe2:	1ac3      	subs	r3, r0, r3
 8005fe4:	0c12      	lsrs	r2, r2, #16
 8005fe6:	fa1f f08c 	uxth.w	r0, ip
 8005fea:	4403      	add	r3, r0
 8005fec:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005ff0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ffa:	45c1      	cmp	r9, r8
 8005ffc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006000:	f841 3b04 	str.w	r3, [r1], #4
 8006004:	d2e8      	bcs.n	8005fd8 <quorem+0xac>
 8006006:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800600a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800600e:	b922      	cbnz	r2, 800601a <quorem+0xee>
 8006010:	3b04      	subs	r3, #4
 8006012:	429d      	cmp	r5, r3
 8006014:	461a      	mov	r2, r3
 8006016:	d30a      	bcc.n	800602e <quorem+0x102>
 8006018:	613c      	str	r4, [r7, #16]
 800601a:	4630      	mov	r0, r6
 800601c:	b003      	add	sp, #12
 800601e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006022:	6812      	ldr	r2, [r2, #0]
 8006024:	3b04      	subs	r3, #4
 8006026:	2a00      	cmp	r2, #0
 8006028:	d1cd      	bne.n	8005fc6 <quorem+0x9a>
 800602a:	3c01      	subs	r4, #1
 800602c:	e7c8      	b.n	8005fc0 <quorem+0x94>
 800602e:	6812      	ldr	r2, [r2, #0]
 8006030:	3b04      	subs	r3, #4
 8006032:	2a00      	cmp	r2, #0
 8006034:	d1f0      	bne.n	8006018 <quorem+0xec>
 8006036:	3c01      	subs	r4, #1
 8006038:	e7eb      	b.n	8006012 <quorem+0xe6>
 800603a:	2000      	movs	r0, #0
 800603c:	e7ee      	b.n	800601c <quorem+0xf0>
	...

08006040 <_dtoa_r>:
 8006040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006044:	4616      	mov	r6, r2
 8006046:	461f      	mov	r7, r3
 8006048:	69c4      	ldr	r4, [r0, #28]
 800604a:	b099      	sub	sp, #100	; 0x64
 800604c:	4605      	mov	r5, r0
 800604e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006052:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006056:	b974      	cbnz	r4, 8006076 <_dtoa_r+0x36>
 8006058:	2010      	movs	r0, #16
 800605a:	f000 fe1d 	bl	8006c98 <malloc>
 800605e:	4602      	mov	r2, r0
 8006060:	61e8      	str	r0, [r5, #28]
 8006062:	b920      	cbnz	r0, 800606e <_dtoa_r+0x2e>
 8006064:	21ef      	movs	r1, #239	; 0xef
 8006066:	4bac      	ldr	r3, [pc, #688]	; (8006318 <_dtoa_r+0x2d8>)
 8006068:	48ac      	ldr	r0, [pc, #688]	; (800631c <_dtoa_r+0x2dc>)
 800606a:	f002 fc55 	bl	8008918 <__assert_func>
 800606e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006072:	6004      	str	r4, [r0, #0]
 8006074:	60c4      	str	r4, [r0, #12]
 8006076:	69eb      	ldr	r3, [r5, #28]
 8006078:	6819      	ldr	r1, [r3, #0]
 800607a:	b151      	cbz	r1, 8006092 <_dtoa_r+0x52>
 800607c:	685a      	ldr	r2, [r3, #4]
 800607e:	2301      	movs	r3, #1
 8006080:	4093      	lsls	r3, r2
 8006082:	604a      	str	r2, [r1, #4]
 8006084:	608b      	str	r3, [r1, #8]
 8006086:	4628      	mov	r0, r5
 8006088:	f000 fefa 	bl	8006e80 <_Bfree>
 800608c:	2200      	movs	r2, #0
 800608e:	69eb      	ldr	r3, [r5, #28]
 8006090:	601a      	str	r2, [r3, #0]
 8006092:	1e3b      	subs	r3, r7, #0
 8006094:	bfaf      	iteee	ge
 8006096:	2300      	movge	r3, #0
 8006098:	2201      	movlt	r2, #1
 800609a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800609e:	9305      	strlt	r3, [sp, #20]
 80060a0:	bfa8      	it	ge
 80060a2:	f8c8 3000 	strge.w	r3, [r8]
 80060a6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80060aa:	4b9d      	ldr	r3, [pc, #628]	; (8006320 <_dtoa_r+0x2e0>)
 80060ac:	bfb8      	it	lt
 80060ae:	f8c8 2000 	strlt.w	r2, [r8]
 80060b2:	ea33 0309 	bics.w	r3, r3, r9
 80060b6:	d119      	bne.n	80060ec <_dtoa_r+0xac>
 80060b8:	f242 730f 	movw	r3, #9999	; 0x270f
 80060bc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80060be:	6013      	str	r3, [r2, #0]
 80060c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80060c4:	4333      	orrs	r3, r6
 80060c6:	f000 8589 	beq.w	8006bdc <_dtoa_r+0xb9c>
 80060ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80060cc:	b953      	cbnz	r3, 80060e4 <_dtoa_r+0xa4>
 80060ce:	4b95      	ldr	r3, [pc, #596]	; (8006324 <_dtoa_r+0x2e4>)
 80060d0:	e023      	b.n	800611a <_dtoa_r+0xda>
 80060d2:	4b95      	ldr	r3, [pc, #596]	; (8006328 <_dtoa_r+0x2e8>)
 80060d4:	9303      	str	r3, [sp, #12]
 80060d6:	3308      	adds	r3, #8
 80060d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80060da:	6013      	str	r3, [r2, #0]
 80060dc:	9803      	ldr	r0, [sp, #12]
 80060de:	b019      	add	sp, #100	; 0x64
 80060e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060e4:	4b8f      	ldr	r3, [pc, #572]	; (8006324 <_dtoa_r+0x2e4>)
 80060e6:	9303      	str	r3, [sp, #12]
 80060e8:	3303      	adds	r3, #3
 80060ea:	e7f5      	b.n	80060d8 <_dtoa_r+0x98>
 80060ec:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80060f0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80060f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80060f8:	2200      	movs	r2, #0
 80060fa:	2300      	movs	r3, #0
 80060fc:	f7fa fc54 	bl	80009a8 <__aeabi_dcmpeq>
 8006100:	4680      	mov	r8, r0
 8006102:	b160      	cbz	r0, 800611e <_dtoa_r+0xde>
 8006104:	2301      	movs	r3, #1
 8006106:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006108:	6013      	str	r3, [r2, #0]
 800610a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800610c:	2b00      	cmp	r3, #0
 800610e:	f000 8562 	beq.w	8006bd6 <_dtoa_r+0xb96>
 8006112:	4b86      	ldr	r3, [pc, #536]	; (800632c <_dtoa_r+0x2ec>)
 8006114:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006116:	6013      	str	r3, [r2, #0]
 8006118:	3b01      	subs	r3, #1
 800611a:	9303      	str	r3, [sp, #12]
 800611c:	e7de      	b.n	80060dc <_dtoa_r+0x9c>
 800611e:	ab16      	add	r3, sp, #88	; 0x58
 8006120:	9301      	str	r3, [sp, #4]
 8006122:	ab17      	add	r3, sp, #92	; 0x5c
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	4628      	mov	r0, r5
 8006128:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800612c:	f001 fa3c 	bl	80075a8 <__d2b>
 8006130:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006134:	4682      	mov	sl, r0
 8006136:	2c00      	cmp	r4, #0
 8006138:	d07e      	beq.n	8006238 <_dtoa_r+0x1f8>
 800613a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800613e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006140:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006144:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006148:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800614c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006150:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006154:	4619      	mov	r1, r3
 8006156:	2200      	movs	r2, #0
 8006158:	4b75      	ldr	r3, [pc, #468]	; (8006330 <_dtoa_r+0x2f0>)
 800615a:	f7fa f805 	bl	8000168 <__aeabi_dsub>
 800615e:	a368      	add	r3, pc, #416	; (adr r3, 8006300 <_dtoa_r+0x2c0>)
 8006160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006164:	f7fa f9b8 	bl	80004d8 <__aeabi_dmul>
 8006168:	a367      	add	r3, pc, #412	; (adr r3, 8006308 <_dtoa_r+0x2c8>)
 800616a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616e:	f7f9 fffd 	bl	800016c <__adddf3>
 8006172:	4606      	mov	r6, r0
 8006174:	4620      	mov	r0, r4
 8006176:	460f      	mov	r7, r1
 8006178:	f7fa f944 	bl	8000404 <__aeabi_i2d>
 800617c:	a364      	add	r3, pc, #400	; (adr r3, 8006310 <_dtoa_r+0x2d0>)
 800617e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006182:	f7fa f9a9 	bl	80004d8 <__aeabi_dmul>
 8006186:	4602      	mov	r2, r0
 8006188:	460b      	mov	r3, r1
 800618a:	4630      	mov	r0, r6
 800618c:	4639      	mov	r1, r7
 800618e:	f7f9 ffed 	bl	800016c <__adddf3>
 8006192:	4606      	mov	r6, r0
 8006194:	460f      	mov	r7, r1
 8006196:	f7fa fc4f 	bl	8000a38 <__aeabi_d2iz>
 800619a:	2200      	movs	r2, #0
 800619c:	4683      	mov	fp, r0
 800619e:	2300      	movs	r3, #0
 80061a0:	4630      	mov	r0, r6
 80061a2:	4639      	mov	r1, r7
 80061a4:	f7fa fc0a 	bl	80009bc <__aeabi_dcmplt>
 80061a8:	b148      	cbz	r0, 80061be <_dtoa_r+0x17e>
 80061aa:	4658      	mov	r0, fp
 80061ac:	f7fa f92a 	bl	8000404 <__aeabi_i2d>
 80061b0:	4632      	mov	r2, r6
 80061b2:	463b      	mov	r3, r7
 80061b4:	f7fa fbf8 	bl	80009a8 <__aeabi_dcmpeq>
 80061b8:	b908      	cbnz	r0, 80061be <_dtoa_r+0x17e>
 80061ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 80061be:	f1bb 0f16 	cmp.w	fp, #22
 80061c2:	d857      	bhi.n	8006274 <_dtoa_r+0x234>
 80061c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80061c8:	4b5a      	ldr	r3, [pc, #360]	; (8006334 <_dtoa_r+0x2f4>)
 80061ca:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80061ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d2:	f7fa fbf3 	bl	80009bc <__aeabi_dcmplt>
 80061d6:	2800      	cmp	r0, #0
 80061d8:	d04e      	beq.n	8006278 <_dtoa_r+0x238>
 80061da:	2300      	movs	r3, #0
 80061dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80061e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80061e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80061e4:	1b1b      	subs	r3, r3, r4
 80061e6:	1e5a      	subs	r2, r3, #1
 80061e8:	bf46      	itte	mi
 80061ea:	f1c3 0901 	rsbmi	r9, r3, #1
 80061ee:	2300      	movmi	r3, #0
 80061f0:	f04f 0900 	movpl.w	r9, #0
 80061f4:	9209      	str	r2, [sp, #36]	; 0x24
 80061f6:	bf48      	it	mi
 80061f8:	9309      	strmi	r3, [sp, #36]	; 0x24
 80061fa:	f1bb 0f00 	cmp.w	fp, #0
 80061fe:	db3d      	blt.n	800627c <_dtoa_r+0x23c>
 8006200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006202:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8006206:	445b      	add	r3, fp
 8006208:	9309      	str	r3, [sp, #36]	; 0x24
 800620a:	2300      	movs	r3, #0
 800620c:	930a      	str	r3, [sp, #40]	; 0x28
 800620e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006210:	2b09      	cmp	r3, #9
 8006212:	d867      	bhi.n	80062e4 <_dtoa_r+0x2a4>
 8006214:	2b05      	cmp	r3, #5
 8006216:	bfc4      	itt	gt
 8006218:	3b04      	subgt	r3, #4
 800621a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800621c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800621e:	bfc8      	it	gt
 8006220:	2400      	movgt	r4, #0
 8006222:	f1a3 0302 	sub.w	r3, r3, #2
 8006226:	bfd8      	it	le
 8006228:	2401      	movle	r4, #1
 800622a:	2b03      	cmp	r3, #3
 800622c:	f200 8086 	bhi.w	800633c <_dtoa_r+0x2fc>
 8006230:	e8df f003 	tbb	[pc, r3]
 8006234:	5637392c 	.word	0x5637392c
 8006238:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800623c:	441c      	add	r4, r3
 800623e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006242:	2b20      	cmp	r3, #32
 8006244:	bfc1      	itttt	gt
 8006246:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800624a:	fa09 f903 	lslgt.w	r9, r9, r3
 800624e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8006252:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006256:	bfd6      	itet	le
 8006258:	f1c3 0320 	rsble	r3, r3, #32
 800625c:	ea49 0003 	orrgt.w	r0, r9, r3
 8006260:	fa06 f003 	lslle.w	r0, r6, r3
 8006264:	f7fa f8be 	bl	80003e4 <__aeabi_ui2d>
 8006268:	2201      	movs	r2, #1
 800626a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800626e:	3c01      	subs	r4, #1
 8006270:	9213      	str	r2, [sp, #76]	; 0x4c
 8006272:	e76f      	b.n	8006154 <_dtoa_r+0x114>
 8006274:	2301      	movs	r3, #1
 8006276:	e7b3      	b.n	80061e0 <_dtoa_r+0x1a0>
 8006278:	900f      	str	r0, [sp, #60]	; 0x3c
 800627a:	e7b2      	b.n	80061e2 <_dtoa_r+0x1a2>
 800627c:	f1cb 0300 	rsb	r3, fp, #0
 8006280:	930a      	str	r3, [sp, #40]	; 0x28
 8006282:	2300      	movs	r3, #0
 8006284:	eba9 090b 	sub.w	r9, r9, fp
 8006288:	930e      	str	r3, [sp, #56]	; 0x38
 800628a:	e7c0      	b.n	800620e <_dtoa_r+0x1ce>
 800628c:	2300      	movs	r3, #0
 800628e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006290:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006292:	2b00      	cmp	r3, #0
 8006294:	dc55      	bgt.n	8006342 <_dtoa_r+0x302>
 8006296:	2301      	movs	r3, #1
 8006298:	461a      	mov	r2, r3
 800629a:	9306      	str	r3, [sp, #24]
 800629c:	9308      	str	r3, [sp, #32]
 800629e:	9223      	str	r2, [sp, #140]	; 0x8c
 80062a0:	e00b      	b.n	80062ba <_dtoa_r+0x27a>
 80062a2:	2301      	movs	r3, #1
 80062a4:	e7f3      	b.n	800628e <_dtoa_r+0x24e>
 80062a6:	2300      	movs	r3, #0
 80062a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80062aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80062ac:	445b      	add	r3, fp
 80062ae:	9306      	str	r3, [sp, #24]
 80062b0:	3301      	adds	r3, #1
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	9308      	str	r3, [sp, #32]
 80062b6:	bfb8      	it	lt
 80062b8:	2301      	movlt	r3, #1
 80062ba:	2100      	movs	r1, #0
 80062bc:	2204      	movs	r2, #4
 80062be:	69e8      	ldr	r0, [r5, #28]
 80062c0:	f102 0614 	add.w	r6, r2, #20
 80062c4:	429e      	cmp	r6, r3
 80062c6:	d940      	bls.n	800634a <_dtoa_r+0x30a>
 80062c8:	6041      	str	r1, [r0, #4]
 80062ca:	4628      	mov	r0, r5
 80062cc:	f000 fd98 	bl	8006e00 <_Balloc>
 80062d0:	9003      	str	r0, [sp, #12]
 80062d2:	2800      	cmp	r0, #0
 80062d4:	d13c      	bne.n	8006350 <_dtoa_r+0x310>
 80062d6:	4602      	mov	r2, r0
 80062d8:	f240 11af 	movw	r1, #431	; 0x1af
 80062dc:	4b16      	ldr	r3, [pc, #88]	; (8006338 <_dtoa_r+0x2f8>)
 80062de:	e6c3      	b.n	8006068 <_dtoa_r+0x28>
 80062e0:	2301      	movs	r3, #1
 80062e2:	e7e1      	b.n	80062a8 <_dtoa_r+0x268>
 80062e4:	2401      	movs	r4, #1
 80062e6:	2300      	movs	r3, #0
 80062e8:	940b      	str	r4, [sp, #44]	; 0x2c
 80062ea:	9322      	str	r3, [sp, #136]	; 0x88
 80062ec:	f04f 33ff 	mov.w	r3, #4294967295
 80062f0:	2200      	movs	r2, #0
 80062f2:	9306      	str	r3, [sp, #24]
 80062f4:	9308      	str	r3, [sp, #32]
 80062f6:	2312      	movs	r3, #18
 80062f8:	e7d1      	b.n	800629e <_dtoa_r+0x25e>
 80062fa:	bf00      	nop
 80062fc:	f3af 8000 	nop.w
 8006300:	636f4361 	.word	0x636f4361
 8006304:	3fd287a7 	.word	0x3fd287a7
 8006308:	8b60c8b3 	.word	0x8b60c8b3
 800630c:	3fc68a28 	.word	0x3fc68a28
 8006310:	509f79fb 	.word	0x509f79fb
 8006314:	3fd34413 	.word	0x3fd34413
 8006318:	08009734 	.word	0x08009734
 800631c:	0800974b 	.word	0x0800974b
 8006320:	7ff00000 	.word	0x7ff00000
 8006324:	08009730 	.word	0x08009730
 8006328:	08009727 	.word	0x08009727
 800632c:	080096ff 	.word	0x080096ff
 8006330:	3ff80000 	.word	0x3ff80000
 8006334:	08009838 	.word	0x08009838
 8006338:	080097a3 	.word	0x080097a3
 800633c:	2301      	movs	r3, #1
 800633e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006340:	e7d4      	b.n	80062ec <_dtoa_r+0x2ac>
 8006342:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006344:	9306      	str	r3, [sp, #24]
 8006346:	9308      	str	r3, [sp, #32]
 8006348:	e7b7      	b.n	80062ba <_dtoa_r+0x27a>
 800634a:	3101      	adds	r1, #1
 800634c:	0052      	lsls	r2, r2, #1
 800634e:	e7b7      	b.n	80062c0 <_dtoa_r+0x280>
 8006350:	69eb      	ldr	r3, [r5, #28]
 8006352:	9a03      	ldr	r2, [sp, #12]
 8006354:	601a      	str	r2, [r3, #0]
 8006356:	9b08      	ldr	r3, [sp, #32]
 8006358:	2b0e      	cmp	r3, #14
 800635a:	f200 80a8 	bhi.w	80064ae <_dtoa_r+0x46e>
 800635e:	2c00      	cmp	r4, #0
 8006360:	f000 80a5 	beq.w	80064ae <_dtoa_r+0x46e>
 8006364:	f1bb 0f00 	cmp.w	fp, #0
 8006368:	dd34      	ble.n	80063d4 <_dtoa_r+0x394>
 800636a:	4b9a      	ldr	r3, [pc, #616]	; (80065d4 <_dtoa_r+0x594>)
 800636c:	f00b 020f 	and.w	r2, fp, #15
 8006370:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006374:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006378:	e9d3 3400 	ldrd	r3, r4, [r3]
 800637c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006380:	ea4f 142b 	mov.w	r4, fp, asr #4
 8006384:	d016      	beq.n	80063b4 <_dtoa_r+0x374>
 8006386:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800638a:	4b93      	ldr	r3, [pc, #588]	; (80065d8 <_dtoa_r+0x598>)
 800638c:	2703      	movs	r7, #3
 800638e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006392:	f7fa f9cb 	bl	800072c <__aeabi_ddiv>
 8006396:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800639a:	f004 040f 	and.w	r4, r4, #15
 800639e:	4e8e      	ldr	r6, [pc, #568]	; (80065d8 <_dtoa_r+0x598>)
 80063a0:	b954      	cbnz	r4, 80063b8 <_dtoa_r+0x378>
 80063a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80063a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063aa:	f7fa f9bf 	bl	800072c <__aeabi_ddiv>
 80063ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063b2:	e029      	b.n	8006408 <_dtoa_r+0x3c8>
 80063b4:	2702      	movs	r7, #2
 80063b6:	e7f2      	b.n	800639e <_dtoa_r+0x35e>
 80063b8:	07e1      	lsls	r1, r4, #31
 80063ba:	d508      	bpl.n	80063ce <_dtoa_r+0x38e>
 80063bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80063c0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80063c4:	f7fa f888 	bl	80004d8 <__aeabi_dmul>
 80063c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80063cc:	3701      	adds	r7, #1
 80063ce:	1064      	asrs	r4, r4, #1
 80063d0:	3608      	adds	r6, #8
 80063d2:	e7e5      	b.n	80063a0 <_dtoa_r+0x360>
 80063d4:	f000 80a5 	beq.w	8006522 <_dtoa_r+0x4e2>
 80063d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80063dc:	f1cb 0400 	rsb	r4, fp, #0
 80063e0:	4b7c      	ldr	r3, [pc, #496]	; (80065d4 <_dtoa_r+0x594>)
 80063e2:	f004 020f 	and.w	r2, r4, #15
 80063e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ee:	f7fa f873 	bl	80004d8 <__aeabi_dmul>
 80063f2:	2702      	movs	r7, #2
 80063f4:	2300      	movs	r3, #0
 80063f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063fa:	4e77      	ldr	r6, [pc, #476]	; (80065d8 <_dtoa_r+0x598>)
 80063fc:	1124      	asrs	r4, r4, #4
 80063fe:	2c00      	cmp	r4, #0
 8006400:	f040 8084 	bne.w	800650c <_dtoa_r+0x4cc>
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1d2      	bne.n	80063ae <_dtoa_r+0x36e>
 8006408:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800640c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006410:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006412:	2b00      	cmp	r3, #0
 8006414:	f000 8087 	beq.w	8006526 <_dtoa_r+0x4e6>
 8006418:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800641c:	2200      	movs	r2, #0
 800641e:	4b6f      	ldr	r3, [pc, #444]	; (80065dc <_dtoa_r+0x59c>)
 8006420:	f7fa facc 	bl	80009bc <__aeabi_dcmplt>
 8006424:	2800      	cmp	r0, #0
 8006426:	d07e      	beq.n	8006526 <_dtoa_r+0x4e6>
 8006428:	9b08      	ldr	r3, [sp, #32]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d07b      	beq.n	8006526 <_dtoa_r+0x4e6>
 800642e:	9b06      	ldr	r3, [sp, #24]
 8006430:	2b00      	cmp	r3, #0
 8006432:	dd38      	ble.n	80064a6 <_dtoa_r+0x466>
 8006434:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006438:	2200      	movs	r2, #0
 800643a:	4b69      	ldr	r3, [pc, #420]	; (80065e0 <_dtoa_r+0x5a0>)
 800643c:	f7fa f84c 	bl	80004d8 <__aeabi_dmul>
 8006440:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006444:	9c06      	ldr	r4, [sp, #24]
 8006446:	f10b 38ff 	add.w	r8, fp, #4294967295
 800644a:	3701      	adds	r7, #1
 800644c:	4638      	mov	r0, r7
 800644e:	f7f9 ffd9 	bl	8000404 <__aeabi_i2d>
 8006452:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006456:	f7fa f83f 	bl	80004d8 <__aeabi_dmul>
 800645a:	2200      	movs	r2, #0
 800645c:	4b61      	ldr	r3, [pc, #388]	; (80065e4 <_dtoa_r+0x5a4>)
 800645e:	f7f9 fe85 	bl	800016c <__adddf3>
 8006462:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006466:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800646a:	9611      	str	r6, [sp, #68]	; 0x44
 800646c:	2c00      	cmp	r4, #0
 800646e:	d15d      	bne.n	800652c <_dtoa_r+0x4ec>
 8006470:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006474:	2200      	movs	r2, #0
 8006476:	4b5c      	ldr	r3, [pc, #368]	; (80065e8 <_dtoa_r+0x5a8>)
 8006478:	f7f9 fe76 	bl	8000168 <__aeabi_dsub>
 800647c:	4602      	mov	r2, r0
 800647e:	460b      	mov	r3, r1
 8006480:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006484:	4633      	mov	r3, r6
 8006486:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006488:	f7fa fab6 	bl	80009f8 <__aeabi_dcmpgt>
 800648c:	2800      	cmp	r0, #0
 800648e:	f040 8295 	bne.w	80069bc <_dtoa_r+0x97c>
 8006492:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006496:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006498:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800649c:	f7fa fa8e 	bl	80009bc <__aeabi_dcmplt>
 80064a0:	2800      	cmp	r0, #0
 80064a2:	f040 8289 	bne.w	80069b8 <_dtoa_r+0x978>
 80064a6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80064aa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80064ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	f2c0 8151 	blt.w	8006758 <_dtoa_r+0x718>
 80064b6:	f1bb 0f0e 	cmp.w	fp, #14
 80064ba:	f300 814d 	bgt.w	8006758 <_dtoa_r+0x718>
 80064be:	4b45      	ldr	r3, [pc, #276]	; (80065d4 <_dtoa_r+0x594>)
 80064c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80064c4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80064c8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80064cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	f280 80da 	bge.w	8006688 <_dtoa_r+0x648>
 80064d4:	9b08      	ldr	r3, [sp, #32]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	f300 80d6 	bgt.w	8006688 <_dtoa_r+0x648>
 80064dc:	f040 826b 	bne.w	80069b6 <_dtoa_r+0x976>
 80064e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064e4:	2200      	movs	r2, #0
 80064e6:	4b40      	ldr	r3, [pc, #256]	; (80065e8 <_dtoa_r+0x5a8>)
 80064e8:	f7f9 fff6 	bl	80004d8 <__aeabi_dmul>
 80064ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064f0:	f7fa fa78 	bl	80009e4 <__aeabi_dcmpge>
 80064f4:	9c08      	ldr	r4, [sp, #32]
 80064f6:	4626      	mov	r6, r4
 80064f8:	2800      	cmp	r0, #0
 80064fa:	f040 8241 	bne.w	8006980 <_dtoa_r+0x940>
 80064fe:	2331      	movs	r3, #49	; 0x31
 8006500:	9f03      	ldr	r7, [sp, #12]
 8006502:	f10b 0b01 	add.w	fp, fp, #1
 8006506:	f807 3b01 	strb.w	r3, [r7], #1
 800650a:	e23d      	b.n	8006988 <_dtoa_r+0x948>
 800650c:	07e2      	lsls	r2, r4, #31
 800650e:	d505      	bpl.n	800651c <_dtoa_r+0x4dc>
 8006510:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006514:	f7f9 ffe0 	bl	80004d8 <__aeabi_dmul>
 8006518:	2301      	movs	r3, #1
 800651a:	3701      	adds	r7, #1
 800651c:	1064      	asrs	r4, r4, #1
 800651e:	3608      	adds	r6, #8
 8006520:	e76d      	b.n	80063fe <_dtoa_r+0x3be>
 8006522:	2702      	movs	r7, #2
 8006524:	e770      	b.n	8006408 <_dtoa_r+0x3c8>
 8006526:	46d8      	mov	r8, fp
 8006528:	9c08      	ldr	r4, [sp, #32]
 800652a:	e78f      	b.n	800644c <_dtoa_r+0x40c>
 800652c:	9903      	ldr	r1, [sp, #12]
 800652e:	4b29      	ldr	r3, [pc, #164]	; (80065d4 <_dtoa_r+0x594>)
 8006530:	4421      	add	r1, r4
 8006532:	9112      	str	r1, [sp, #72]	; 0x48
 8006534:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006536:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800653a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800653e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006542:	2900      	cmp	r1, #0
 8006544:	d054      	beq.n	80065f0 <_dtoa_r+0x5b0>
 8006546:	2000      	movs	r0, #0
 8006548:	4928      	ldr	r1, [pc, #160]	; (80065ec <_dtoa_r+0x5ac>)
 800654a:	f7fa f8ef 	bl	800072c <__aeabi_ddiv>
 800654e:	463b      	mov	r3, r7
 8006550:	4632      	mov	r2, r6
 8006552:	f7f9 fe09 	bl	8000168 <__aeabi_dsub>
 8006556:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800655a:	9f03      	ldr	r7, [sp, #12]
 800655c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006560:	f7fa fa6a 	bl	8000a38 <__aeabi_d2iz>
 8006564:	4604      	mov	r4, r0
 8006566:	f7f9 ff4d 	bl	8000404 <__aeabi_i2d>
 800656a:	4602      	mov	r2, r0
 800656c:	460b      	mov	r3, r1
 800656e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006572:	f7f9 fdf9 	bl	8000168 <__aeabi_dsub>
 8006576:	4602      	mov	r2, r0
 8006578:	460b      	mov	r3, r1
 800657a:	3430      	adds	r4, #48	; 0x30
 800657c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006580:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006584:	f807 4b01 	strb.w	r4, [r7], #1
 8006588:	f7fa fa18 	bl	80009bc <__aeabi_dcmplt>
 800658c:	2800      	cmp	r0, #0
 800658e:	d173      	bne.n	8006678 <_dtoa_r+0x638>
 8006590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006594:	2000      	movs	r0, #0
 8006596:	4911      	ldr	r1, [pc, #68]	; (80065dc <_dtoa_r+0x59c>)
 8006598:	f7f9 fde6 	bl	8000168 <__aeabi_dsub>
 800659c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80065a0:	f7fa fa0c 	bl	80009bc <__aeabi_dcmplt>
 80065a4:	2800      	cmp	r0, #0
 80065a6:	f040 80b6 	bne.w	8006716 <_dtoa_r+0x6d6>
 80065aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065ac:	429f      	cmp	r7, r3
 80065ae:	f43f af7a 	beq.w	80064a6 <_dtoa_r+0x466>
 80065b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80065b6:	2200      	movs	r2, #0
 80065b8:	4b09      	ldr	r3, [pc, #36]	; (80065e0 <_dtoa_r+0x5a0>)
 80065ba:	f7f9 ff8d 	bl	80004d8 <__aeabi_dmul>
 80065be:	2200      	movs	r2, #0
 80065c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80065c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065c8:	4b05      	ldr	r3, [pc, #20]	; (80065e0 <_dtoa_r+0x5a0>)
 80065ca:	f7f9 ff85 	bl	80004d8 <__aeabi_dmul>
 80065ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065d2:	e7c3      	b.n	800655c <_dtoa_r+0x51c>
 80065d4:	08009838 	.word	0x08009838
 80065d8:	08009810 	.word	0x08009810
 80065dc:	3ff00000 	.word	0x3ff00000
 80065e0:	40240000 	.word	0x40240000
 80065e4:	401c0000 	.word	0x401c0000
 80065e8:	40140000 	.word	0x40140000
 80065ec:	3fe00000 	.word	0x3fe00000
 80065f0:	4630      	mov	r0, r6
 80065f2:	4639      	mov	r1, r7
 80065f4:	f7f9 ff70 	bl	80004d8 <__aeabi_dmul>
 80065f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80065fe:	9c03      	ldr	r4, [sp, #12]
 8006600:	9314      	str	r3, [sp, #80]	; 0x50
 8006602:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006606:	f7fa fa17 	bl	8000a38 <__aeabi_d2iz>
 800660a:	9015      	str	r0, [sp, #84]	; 0x54
 800660c:	f7f9 fefa 	bl	8000404 <__aeabi_i2d>
 8006610:	4602      	mov	r2, r0
 8006612:	460b      	mov	r3, r1
 8006614:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006618:	f7f9 fda6 	bl	8000168 <__aeabi_dsub>
 800661c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800661e:	4606      	mov	r6, r0
 8006620:	3330      	adds	r3, #48	; 0x30
 8006622:	f804 3b01 	strb.w	r3, [r4], #1
 8006626:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006628:	460f      	mov	r7, r1
 800662a:	429c      	cmp	r4, r3
 800662c:	f04f 0200 	mov.w	r2, #0
 8006630:	d124      	bne.n	800667c <_dtoa_r+0x63c>
 8006632:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006636:	4baf      	ldr	r3, [pc, #700]	; (80068f4 <_dtoa_r+0x8b4>)
 8006638:	f7f9 fd98 	bl	800016c <__adddf3>
 800663c:	4602      	mov	r2, r0
 800663e:	460b      	mov	r3, r1
 8006640:	4630      	mov	r0, r6
 8006642:	4639      	mov	r1, r7
 8006644:	f7fa f9d8 	bl	80009f8 <__aeabi_dcmpgt>
 8006648:	2800      	cmp	r0, #0
 800664a:	d163      	bne.n	8006714 <_dtoa_r+0x6d4>
 800664c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006650:	2000      	movs	r0, #0
 8006652:	49a8      	ldr	r1, [pc, #672]	; (80068f4 <_dtoa_r+0x8b4>)
 8006654:	f7f9 fd88 	bl	8000168 <__aeabi_dsub>
 8006658:	4602      	mov	r2, r0
 800665a:	460b      	mov	r3, r1
 800665c:	4630      	mov	r0, r6
 800665e:	4639      	mov	r1, r7
 8006660:	f7fa f9ac 	bl	80009bc <__aeabi_dcmplt>
 8006664:	2800      	cmp	r0, #0
 8006666:	f43f af1e 	beq.w	80064a6 <_dtoa_r+0x466>
 800666a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800666c:	1e7b      	subs	r3, r7, #1
 800666e:	9314      	str	r3, [sp, #80]	; 0x50
 8006670:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006674:	2b30      	cmp	r3, #48	; 0x30
 8006676:	d0f8      	beq.n	800666a <_dtoa_r+0x62a>
 8006678:	46c3      	mov	fp, r8
 800667a:	e03b      	b.n	80066f4 <_dtoa_r+0x6b4>
 800667c:	4b9e      	ldr	r3, [pc, #632]	; (80068f8 <_dtoa_r+0x8b8>)
 800667e:	f7f9 ff2b 	bl	80004d8 <__aeabi_dmul>
 8006682:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006686:	e7bc      	b.n	8006602 <_dtoa_r+0x5c2>
 8006688:	9f03      	ldr	r7, [sp, #12]
 800668a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800668e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006692:	4640      	mov	r0, r8
 8006694:	4649      	mov	r1, r9
 8006696:	f7fa f849 	bl	800072c <__aeabi_ddiv>
 800669a:	f7fa f9cd 	bl	8000a38 <__aeabi_d2iz>
 800669e:	4604      	mov	r4, r0
 80066a0:	f7f9 feb0 	bl	8000404 <__aeabi_i2d>
 80066a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80066a8:	f7f9 ff16 	bl	80004d8 <__aeabi_dmul>
 80066ac:	4602      	mov	r2, r0
 80066ae:	460b      	mov	r3, r1
 80066b0:	4640      	mov	r0, r8
 80066b2:	4649      	mov	r1, r9
 80066b4:	f7f9 fd58 	bl	8000168 <__aeabi_dsub>
 80066b8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80066bc:	f807 6b01 	strb.w	r6, [r7], #1
 80066c0:	9e03      	ldr	r6, [sp, #12]
 80066c2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80066c6:	1bbe      	subs	r6, r7, r6
 80066c8:	45b4      	cmp	ip, r6
 80066ca:	4602      	mov	r2, r0
 80066cc:	460b      	mov	r3, r1
 80066ce:	d136      	bne.n	800673e <_dtoa_r+0x6fe>
 80066d0:	f7f9 fd4c 	bl	800016c <__adddf3>
 80066d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80066d8:	4680      	mov	r8, r0
 80066da:	4689      	mov	r9, r1
 80066dc:	f7fa f98c 	bl	80009f8 <__aeabi_dcmpgt>
 80066e0:	bb58      	cbnz	r0, 800673a <_dtoa_r+0x6fa>
 80066e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80066e6:	4640      	mov	r0, r8
 80066e8:	4649      	mov	r1, r9
 80066ea:	f7fa f95d 	bl	80009a8 <__aeabi_dcmpeq>
 80066ee:	b108      	cbz	r0, 80066f4 <_dtoa_r+0x6b4>
 80066f0:	07e3      	lsls	r3, r4, #31
 80066f2:	d422      	bmi.n	800673a <_dtoa_r+0x6fa>
 80066f4:	4651      	mov	r1, sl
 80066f6:	4628      	mov	r0, r5
 80066f8:	f000 fbc2 	bl	8006e80 <_Bfree>
 80066fc:	2300      	movs	r3, #0
 80066fe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006700:	703b      	strb	r3, [r7, #0]
 8006702:	f10b 0301 	add.w	r3, fp, #1
 8006706:	6013      	str	r3, [r2, #0]
 8006708:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800670a:	2b00      	cmp	r3, #0
 800670c:	f43f ace6 	beq.w	80060dc <_dtoa_r+0x9c>
 8006710:	601f      	str	r7, [r3, #0]
 8006712:	e4e3      	b.n	80060dc <_dtoa_r+0x9c>
 8006714:	4627      	mov	r7, r4
 8006716:	463b      	mov	r3, r7
 8006718:	461f      	mov	r7, r3
 800671a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800671e:	2a39      	cmp	r2, #57	; 0x39
 8006720:	d107      	bne.n	8006732 <_dtoa_r+0x6f2>
 8006722:	9a03      	ldr	r2, [sp, #12]
 8006724:	429a      	cmp	r2, r3
 8006726:	d1f7      	bne.n	8006718 <_dtoa_r+0x6d8>
 8006728:	2230      	movs	r2, #48	; 0x30
 800672a:	9903      	ldr	r1, [sp, #12]
 800672c:	f108 0801 	add.w	r8, r8, #1
 8006730:	700a      	strb	r2, [r1, #0]
 8006732:	781a      	ldrb	r2, [r3, #0]
 8006734:	3201      	adds	r2, #1
 8006736:	701a      	strb	r2, [r3, #0]
 8006738:	e79e      	b.n	8006678 <_dtoa_r+0x638>
 800673a:	46d8      	mov	r8, fp
 800673c:	e7eb      	b.n	8006716 <_dtoa_r+0x6d6>
 800673e:	2200      	movs	r2, #0
 8006740:	4b6d      	ldr	r3, [pc, #436]	; (80068f8 <_dtoa_r+0x8b8>)
 8006742:	f7f9 fec9 	bl	80004d8 <__aeabi_dmul>
 8006746:	2200      	movs	r2, #0
 8006748:	2300      	movs	r3, #0
 800674a:	4680      	mov	r8, r0
 800674c:	4689      	mov	r9, r1
 800674e:	f7fa f92b 	bl	80009a8 <__aeabi_dcmpeq>
 8006752:	2800      	cmp	r0, #0
 8006754:	d09b      	beq.n	800668e <_dtoa_r+0x64e>
 8006756:	e7cd      	b.n	80066f4 <_dtoa_r+0x6b4>
 8006758:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800675a:	2a00      	cmp	r2, #0
 800675c:	f000 80c4 	beq.w	80068e8 <_dtoa_r+0x8a8>
 8006760:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006762:	2a01      	cmp	r2, #1
 8006764:	f300 80a8 	bgt.w	80068b8 <_dtoa_r+0x878>
 8006768:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800676a:	2a00      	cmp	r2, #0
 800676c:	f000 80a0 	beq.w	80068b0 <_dtoa_r+0x870>
 8006770:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006774:	464f      	mov	r7, r9
 8006776:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006778:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800677a:	2101      	movs	r1, #1
 800677c:	441a      	add	r2, r3
 800677e:	4628      	mov	r0, r5
 8006780:	4499      	add	r9, r3
 8006782:	9209      	str	r2, [sp, #36]	; 0x24
 8006784:	f000 fc7c 	bl	8007080 <__i2b>
 8006788:	4606      	mov	r6, r0
 800678a:	b15f      	cbz	r7, 80067a4 <_dtoa_r+0x764>
 800678c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800678e:	2b00      	cmp	r3, #0
 8006790:	dd08      	ble.n	80067a4 <_dtoa_r+0x764>
 8006792:	42bb      	cmp	r3, r7
 8006794:	bfa8      	it	ge
 8006796:	463b      	movge	r3, r7
 8006798:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800679a:	eba9 0903 	sub.w	r9, r9, r3
 800679e:	1aff      	subs	r7, r7, r3
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	9309      	str	r3, [sp, #36]	; 0x24
 80067a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067a6:	b1f3      	cbz	r3, 80067e6 <_dtoa_r+0x7a6>
 80067a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	f000 80a0 	beq.w	80068f0 <_dtoa_r+0x8b0>
 80067b0:	2c00      	cmp	r4, #0
 80067b2:	dd10      	ble.n	80067d6 <_dtoa_r+0x796>
 80067b4:	4631      	mov	r1, r6
 80067b6:	4622      	mov	r2, r4
 80067b8:	4628      	mov	r0, r5
 80067ba:	f000 fd1f 	bl	80071fc <__pow5mult>
 80067be:	4652      	mov	r2, sl
 80067c0:	4601      	mov	r1, r0
 80067c2:	4606      	mov	r6, r0
 80067c4:	4628      	mov	r0, r5
 80067c6:	f000 fc71 	bl	80070ac <__multiply>
 80067ca:	4680      	mov	r8, r0
 80067cc:	4651      	mov	r1, sl
 80067ce:	4628      	mov	r0, r5
 80067d0:	f000 fb56 	bl	8006e80 <_Bfree>
 80067d4:	46c2      	mov	sl, r8
 80067d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067d8:	1b1a      	subs	r2, r3, r4
 80067da:	d004      	beq.n	80067e6 <_dtoa_r+0x7a6>
 80067dc:	4651      	mov	r1, sl
 80067de:	4628      	mov	r0, r5
 80067e0:	f000 fd0c 	bl	80071fc <__pow5mult>
 80067e4:	4682      	mov	sl, r0
 80067e6:	2101      	movs	r1, #1
 80067e8:	4628      	mov	r0, r5
 80067ea:	f000 fc49 	bl	8007080 <__i2b>
 80067ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067f0:	4604      	mov	r4, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f340 8082 	ble.w	80068fc <_dtoa_r+0x8bc>
 80067f8:	461a      	mov	r2, r3
 80067fa:	4601      	mov	r1, r0
 80067fc:	4628      	mov	r0, r5
 80067fe:	f000 fcfd 	bl	80071fc <__pow5mult>
 8006802:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006804:	4604      	mov	r4, r0
 8006806:	2b01      	cmp	r3, #1
 8006808:	dd7b      	ble.n	8006902 <_dtoa_r+0x8c2>
 800680a:	f04f 0800 	mov.w	r8, #0
 800680e:	6923      	ldr	r3, [r4, #16]
 8006810:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006814:	6918      	ldr	r0, [r3, #16]
 8006816:	f000 fbe5 	bl	8006fe4 <__hi0bits>
 800681a:	f1c0 0020 	rsb	r0, r0, #32
 800681e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006820:	4418      	add	r0, r3
 8006822:	f010 001f 	ands.w	r0, r0, #31
 8006826:	f000 8092 	beq.w	800694e <_dtoa_r+0x90e>
 800682a:	f1c0 0320 	rsb	r3, r0, #32
 800682e:	2b04      	cmp	r3, #4
 8006830:	f340 8085 	ble.w	800693e <_dtoa_r+0x8fe>
 8006834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006836:	f1c0 001c 	rsb	r0, r0, #28
 800683a:	4403      	add	r3, r0
 800683c:	4481      	add	r9, r0
 800683e:	4407      	add	r7, r0
 8006840:	9309      	str	r3, [sp, #36]	; 0x24
 8006842:	f1b9 0f00 	cmp.w	r9, #0
 8006846:	dd05      	ble.n	8006854 <_dtoa_r+0x814>
 8006848:	4651      	mov	r1, sl
 800684a:	464a      	mov	r2, r9
 800684c:	4628      	mov	r0, r5
 800684e:	f000 fd2f 	bl	80072b0 <__lshift>
 8006852:	4682      	mov	sl, r0
 8006854:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006856:	2b00      	cmp	r3, #0
 8006858:	dd05      	ble.n	8006866 <_dtoa_r+0x826>
 800685a:	4621      	mov	r1, r4
 800685c:	461a      	mov	r2, r3
 800685e:	4628      	mov	r0, r5
 8006860:	f000 fd26 	bl	80072b0 <__lshift>
 8006864:	4604      	mov	r4, r0
 8006866:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006868:	2b00      	cmp	r3, #0
 800686a:	d072      	beq.n	8006952 <_dtoa_r+0x912>
 800686c:	4621      	mov	r1, r4
 800686e:	4650      	mov	r0, sl
 8006870:	f000 fd8a 	bl	8007388 <__mcmp>
 8006874:	2800      	cmp	r0, #0
 8006876:	da6c      	bge.n	8006952 <_dtoa_r+0x912>
 8006878:	2300      	movs	r3, #0
 800687a:	4651      	mov	r1, sl
 800687c:	220a      	movs	r2, #10
 800687e:	4628      	mov	r0, r5
 8006880:	f000 fb20 	bl	8006ec4 <__multadd>
 8006884:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006886:	4682      	mov	sl, r0
 8006888:	f10b 3bff 	add.w	fp, fp, #4294967295
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 81ac 	beq.w	8006bea <_dtoa_r+0xbaa>
 8006892:	2300      	movs	r3, #0
 8006894:	4631      	mov	r1, r6
 8006896:	220a      	movs	r2, #10
 8006898:	4628      	mov	r0, r5
 800689a:	f000 fb13 	bl	8006ec4 <__multadd>
 800689e:	9b06      	ldr	r3, [sp, #24]
 80068a0:	4606      	mov	r6, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	f300 8093 	bgt.w	80069ce <_dtoa_r+0x98e>
 80068a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80068aa:	2b02      	cmp	r3, #2
 80068ac:	dc59      	bgt.n	8006962 <_dtoa_r+0x922>
 80068ae:	e08e      	b.n	80069ce <_dtoa_r+0x98e>
 80068b0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80068b2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80068b6:	e75d      	b.n	8006774 <_dtoa_r+0x734>
 80068b8:	9b08      	ldr	r3, [sp, #32]
 80068ba:	1e5c      	subs	r4, r3, #1
 80068bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068be:	42a3      	cmp	r3, r4
 80068c0:	bfbf      	itttt	lt
 80068c2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80068c4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80068c6:	1ae3      	sublt	r3, r4, r3
 80068c8:	18d2      	addlt	r2, r2, r3
 80068ca:	bfa8      	it	ge
 80068cc:	1b1c      	subge	r4, r3, r4
 80068ce:	9b08      	ldr	r3, [sp, #32]
 80068d0:	bfbe      	ittt	lt
 80068d2:	940a      	strlt	r4, [sp, #40]	; 0x28
 80068d4:	920e      	strlt	r2, [sp, #56]	; 0x38
 80068d6:	2400      	movlt	r4, #0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	bfb5      	itete	lt
 80068dc:	eba9 0703 	sublt.w	r7, r9, r3
 80068e0:	464f      	movge	r7, r9
 80068e2:	2300      	movlt	r3, #0
 80068e4:	9b08      	ldrge	r3, [sp, #32]
 80068e6:	e747      	b.n	8006778 <_dtoa_r+0x738>
 80068e8:	464f      	mov	r7, r9
 80068ea:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80068ec:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80068ee:	e74c      	b.n	800678a <_dtoa_r+0x74a>
 80068f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068f2:	e773      	b.n	80067dc <_dtoa_r+0x79c>
 80068f4:	3fe00000 	.word	0x3fe00000
 80068f8:	40240000 	.word	0x40240000
 80068fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80068fe:	2b01      	cmp	r3, #1
 8006900:	dc18      	bgt.n	8006934 <_dtoa_r+0x8f4>
 8006902:	9b04      	ldr	r3, [sp, #16]
 8006904:	b9b3      	cbnz	r3, 8006934 <_dtoa_r+0x8f4>
 8006906:	9b05      	ldr	r3, [sp, #20]
 8006908:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800690c:	b993      	cbnz	r3, 8006934 <_dtoa_r+0x8f4>
 800690e:	9b05      	ldr	r3, [sp, #20]
 8006910:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006914:	0d1b      	lsrs	r3, r3, #20
 8006916:	051b      	lsls	r3, r3, #20
 8006918:	b17b      	cbz	r3, 800693a <_dtoa_r+0x8fa>
 800691a:	f04f 0801 	mov.w	r8, #1
 800691e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006920:	f109 0901 	add.w	r9, r9, #1
 8006924:	3301      	adds	r3, #1
 8006926:	9309      	str	r3, [sp, #36]	; 0x24
 8006928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800692a:	2b00      	cmp	r3, #0
 800692c:	f47f af6f 	bne.w	800680e <_dtoa_r+0x7ce>
 8006930:	2001      	movs	r0, #1
 8006932:	e774      	b.n	800681e <_dtoa_r+0x7de>
 8006934:	f04f 0800 	mov.w	r8, #0
 8006938:	e7f6      	b.n	8006928 <_dtoa_r+0x8e8>
 800693a:	4698      	mov	r8, r3
 800693c:	e7f4      	b.n	8006928 <_dtoa_r+0x8e8>
 800693e:	d080      	beq.n	8006842 <_dtoa_r+0x802>
 8006940:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006942:	331c      	adds	r3, #28
 8006944:	441a      	add	r2, r3
 8006946:	4499      	add	r9, r3
 8006948:	441f      	add	r7, r3
 800694a:	9209      	str	r2, [sp, #36]	; 0x24
 800694c:	e779      	b.n	8006842 <_dtoa_r+0x802>
 800694e:	4603      	mov	r3, r0
 8006950:	e7f6      	b.n	8006940 <_dtoa_r+0x900>
 8006952:	9b08      	ldr	r3, [sp, #32]
 8006954:	2b00      	cmp	r3, #0
 8006956:	dc34      	bgt.n	80069c2 <_dtoa_r+0x982>
 8006958:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800695a:	2b02      	cmp	r3, #2
 800695c:	dd31      	ble.n	80069c2 <_dtoa_r+0x982>
 800695e:	9b08      	ldr	r3, [sp, #32]
 8006960:	9306      	str	r3, [sp, #24]
 8006962:	9b06      	ldr	r3, [sp, #24]
 8006964:	b963      	cbnz	r3, 8006980 <_dtoa_r+0x940>
 8006966:	4621      	mov	r1, r4
 8006968:	2205      	movs	r2, #5
 800696a:	4628      	mov	r0, r5
 800696c:	f000 faaa 	bl	8006ec4 <__multadd>
 8006970:	4601      	mov	r1, r0
 8006972:	4604      	mov	r4, r0
 8006974:	4650      	mov	r0, sl
 8006976:	f000 fd07 	bl	8007388 <__mcmp>
 800697a:	2800      	cmp	r0, #0
 800697c:	f73f adbf 	bgt.w	80064fe <_dtoa_r+0x4be>
 8006980:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006982:	9f03      	ldr	r7, [sp, #12]
 8006984:	ea6f 0b03 	mvn.w	fp, r3
 8006988:	f04f 0800 	mov.w	r8, #0
 800698c:	4621      	mov	r1, r4
 800698e:	4628      	mov	r0, r5
 8006990:	f000 fa76 	bl	8006e80 <_Bfree>
 8006994:	2e00      	cmp	r6, #0
 8006996:	f43f aead 	beq.w	80066f4 <_dtoa_r+0x6b4>
 800699a:	f1b8 0f00 	cmp.w	r8, #0
 800699e:	d005      	beq.n	80069ac <_dtoa_r+0x96c>
 80069a0:	45b0      	cmp	r8, r6
 80069a2:	d003      	beq.n	80069ac <_dtoa_r+0x96c>
 80069a4:	4641      	mov	r1, r8
 80069a6:	4628      	mov	r0, r5
 80069a8:	f000 fa6a 	bl	8006e80 <_Bfree>
 80069ac:	4631      	mov	r1, r6
 80069ae:	4628      	mov	r0, r5
 80069b0:	f000 fa66 	bl	8006e80 <_Bfree>
 80069b4:	e69e      	b.n	80066f4 <_dtoa_r+0x6b4>
 80069b6:	2400      	movs	r4, #0
 80069b8:	4626      	mov	r6, r4
 80069ba:	e7e1      	b.n	8006980 <_dtoa_r+0x940>
 80069bc:	46c3      	mov	fp, r8
 80069be:	4626      	mov	r6, r4
 80069c0:	e59d      	b.n	80064fe <_dtoa_r+0x4be>
 80069c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	f000 80c8 	beq.w	8006b5a <_dtoa_r+0xb1a>
 80069ca:	9b08      	ldr	r3, [sp, #32]
 80069cc:	9306      	str	r3, [sp, #24]
 80069ce:	2f00      	cmp	r7, #0
 80069d0:	dd05      	ble.n	80069de <_dtoa_r+0x99e>
 80069d2:	4631      	mov	r1, r6
 80069d4:	463a      	mov	r2, r7
 80069d6:	4628      	mov	r0, r5
 80069d8:	f000 fc6a 	bl	80072b0 <__lshift>
 80069dc:	4606      	mov	r6, r0
 80069de:	f1b8 0f00 	cmp.w	r8, #0
 80069e2:	d05b      	beq.n	8006a9c <_dtoa_r+0xa5c>
 80069e4:	4628      	mov	r0, r5
 80069e6:	6871      	ldr	r1, [r6, #4]
 80069e8:	f000 fa0a 	bl	8006e00 <_Balloc>
 80069ec:	4607      	mov	r7, r0
 80069ee:	b928      	cbnz	r0, 80069fc <_dtoa_r+0x9bc>
 80069f0:	4602      	mov	r2, r0
 80069f2:	f240 21ef 	movw	r1, #751	; 0x2ef
 80069f6:	4b81      	ldr	r3, [pc, #516]	; (8006bfc <_dtoa_r+0xbbc>)
 80069f8:	f7ff bb36 	b.w	8006068 <_dtoa_r+0x28>
 80069fc:	6932      	ldr	r2, [r6, #16]
 80069fe:	f106 010c 	add.w	r1, r6, #12
 8006a02:	3202      	adds	r2, #2
 8006a04:	0092      	lsls	r2, r2, #2
 8006a06:	300c      	adds	r0, #12
 8006a08:	f001 ff72 	bl	80088f0 <memcpy>
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	4639      	mov	r1, r7
 8006a10:	4628      	mov	r0, r5
 8006a12:	f000 fc4d 	bl	80072b0 <__lshift>
 8006a16:	46b0      	mov	r8, r6
 8006a18:	4606      	mov	r6, r0
 8006a1a:	9b03      	ldr	r3, [sp, #12]
 8006a1c:	9a03      	ldr	r2, [sp, #12]
 8006a1e:	3301      	adds	r3, #1
 8006a20:	9308      	str	r3, [sp, #32]
 8006a22:	9b06      	ldr	r3, [sp, #24]
 8006a24:	4413      	add	r3, r2
 8006a26:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a28:	9b04      	ldr	r3, [sp, #16]
 8006a2a:	f003 0301 	and.w	r3, r3, #1
 8006a2e:	930a      	str	r3, [sp, #40]	; 0x28
 8006a30:	9b08      	ldr	r3, [sp, #32]
 8006a32:	4621      	mov	r1, r4
 8006a34:	3b01      	subs	r3, #1
 8006a36:	4650      	mov	r0, sl
 8006a38:	9304      	str	r3, [sp, #16]
 8006a3a:	f7ff fa77 	bl	8005f2c <quorem>
 8006a3e:	4641      	mov	r1, r8
 8006a40:	9006      	str	r0, [sp, #24]
 8006a42:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006a46:	4650      	mov	r0, sl
 8006a48:	f000 fc9e 	bl	8007388 <__mcmp>
 8006a4c:	4632      	mov	r2, r6
 8006a4e:	9009      	str	r0, [sp, #36]	; 0x24
 8006a50:	4621      	mov	r1, r4
 8006a52:	4628      	mov	r0, r5
 8006a54:	f000 fcb4 	bl	80073c0 <__mdiff>
 8006a58:	68c2      	ldr	r2, [r0, #12]
 8006a5a:	4607      	mov	r7, r0
 8006a5c:	bb02      	cbnz	r2, 8006aa0 <_dtoa_r+0xa60>
 8006a5e:	4601      	mov	r1, r0
 8006a60:	4650      	mov	r0, sl
 8006a62:	f000 fc91 	bl	8007388 <__mcmp>
 8006a66:	4602      	mov	r2, r0
 8006a68:	4639      	mov	r1, r7
 8006a6a:	4628      	mov	r0, r5
 8006a6c:	920c      	str	r2, [sp, #48]	; 0x30
 8006a6e:	f000 fa07 	bl	8006e80 <_Bfree>
 8006a72:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a76:	9f08      	ldr	r7, [sp, #32]
 8006a78:	ea43 0102 	orr.w	r1, r3, r2
 8006a7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a7e:	4319      	orrs	r1, r3
 8006a80:	d110      	bne.n	8006aa4 <_dtoa_r+0xa64>
 8006a82:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006a86:	d029      	beq.n	8006adc <_dtoa_r+0xa9c>
 8006a88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	dd02      	ble.n	8006a94 <_dtoa_r+0xa54>
 8006a8e:	9b06      	ldr	r3, [sp, #24]
 8006a90:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006a94:	9b04      	ldr	r3, [sp, #16]
 8006a96:	f883 9000 	strb.w	r9, [r3]
 8006a9a:	e777      	b.n	800698c <_dtoa_r+0x94c>
 8006a9c:	4630      	mov	r0, r6
 8006a9e:	e7ba      	b.n	8006a16 <_dtoa_r+0x9d6>
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	e7e1      	b.n	8006a68 <_dtoa_r+0xa28>
 8006aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	db04      	blt.n	8006ab4 <_dtoa_r+0xa74>
 8006aaa:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006aac:	430b      	orrs	r3, r1
 8006aae:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006ab0:	430b      	orrs	r3, r1
 8006ab2:	d120      	bne.n	8006af6 <_dtoa_r+0xab6>
 8006ab4:	2a00      	cmp	r2, #0
 8006ab6:	dded      	ble.n	8006a94 <_dtoa_r+0xa54>
 8006ab8:	4651      	mov	r1, sl
 8006aba:	2201      	movs	r2, #1
 8006abc:	4628      	mov	r0, r5
 8006abe:	f000 fbf7 	bl	80072b0 <__lshift>
 8006ac2:	4621      	mov	r1, r4
 8006ac4:	4682      	mov	sl, r0
 8006ac6:	f000 fc5f 	bl	8007388 <__mcmp>
 8006aca:	2800      	cmp	r0, #0
 8006acc:	dc03      	bgt.n	8006ad6 <_dtoa_r+0xa96>
 8006ace:	d1e1      	bne.n	8006a94 <_dtoa_r+0xa54>
 8006ad0:	f019 0f01 	tst.w	r9, #1
 8006ad4:	d0de      	beq.n	8006a94 <_dtoa_r+0xa54>
 8006ad6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006ada:	d1d8      	bne.n	8006a8e <_dtoa_r+0xa4e>
 8006adc:	2339      	movs	r3, #57	; 0x39
 8006ade:	9a04      	ldr	r2, [sp, #16]
 8006ae0:	7013      	strb	r3, [r2, #0]
 8006ae2:	463b      	mov	r3, r7
 8006ae4:	461f      	mov	r7, r3
 8006ae6:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006aea:	3b01      	subs	r3, #1
 8006aec:	2a39      	cmp	r2, #57	; 0x39
 8006aee:	d06b      	beq.n	8006bc8 <_dtoa_r+0xb88>
 8006af0:	3201      	adds	r2, #1
 8006af2:	701a      	strb	r2, [r3, #0]
 8006af4:	e74a      	b.n	800698c <_dtoa_r+0x94c>
 8006af6:	2a00      	cmp	r2, #0
 8006af8:	dd07      	ble.n	8006b0a <_dtoa_r+0xaca>
 8006afa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006afe:	d0ed      	beq.n	8006adc <_dtoa_r+0xa9c>
 8006b00:	9a04      	ldr	r2, [sp, #16]
 8006b02:	f109 0301 	add.w	r3, r9, #1
 8006b06:	7013      	strb	r3, [r2, #0]
 8006b08:	e740      	b.n	800698c <_dtoa_r+0x94c>
 8006b0a:	9b08      	ldr	r3, [sp, #32]
 8006b0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006b0e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d042      	beq.n	8006b9c <_dtoa_r+0xb5c>
 8006b16:	4651      	mov	r1, sl
 8006b18:	2300      	movs	r3, #0
 8006b1a:	220a      	movs	r2, #10
 8006b1c:	4628      	mov	r0, r5
 8006b1e:	f000 f9d1 	bl	8006ec4 <__multadd>
 8006b22:	45b0      	cmp	r8, r6
 8006b24:	4682      	mov	sl, r0
 8006b26:	f04f 0300 	mov.w	r3, #0
 8006b2a:	f04f 020a 	mov.w	r2, #10
 8006b2e:	4641      	mov	r1, r8
 8006b30:	4628      	mov	r0, r5
 8006b32:	d107      	bne.n	8006b44 <_dtoa_r+0xb04>
 8006b34:	f000 f9c6 	bl	8006ec4 <__multadd>
 8006b38:	4680      	mov	r8, r0
 8006b3a:	4606      	mov	r6, r0
 8006b3c:	9b08      	ldr	r3, [sp, #32]
 8006b3e:	3301      	adds	r3, #1
 8006b40:	9308      	str	r3, [sp, #32]
 8006b42:	e775      	b.n	8006a30 <_dtoa_r+0x9f0>
 8006b44:	f000 f9be 	bl	8006ec4 <__multadd>
 8006b48:	4631      	mov	r1, r6
 8006b4a:	4680      	mov	r8, r0
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	220a      	movs	r2, #10
 8006b50:	4628      	mov	r0, r5
 8006b52:	f000 f9b7 	bl	8006ec4 <__multadd>
 8006b56:	4606      	mov	r6, r0
 8006b58:	e7f0      	b.n	8006b3c <_dtoa_r+0xafc>
 8006b5a:	9b08      	ldr	r3, [sp, #32]
 8006b5c:	9306      	str	r3, [sp, #24]
 8006b5e:	9f03      	ldr	r7, [sp, #12]
 8006b60:	4621      	mov	r1, r4
 8006b62:	4650      	mov	r0, sl
 8006b64:	f7ff f9e2 	bl	8005f2c <quorem>
 8006b68:	9b03      	ldr	r3, [sp, #12]
 8006b6a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006b6e:	f807 9b01 	strb.w	r9, [r7], #1
 8006b72:	1afa      	subs	r2, r7, r3
 8006b74:	9b06      	ldr	r3, [sp, #24]
 8006b76:	4293      	cmp	r3, r2
 8006b78:	dd07      	ble.n	8006b8a <_dtoa_r+0xb4a>
 8006b7a:	4651      	mov	r1, sl
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	220a      	movs	r2, #10
 8006b80:	4628      	mov	r0, r5
 8006b82:	f000 f99f 	bl	8006ec4 <__multadd>
 8006b86:	4682      	mov	sl, r0
 8006b88:	e7ea      	b.n	8006b60 <_dtoa_r+0xb20>
 8006b8a:	9b06      	ldr	r3, [sp, #24]
 8006b8c:	f04f 0800 	mov.w	r8, #0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	bfcc      	ite	gt
 8006b94:	461f      	movgt	r7, r3
 8006b96:	2701      	movle	r7, #1
 8006b98:	9b03      	ldr	r3, [sp, #12]
 8006b9a:	441f      	add	r7, r3
 8006b9c:	4651      	mov	r1, sl
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	f000 fb85 	bl	80072b0 <__lshift>
 8006ba6:	4621      	mov	r1, r4
 8006ba8:	4682      	mov	sl, r0
 8006baa:	f000 fbed 	bl	8007388 <__mcmp>
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	dc97      	bgt.n	8006ae2 <_dtoa_r+0xaa2>
 8006bb2:	d102      	bne.n	8006bba <_dtoa_r+0xb7a>
 8006bb4:	f019 0f01 	tst.w	r9, #1
 8006bb8:	d193      	bne.n	8006ae2 <_dtoa_r+0xaa2>
 8006bba:	463b      	mov	r3, r7
 8006bbc:	461f      	mov	r7, r3
 8006bbe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bc2:	2a30      	cmp	r2, #48	; 0x30
 8006bc4:	d0fa      	beq.n	8006bbc <_dtoa_r+0xb7c>
 8006bc6:	e6e1      	b.n	800698c <_dtoa_r+0x94c>
 8006bc8:	9a03      	ldr	r2, [sp, #12]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d18a      	bne.n	8006ae4 <_dtoa_r+0xaa4>
 8006bce:	2331      	movs	r3, #49	; 0x31
 8006bd0:	f10b 0b01 	add.w	fp, fp, #1
 8006bd4:	e797      	b.n	8006b06 <_dtoa_r+0xac6>
 8006bd6:	4b0a      	ldr	r3, [pc, #40]	; (8006c00 <_dtoa_r+0xbc0>)
 8006bd8:	f7ff ba9f 	b.w	800611a <_dtoa_r+0xda>
 8006bdc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f47f aa77 	bne.w	80060d2 <_dtoa_r+0x92>
 8006be4:	4b07      	ldr	r3, [pc, #28]	; (8006c04 <_dtoa_r+0xbc4>)
 8006be6:	f7ff ba98 	b.w	800611a <_dtoa_r+0xda>
 8006bea:	9b06      	ldr	r3, [sp, #24]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	dcb6      	bgt.n	8006b5e <_dtoa_r+0xb1e>
 8006bf0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006bf2:	2b02      	cmp	r3, #2
 8006bf4:	f73f aeb5 	bgt.w	8006962 <_dtoa_r+0x922>
 8006bf8:	e7b1      	b.n	8006b5e <_dtoa_r+0xb1e>
 8006bfa:	bf00      	nop
 8006bfc:	080097a3 	.word	0x080097a3
 8006c00:	080096fe 	.word	0x080096fe
 8006c04:	08009727 	.word	0x08009727

08006c08 <_free_r>:
 8006c08:	b538      	push	{r3, r4, r5, lr}
 8006c0a:	4605      	mov	r5, r0
 8006c0c:	2900      	cmp	r1, #0
 8006c0e:	d040      	beq.n	8006c92 <_free_r+0x8a>
 8006c10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c14:	1f0c      	subs	r4, r1, #4
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	bfb8      	it	lt
 8006c1a:	18e4      	addlt	r4, r4, r3
 8006c1c:	f000 f8e4 	bl	8006de8 <__malloc_lock>
 8006c20:	4a1c      	ldr	r2, [pc, #112]	; (8006c94 <_free_r+0x8c>)
 8006c22:	6813      	ldr	r3, [r2, #0]
 8006c24:	b933      	cbnz	r3, 8006c34 <_free_r+0x2c>
 8006c26:	6063      	str	r3, [r4, #4]
 8006c28:	6014      	str	r4, [r2, #0]
 8006c2a:	4628      	mov	r0, r5
 8006c2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c30:	f000 b8e0 	b.w	8006df4 <__malloc_unlock>
 8006c34:	42a3      	cmp	r3, r4
 8006c36:	d908      	bls.n	8006c4a <_free_r+0x42>
 8006c38:	6820      	ldr	r0, [r4, #0]
 8006c3a:	1821      	adds	r1, r4, r0
 8006c3c:	428b      	cmp	r3, r1
 8006c3e:	bf01      	itttt	eq
 8006c40:	6819      	ldreq	r1, [r3, #0]
 8006c42:	685b      	ldreq	r3, [r3, #4]
 8006c44:	1809      	addeq	r1, r1, r0
 8006c46:	6021      	streq	r1, [r4, #0]
 8006c48:	e7ed      	b.n	8006c26 <_free_r+0x1e>
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	b10b      	cbz	r3, 8006c54 <_free_r+0x4c>
 8006c50:	42a3      	cmp	r3, r4
 8006c52:	d9fa      	bls.n	8006c4a <_free_r+0x42>
 8006c54:	6811      	ldr	r1, [r2, #0]
 8006c56:	1850      	adds	r0, r2, r1
 8006c58:	42a0      	cmp	r0, r4
 8006c5a:	d10b      	bne.n	8006c74 <_free_r+0x6c>
 8006c5c:	6820      	ldr	r0, [r4, #0]
 8006c5e:	4401      	add	r1, r0
 8006c60:	1850      	adds	r0, r2, r1
 8006c62:	4283      	cmp	r3, r0
 8006c64:	6011      	str	r1, [r2, #0]
 8006c66:	d1e0      	bne.n	8006c2a <_free_r+0x22>
 8006c68:	6818      	ldr	r0, [r3, #0]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	4408      	add	r0, r1
 8006c6e:	6010      	str	r0, [r2, #0]
 8006c70:	6053      	str	r3, [r2, #4]
 8006c72:	e7da      	b.n	8006c2a <_free_r+0x22>
 8006c74:	d902      	bls.n	8006c7c <_free_r+0x74>
 8006c76:	230c      	movs	r3, #12
 8006c78:	602b      	str	r3, [r5, #0]
 8006c7a:	e7d6      	b.n	8006c2a <_free_r+0x22>
 8006c7c:	6820      	ldr	r0, [r4, #0]
 8006c7e:	1821      	adds	r1, r4, r0
 8006c80:	428b      	cmp	r3, r1
 8006c82:	bf01      	itttt	eq
 8006c84:	6819      	ldreq	r1, [r3, #0]
 8006c86:	685b      	ldreq	r3, [r3, #4]
 8006c88:	1809      	addeq	r1, r1, r0
 8006c8a:	6021      	streq	r1, [r4, #0]
 8006c8c:	6063      	str	r3, [r4, #4]
 8006c8e:	6054      	str	r4, [r2, #4]
 8006c90:	e7cb      	b.n	8006c2a <_free_r+0x22>
 8006c92:	bd38      	pop	{r3, r4, r5, pc}
 8006c94:	200004a0 	.word	0x200004a0

08006c98 <malloc>:
 8006c98:	4b02      	ldr	r3, [pc, #8]	; (8006ca4 <malloc+0xc>)
 8006c9a:	4601      	mov	r1, r0
 8006c9c:	6818      	ldr	r0, [r3, #0]
 8006c9e:	f000 b823 	b.w	8006ce8 <_malloc_r>
 8006ca2:	bf00      	nop
 8006ca4:	20000064 	.word	0x20000064

08006ca8 <sbrk_aligned>:
 8006ca8:	b570      	push	{r4, r5, r6, lr}
 8006caa:	4e0e      	ldr	r6, [pc, #56]	; (8006ce4 <sbrk_aligned+0x3c>)
 8006cac:	460c      	mov	r4, r1
 8006cae:	6831      	ldr	r1, [r6, #0]
 8006cb0:	4605      	mov	r5, r0
 8006cb2:	b911      	cbnz	r1, 8006cba <sbrk_aligned+0x12>
 8006cb4:	f001 fe0c 	bl	80088d0 <_sbrk_r>
 8006cb8:	6030      	str	r0, [r6, #0]
 8006cba:	4621      	mov	r1, r4
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	f001 fe07 	bl	80088d0 <_sbrk_r>
 8006cc2:	1c43      	adds	r3, r0, #1
 8006cc4:	d00a      	beq.n	8006cdc <sbrk_aligned+0x34>
 8006cc6:	1cc4      	adds	r4, r0, #3
 8006cc8:	f024 0403 	bic.w	r4, r4, #3
 8006ccc:	42a0      	cmp	r0, r4
 8006cce:	d007      	beq.n	8006ce0 <sbrk_aligned+0x38>
 8006cd0:	1a21      	subs	r1, r4, r0
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	f001 fdfc 	bl	80088d0 <_sbrk_r>
 8006cd8:	3001      	adds	r0, #1
 8006cda:	d101      	bne.n	8006ce0 <sbrk_aligned+0x38>
 8006cdc:	f04f 34ff 	mov.w	r4, #4294967295
 8006ce0:	4620      	mov	r0, r4
 8006ce2:	bd70      	pop	{r4, r5, r6, pc}
 8006ce4:	200004a4 	.word	0x200004a4

08006ce8 <_malloc_r>:
 8006ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cec:	1ccd      	adds	r5, r1, #3
 8006cee:	f025 0503 	bic.w	r5, r5, #3
 8006cf2:	3508      	adds	r5, #8
 8006cf4:	2d0c      	cmp	r5, #12
 8006cf6:	bf38      	it	cc
 8006cf8:	250c      	movcc	r5, #12
 8006cfa:	2d00      	cmp	r5, #0
 8006cfc:	4607      	mov	r7, r0
 8006cfe:	db01      	blt.n	8006d04 <_malloc_r+0x1c>
 8006d00:	42a9      	cmp	r1, r5
 8006d02:	d905      	bls.n	8006d10 <_malloc_r+0x28>
 8006d04:	230c      	movs	r3, #12
 8006d06:	2600      	movs	r6, #0
 8006d08:	603b      	str	r3, [r7, #0]
 8006d0a:	4630      	mov	r0, r6
 8006d0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d10:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006de4 <_malloc_r+0xfc>
 8006d14:	f000 f868 	bl	8006de8 <__malloc_lock>
 8006d18:	f8d8 3000 	ldr.w	r3, [r8]
 8006d1c:	461c      	mov	r4, r3
 8006d1e:	bb5c      	cbnz	r4, 8006d78 <_malloc_r+0x90>
 8006d20:	4629      	mov	r1, r5
 8006d22:	4638      	mov	r0, r7
 8006d24:	f7ff ffc0 	bl	8006ca8 <sbrk_aligned>
 8006d28:	1c43      	adds	r3, r0, #1
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	d155      	bne.n	8006dda <_malloc_r+0xf2>
 8006d2e:	f8d8 4000 	ldr.w	r4, [r8]
 8006d32:	4626      	mov	r6, r4
 8006d34:	2e00      	cmp	r6, #0
 8006d36:	d145      	bne.n	8006dc4 <_malloc_r+0xdc>
 8006d38:	2c00      	cmp	r4, #0
 8006d3a:	d048      	beq.n	8006dce <_malloc_r+0xe6>
 8006d3c:	6823      	ldr	r3, [r4, #0]
 8006d3e:	4631      	mov	r1, r6
 8006d40:	4638      	mov	r0, r7
 8006d42:	eb04 0903 	add.w	r9, r4, r3
 8006d46:	f001 fdc3 	bl	80088d0 <_sbrk_r>
 8006d4a:	4581      	cmp	r9, r0
 8006d4c:	d13f      	bne.n	8006dce <_malloc_r+0xe6>
 8006d4e:	6821      	ldr	r1, [r4, #0]
 8006d50:	4638      	mov	r0, r7
 8006d52:	1a6d      	subs	r5, r5, r1
 8006d54:	4629      	mov	r1, r5
 8006d56:	f7ff ffa7 	bl	8006ca8 <sbrk_aligned>
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	d037      	beq.n	8006dce <_malloc_r+0xe6>
 8006d5e:	6823      	ldr	r3, [r4, #0]
 8006d60:	442b      	add	r3, r5
 8006d62:	6023      	str	r3, [r4, #0]
 8006d64:	f8d8 3000 	ldr.w	r3, [r8]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d038      	beq.n	8006dde <_malloc_r+0xf6>
 8006d6c:	685a      	ldr	r2, [r3, #4]
 8006d6e:	42a2      	cmp	r2, r4
 8006d70:	d12b      	bne.n	8006dca <_malloc_r+0xe2>
 8006d72:	2200      	movs	r2, #0
 8006d74:	605a      	str	r2, [r3, #4]
 8006d76:	e00f      	b.n	8006d98 <_malloc_r+0xb0>
 8006d78:	6822      	ldr	r2, [r4, #0]
 8006d7a:	1b52      	subs	r2, r2, r5
 8006d7c:	d41f      	bmi.n	8006dbe <_malloc_r+0xd6>
 8006d7e:	2a0b      	cmp	r2, #11
 8006d80:	d917      	bls.n	8006db2 <_malloc_r+0xca>
 8006d82:	1961      	adds	r1, r4, r5
 8006d84:	42a3      	cmp	r3, r4
 8006d86:	6025      	str	r5, [r4, #0]
 8006d88:	bf18      	it	ne
 8006d8a:	6059      	strne	r1, [r3, #4]
 8006d8c:	6863      	ldr	r3, [r4, #4]
 8006d8e:	bf08      	it	eq
 8006d90:	f8c8 1000 	streq.w	r1, [r8]
 8006d94:	5162      	str	r2, [r4, r5]
 8006d96:	604b      	str	r3, [r1, #4]
 8006d98:	4638      	mov	r0, r7
 8006d9a:	f104 060b 	add.w	r6, r4, #11
 8006d9e:	f000 f829 	bl	8006df4 <__malloc_unlock>
 8006da2:	f026 0607 	bic.w	r6, r6, #7
 8006da6:	1d23      	adds	r3, r4, #4
 8006da8:	1af2      	subs	r2, r6, r3
 8006daa:	d0ae      	beq.n	8006d0a <_malloc_r+0x22>
 8006dac:	1b9b      	subs	r3, r3, r6
 8006dae:	50a3      	str	r3, [r4, r2]
 8006db0:	e7ab      	b.n	8006d0a <_malloc_r+0x22>
 8006db2:	42a3      	cmp	r3, r4
 8006db4:	6862      	ldr	r2, [r4, #4]
 8006db6:	d1dd      	bne.n	8006d74 <_malloc_r+0x8c>
 8006db8:	f8c8 2000 	str.w	r2, [r8]
 8006dbc:	e7ec      	b.n	8006d98 <_malloc_r+0xb0>
 8006dbe:	4623      	mov	r3, r4
 8006dc0:	6864      	ldr	r4, [r4, #4]
 8006dc2:	e7ac      	b.n	8006d1e <_malloc_r+0x36>
 8006dc4:	4634      	mov	r4, r6
 8006dc6:	6876      	ldr	r6, [r6, #4]
 8006dc8:	e7b4      	b.n	8006d34 <_malloc_r+0x4c>
 8006dca:	4613      	mov	r3, r2
 8006dcc:	e7cc      	b.n	8006d68 <_malloc_r+0x80>
 8006dce:	230c      	movs	r3, #12
 8006dd0:	4638      	mov	r0, r7
 8006dd2:	603b      	str	r3, [r7, #0]
 8006dd4:	f000 f80e 	bl	8006df4 <__malloc_unlock>
 8006dd8:	e797      	b.n	8006d0a <_malloc_r+0x22>
 8006dda:	6025      	str	r5, [r4, #0]
 8006ddc:	e7dc      	b.n	8006d98 <_malloc_r+0xb0>
 8006dde:	605b      	str	r3, [r3, #4]
 8006de0:	deff      	udf	#255	; 0xff
 8006de2:	bf00      	nop
 8006de4:	200004a0 	.word	0x200004a0

08006de8 <__malloc_lock>:
 8006de8:	4801      	ldr	r0, [pc, #4]	; (8006df0 <__malloc_lock+0x8>)
 8006dea:	f7ff b88a 	b.w	8005f02 <__retarget_lock_acquire_recursive>
 8006dee:	bf00      	nop
 8006df0:	2000049c 	.word	0x2000049c

08006df4 <__malloc_unlock>:
 8006df4:	4801      	ldr	r0, [pc, #4]	; (8006dfc <__malloc_unlock+0x8>)
 8006df6:	f7ff b885 	b.w	8005f04 <__retarget_lock_release_recursive>
 8006dfa:	bf00      	nop
 8006dfc:	2000049c 	.word	0x2000049c

08006e00 <_Balloc>:
 8006e00:	b570      	push	{r4, r5, r6, lr}
 8006e02:	69c6      	ldr	r6, [r0, #28]
 8006e04:	4604      	mov	r4, r0
 8006e06:	460d      	mov	r5, r1
 8006e08:	b976      	cbnz	r6, 8006e28 <_Balloc+0x28>
 8006e0a:	2010      	movs	r0, #16
 8006e0c:	f7ff ff44 	bl	8006c98 <malloc>
 8006e10:	4602      	mov	r2, r0
 8006e12:	61e0      	str	r0, [r4, #28]
 8006e14:	b920      	cbnz	r0, 8006e20 <_Balloc+0x20>
 8006e16:	216b      	movs	r1, #107	; 0x6b
 8006e18:	4b17      	ldr	r3, [pc, #92]	; (8006e78 <_Balloc+0x78>)
 8006e1a:	4818      	ldr	r0, [pc, #96]	; (8006e7c <_Balloc+0x7c>)
 8006e1c:	f001 fd7c 	bl	8008918 <__assert_func>
 8006e20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e24:	6006      	str	r6, [r0, #0]
 8006e26:	60c6      	str	r6, [r0, #12]
 8006e28:	69e6      	ldr	r6, [r4, #28]
 8006e2a:	68f3      	ldr	r3, [r6, #12]
 8006e2c:	b183      	cbz	r3, 8006e50 <_Balloc+0x50>
 8006e2e:	69e3      	ldr	r3, [r4, #28]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e36:	b9b8      	cbnz	r0, 8006e68 <_Balloc+0x68>
 8006e38:	2101      	movs	r1, #1
 8006e3a:	fa01 f605 	lsl.w	r6, r1, r5
 8006e3e:	1d72      	adds	r2, r6, #5
 8006e40:	4620      	mov	r0, r4
 8006e42:	0092      	lsls	r2, r2, #2
 8006e44:	f001 fd86 	bl	8008954 <_calloc_r>
 8006e48:	b160      	cbz	r0, 8006e64 <_Balloc+0x64>
 8006e4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e4e:	e00e      	b.n	8006e6e <_Balloc+0x6e>
 8006e50:	2221      	movs	r2, #33	; 0x21
 8006e52:	2104      	movs	r1, #4
 8006e54:	4620      	mov	r0, r4
 8006e56:	f001 fd7d 	bl	8008954 <_calloc_r>
 8006e5a:	69e3      	ldr	r3, [r4, #28]
 8006e5c:	60f0      	str	r0, [r6, #12]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d1e4      	bne.n	8006e2e <_Balloc+0x2e>
 8006e64:	2000      	movs	r0, #0
 8006e66:	bd70      	pop	{r4, r5, r6, pc}
 8006e68:	6802      	ldr	r2, [r0, #0]
 8006e6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e6e:	2300      	movs	r3, #0
 8006e70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e74:	e7f7      	b.n	8006e66 <_Balloc+0x66>
 8006e76:	bf00      	nop
 8006e78:	08009734 	.word	0x08009734
 8006e7c:	080097b4 	.word	0x080097b4

08006e80 <_Bfree>:
 8006e80:	b570      	push	{r4, r5, r6, lr}
 8006e82:	69c6      	ldr	r6, [r0, #28]
 8006e84:	4605      	mov	r5, r0
 8006e86:	460c      	mov	r4, r1
 8006e88:	b976      	cbnz	r6, 8006ea8 <_Bfree+0x28>
 8006e8a:	2010      	movs	r0, #16
 8006e8c:	f7ff ff04 	bl	8006c98 <malloc>
 8006e90:	4602      	mov	r2, r0
 8006e92:	61e8      	str	r0, [r5, #28]
 8006e94:	b920      	cbnz	r0, 8006ea0 <_Bfree+0x20>
 8006e96:	218f      	movs	r1, #143	; 0x8f
 8006e98:	4b08      	ldr	r3, [pc, #32]	; (8006ebc <_Bfree+0x3c>)
 8006e9a:	4809      	ldr	r0, [pc, #36]	; (8006ec0 <_Bfree+0x40>)
 8006e9c:	f001 fd3c 	bl	8008918 <__assert_func>
 8006ea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ea4:	6006      	str	r6, [r0, #0]
 8006ea6:	60c6      	str	r6, [r0, #12]
 8006ea8:	b13c      	cbz	r4, 8006eba <_Bfree+0x3a>
 8006eaa:	69eb      	ldr	r3, [r5, #28]
 8006eac:	6862      	ldr	r2, [r4, #4]
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006eb4:	6021      	str	r1, [r4, #0]
 8006eb6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006eba:	bd70      	pop	{r4, r5, r6, pc}
 8006ebc:	08009734 	.word	0x08009734
 8006ec0:	080097b4 	.word	0x080097b4

08006ec4 <__multadd>:
 8006ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ec8:	4607      	mov	r7, r0
 8006eca:	460c      	mov	r4, r1
 8006ecc:	461e      	mov	r6, r3
 8006ece:	2000      	movs	r0, #0
 8006ed0:	690d      	ldr	r5, [r1, #16]
 8006ed2:	f101 0c14 	add.w	ip, r1, #20
 8006ed6:	f8dc 3000 	ldr.w	r3, [ip]
 8006eda:	3001      	adds	r0, #1
 8006edc:	b299      	uxth	r1, r3
 8006ede:	fb02 6101 	mla	r1, r2, r1, r6
 8006ee2:	0c1e      	lsrs	r6, r3, #16
 8006ee4:	0c0b      	lsrs	r3, r1, #16
 8006ee6:	fb02 3306 	mla	r3, r2, r6, r3
 8006eea:	b289      	uxth	r1, r1
 8006eec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ef0:	4285      	cmp	r5, r0
 8006ef2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006ef6:	f84c 1b04 	str.w	r1, [ip], #4
 8006efa:	dcec      	bgt.n	8006ed6 <__multadd+0x12>
 8006efc:	b30e      	cbz	r6, 8006f42 <__multadd+0x7e>
 8006efe:	68a3      	ldr	r3, [r4, #8]
 8006f00:	42ab      	cmp	r3, r5
 8006f02:	dc19      	bgt.n	8006f38 <__multadd+0x74>
 8006f04:	6861      	ldr	r1, [r4, #4]
 8006f06:	4638      	mov	r0, r7
 8006f08:	3101      	adds	r1, #1
 8006f0a:	f7ff ff79 	bl	8006e00 <_Balloc>
 8006f0e:	4680      	mov	r8, r0
 8006f10:	b928      	cbnz	r0, 8006f1e <__multadd+0x5a>
 8006f12:	4602      	mov	r2, r0
 8006f14:	21ba      	movs	r1, #186	; 0xba
 8006f16:	4b0c      	ldr	r3, [pc, #48]	; (8006f48 <__multadd+0x84>)
 8006f18:	480c      	ldr	r0, [pc, #48]	; (8006f4c <__multadd+0x88>)
 8006f1a:	f001 fcfd 	bl	8008918 <__assert_func>
 8006f1e:	6922      	ldr	r2, [r4, #16]
 8006f20:	f104 010c 	add.w	r1, r4, #12
 8006f24:	3202      	adds	r2, #2
 8006f26:	0092      	lsls	r2, r2, #2
 8006f28:	300c      	adds	r0, #12
 8006f2a:	f001 fce1 	bl	80088f0 <memcpy>
 8006f2e:	4621      	mov	r1, r4
 8006f30:	4638      	mov	r0, r7
 8006f32:	f7ff ffa5 	bl	8006e80 <_Bfree>
 8006f36:	4644      	mov	r4, r8
 8006f38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f3c:	3501      	adds	r5, #1
 8006f3e:	615e      	str	r6, [r3, #20]
 8006f40:	6125      	str	r5, [r4, #16]
 8006f42:	4620      	mov	r0, r4
 8006f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f48:	080097a3 	.word	0x080097a3
 8006f4c:	080097b4 	.word	0x080097b4

08006f50 <__s2b>:
 8006f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f54:	4615      	mov	r5, r2
 8006f56:	2209      	movs	r2, #9
 8006f58:	461f      	mov	r7, r3
 8006f5a:	3308      	adds	r3, #8
 8006f5c:	460c      	mov	r4, r1
 8006f5e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f62:	4606      	mov	r6, r0
 8006f64:	2201      	movs	r2, #1
 8006f66:	2100      	movs	r1, #0
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	db09      	blt.n	8006f80 <__s2b+0x30>
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	f7ff ff47 	bl	8006e00 <_Balloc>
 8006f72:	b940      	cbnz	r0, 8006f86 <__s2b+0x36>
 8006f74:	4602      	mov	r2, r0
 8006f76:	21d3      	movs	r1, #211	; 0xd3
 8006f78:	4b18      	ldr	r3, [pc, #96]	; (8006fdc <__s2b+0x8c>)
 8006f7a:	4819      	ldr	r0, [pc, #100]	; (8006fe0 <__s2b+0x90>)
 8006f7c:	f001 fccc 	bl	8008918 <__assert_func>
 8006f80:	0052      	lsls	r2, r2, #1
 8006f82:	3101      	adds	r1, #1
 8006f84:	e7f0      	b.n	8006f68 <__s2b+0x18>
 8006f86:	9b08      	ldr	r3, [sp, #32]
 8006f88:	2d09      	cmp	r5, #9
 8006f8a:	6143      	str	r3, [r0, #20]
 8006f8c:	f04f 0301 	mov.w	r3, #1
 8006f90:	6103      	str	r3, [r0, #16]
 8006f92:	dd16      	ble.n	8006fc2 <__s2b+0x72>
 8006f94:	f104 0909 	add.w	r9, r4, #9
 8006f98:	46c8      	mov	r8, r9
 8006f9a:	442c      	add	r4, r5
 8006f9c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006fa0:	4601      	mov	r1, r0
 8006fa2:	220a      	movs	r2, #10
 8006fa4:	4630      	mov	r0, r6
 8006fa6:	3b30      	subs	r3, #48	; 0x30
 8006fa8:	f7ff ff8c 	bl	8006ec4 <__multadd>
 8006fac:	45a0      	cmp	r8, r4
 8006fae:	d1f5      	bne.n	8006f9c <__s2b+0x4c>
 8006fb0:	f1a5 0408 	sub.w	r4, r5, #8
 8006fb4:	444c      	add	r4, r9
 8006fb6:	1b2d      	subs	r5, r5, r4
 8006fb8:	1963      	adds	r3, r4, r5
 8006fba:	42bb      	cmp	r3, r7
 8006fbc:	db04      	blt.n	8006fc8 <__s2b+0x78>
 8006fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fc2:	2509      	movs	r5, #9
 8006fc4:	340a      	adds	r4, #10
 8006fc6:	e7f6      	b.n	8006fb6 <__s2b+0x66>
 8006fc8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006fcc:	4601      	mov	r1, r0
 8006fce:	220a      	movs	r2, #10
 8006fd0:	4630      	mov	r0, r6
 8006fd2:	3b30      	subs	r3, #48	; 0x30
 8006fd4:	f7ff ff76 	bl	8006ec4 <__multadd>
 8006fd8:	e7ee      	b.n	8006fb8 <__s2b+0x68>
 8006fda:	bf00      	nop
 8006fdc:	080097a3 	.word	0x080097a3
 8006fe0:	080097b4 	.word	0x080097b4

08006fe4 <__hi0bits>:
 8006fe4:	0c02      	lsrs	r2, r0, #16
 8006fe6:	0412      	lsls	r2, r2, #16
 8006fe8:	4603      	mov	r3, r0
 8006fea:	b9ca      	cbnz	r2, 8007020 <__hi0bits+0x3c>
 8006fec:	0403      	lsls	r3, r0, #16
 8006fee:	2010      	movs	r0, #16
 8006ff0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006ff4:	bf04      	itt	eq
 8006ff6:	021b      	lsleq	r3, r3, #8
 8006ff8:	3008      	addeq	r0, #8
 8006ffa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006ffe:	bf04      	itt	eq
 8007000:	011b      	lsleq	r3, r3, #4
 8007002:	3004      	addeq	r0, #4
 8007004:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007008:	bf04      	itt	eq
 800700a:	009b      	lsleq	r3, r3, #2
 800700c:	3002      	addeq	r0, #2
 800700e:	2b00      	cmp	r3, #0
 8007010:	db05      	blt.n	800701e <__hi0bits+0x3a>
 8007012:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007016:	f100 0001 	add.w	r0, r0, #1
 800701a:	bf08      	it	eq
 800701c:	2020      	moveq	r0, #32
 800701e:	4770      	bx	lr
 8007020:	2000      	movs	r0, #0
 8007022:	e7e5      	b.n	8006ff0 <__hi0bits+0xc>

08007024 <__lo0bits>:
 8007024:	6803      	ldr	r3, [r0, #0]
 8007026:	4602      	mov	r2, r0
 8007028:	f013 0007 	ands.w	r0, r3, #7
 800702c:	d00b      	beq.n	8007046 <__lo0bits+0x22>
 800702e:	07d9      	lsls	r1, r3, #31
 8007030:	d421      	bmi.n	8007076 <__lo0bits+0x52>
 8007032:	0798      	lsls	r0, r3, #30
 8007034:	bf49      	itett	mi
 8007036:	085b      	lsrmi	r3, r3, #1
 8007038:	089b      	lsrpl	r3, r3, #2
 800703a:	2001      	movmi	r0, #1
 800703c:	6013      	strmi	r3, [r2, #0]
 800703e:	bf5c      	itt	pl
 8007040:	2002      	movpl	r0, #2
 8007042:	6013      	strpl	r3, [r2, #0]
 8007044:	4770      	bx	lr
 8007046:	b299      	uxth	r1, r3
 8007048:	b909      	cbnz	r1, 800704e <__lo0bits+0x2a>
 800704a:	2010      	movs	r0, #16
 800704c:	0c1b      	lsrs	r3, r3, #16
 800704e:	b2d9      	uxtb	r1, r3
 8007050:	b909      	cbnz	r1, 8007056 <__lo0bits+0x32>
 8007052:	3008      	adds	r0, #8
 8007054:	0a1b      	lsrs	r3, r3, #8
 8007056:	0719      	lsls	r1, r3, #28
 8007058:	bf04      	itt	eq
 800705a:	091b      	lsreq	r3, r3, #4
 800705c:	3004      	addeq	r0, #4
 800705e:	0799      	lsls	r1, r3, #30
 8007060:	bf04      	itt	eq
 8007062:	089b      	lsreq	r3, r3, #2
 8007064:	3002      	addeq	r0, #2
 8007066:	07d9      	lsls	r1, r3, #31
 8007068:	d403      	bmi.n	8007072 <__lo0bits+0x4e>
 800706a:	085b      	lsrs	r3, r3, #1
 800706c:	f100 0001 	add.w	r0, r0, #1
 8007070:	d003      	beq.n	800707a <__lo0bits+0x56>
 8007072:	6013      	str	r3, [r2, #0]
 8007074:	4770      	bx	lr
 8007076:	2000      	movs	r0, #0
 8007078:	4770      	bx	lr
 800707a:	2020      	movs	r0, #32
 800707c:	4770      	bx	lr
	...

08007080 <__i2b>:
 8007080:	b510      	push	{r4, lr}
 8007082:	460c      	mov	r4, r1
 8007084:	2101      	movs	r1, #1
 8007086:	f7ff febb 	bl	8006e00 <_Balloc>
 800708a:	4602      	mov	r2, r0
 800708c:	b928      	cbnz	r0, 800709a <__i2b+0x1a>
 800708e:	f240 1145 	movw	r1, #325	; 0x145
 8007092:	4b04      	ldr	r3, [pc, #16]	; (80070a4 <__i2b+0x24>)
 8007094:	4804      	ldr	r0, [pc, #16]	; (80070a8 <__i2b+0x28>)
 8007096:	f001 fc3f 	bl	8008918 <__assert_func>
 800709a:	2301      	movs	r3, #1
 800709c:	6144      	str	r4, [r0, #20]
 800709e:	6103      	str	r3, [r0, #16]
 80070a0:	bd10      	pop	{r4, pc}
 80070a2:	bf00      	nop
 80070a4:	080097a3 	.word	0x080097a3
 80070a8:	080097b4 	.word	0x080097b4

080070ac <__multiply>:
 80070ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b0:	4691      	mov	r9, r2
 80070b2:	690a      	ldr	r2, [r1, #16]
 80070b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80070b8:	460c      	mov	r4, r1
 80070ba:	429a      	cmp	r2, r3
 80070bc:	bfbe      	ittt	lt
 80070be:	460b      	movlt	r3, r1
 80070c0:	464c      	movlt	r4, r9
 80070c2:	4699      	movlt	r9, r3
 80070c4:	6927      	ldr	r7, [r4, #16]
 80070c6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80070ca:	68a3      	ldr	r3, [r4, #8]
 80070cc:	6861      	ldr	r1, [r4, #4]
 80070ce:	eb07 060a 	add.w	r6, r7, sl
 80070d2:	42b3      	cmp	r3, r6
 80070d4:	b085      	sub	sp, #20
 80070d6:	bfb8      	it	lt
 80070d8:	3101      	addlt	r1, #1
 80070da:	f7ff fe91 	bl	8006e00 <_Balloc>
 80070de:	b930      	cbnz	r0, 80070ee <__multiply+0x42>
 80070e0:	4602      	mov	r2, r0
 80070e2:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80070e6:	4b43      	ldr	r3, [pc, #268]	; (80071f4 <__multiply+0x148>)
 80070e8:	4843      	ldr	r0, [pc, #268]	; (80071f8 <__multiply+0x14c>)
 80070ea:	f001 fc15 	bl	8008918 <__assert_func>
 80070ee:	f100 0514 	add.w	r5, r0, #20
 80070f2:	462b      	mov	r3, r5
 80070f4:	2200      	movs	r2, #0
 80070f6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80070fa:	4543      	cmp	r3, r8
 80070fc:	d321      	bcc.n	8007142 <__multiply+0x96>
 80070fe:	f104 0314 	add.w	r3, r4, #20
 8007102:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007106:	f109 0314 	add.w	r3, r9, #20
 800710a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800710e:	9202      	str	r2, [sp, #8]
 8007110:	1b3a      	subs	r2, r7, r4
 8007112:	3a15      	subs	r2, #21
 8007114:	f022 0203 	bic.w	r2, r2, #3
 8007118:	3204      	adds	r2, #4
 800711a:	f104 0115 	add.w	r1, r4, #21
 800711e:	428f      	cmp	r7, r1
 8007120:	bf38      	it	cc
 8007122:	2204      	movcc	r2, #4
 8007124:	9201      	str	r2, [sp, #4]
 8007126:	9a02      	ldr	r2, [sp, #8]
 8007128:	9303      	str	r3, [sp, #12]
 800712a:	429a      	cmp	r2, r3
 800712c:	d80c      	bhi.n	8007148 <__multiply+0x9c>
 800712e:	2e00      	cmp	r6, #0
 8007130:	dd03      	ble.n	800713a <__multiply+0x8e>
 8007132:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007136:	2b00      	cmp	r3, #0
 8007138:	d05a      	beq.n	80071f0 <__multiply+0x144>
 800713a:	6106      	str	r6, [r0, #16]
 800713c:	b005      	add	sp, #20
 800713e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007142:	f843 2b04 	str.w	r2, [r3], #4
 8007146:	e7d8      	b.n	80070fa <__multiply+0x4e>
 8007148:	f8b3 a000 	ldrh.w	sl, [r3]
 800714c:	f1ba 0f00 	cmp.w	sl, #0
 8007150:	d023      	beq.n	800719a <__multiply+0xee>
 8007152:	46a9      	mov	r9, r5
 8007154:	f04f 0c00 	mov.w	ip, #0
 8007158:	f104 0e14 	add.w	lr, r4, #20
 800715c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007160:	f8d9 1000 	ldr.w	r1, [r9]
 8007164:	fa1f fb82 	uxth.w	fp, r2
 8007168:	b289      	uxth	r1, r1
 800716a:	fb0a 110b 	mla	r1, sl, fp, r1
 800716e:	4461      	add	r1, ip
 8007170:	f8d9 c000 	ldr.w	ip, [r9]
 8007174:	0c12      	lsrs	r2, r2, #16
 8007176:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800717a:	fb0a c202 	mla	r2, sl, r2, ip
 800717e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007182:	b289      	uxth	r1, r1
 8007184:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007188:	4577      	cmp	r7, lr
 800718a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800718e:	f849 1b04 	str.w	r1, [r9], #4
 8007192:	d8e3      	bhi.n	800715c <__multiply+0xb0>
 8007194:	9a01      	ldr	r2, [sp, #4]
 8007196:	f845 c002 	str.w	ip, [r5, r2]
 800719a:	9a03      	ldr	r2, [sp, #12]
 800719c:	3304      	adds	r3, #4
 800719e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80071a2:	f1b9 0f00 	cmp.w	r9, #0
 80071a6:	d021      	beq.n	80071ec <__multiply+0x140>
 80071a8:	46ae      	mov	lr, r5
 80071aa:	f04f 0a00 	mov.w	sl, #0
 80071ae:	6829      	ldr	r1, [r5, #0]
 80071b0:	f104 0c14 	add.w	ip, r4, #20
 80071b4:	f8bc b000 	ldrh.w	fp, [ip]
 80071b8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80071bc:	b289      	uxth	r1, r1
 80071be:	fb09 220b 	mla	r2, r9, fp, r2
 80071c2:	4452      	add	r2, sl
 80071c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80071c8:	f84e 1b04 	str.w	r1, [lr], #4
 80071cc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80071d0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80071d4:	f8be 1000 	ldrh.w	r1, [lr]
 80071d8:	4567      	cmp	r7, ip
 80071da:	fb09 110a 	mla	r1, r9, sl, r1
 80071de:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80071e2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80071e6:	d8e5      	bhi.n	80071b4 <__multiply+0x108>
 80071e8:	9a01      	ldr	r2, [sp, #4]
 80071ea:	50a9      	str	r1, [r5, r2]
 80071ec:	3504      	adds	r5, #4
 80071ee:	e79a      	b.n	8007126 <__multiply+0x7a>
 80071f0:	3e01      	subs	r6, #1
 80071f2:	e79c      	b.n	800712e <__multiply+0x82>
 80071f4:	080097a3 	.word	0x080097a3
 80071f8:	080097b4 	.word	0x080097b4

080071fc <__pow5mult>:
 80071fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007200:	4615      	mov	r5, r2
 8007202:	f012 0203 	ands.w	r2, r2, #3
 8007206:	4606      	mov	r6, r0
 8007208:	460f      	mov	r7, r1
 800720a:	d007      	beq.n	800721c <__pow5mult+0x20>
 800720c:	4c25      	ldr	r4, [pc, #148]	; (80072a4 <__pow5mult+0xa8>)
 800720e:	3a01      	subs	r2, #1
 8007210:	2300      	movs	r3, #0
 8007212:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007216:	f7ff fe55 	bl	8006ec4 <__multadd>
 800721a:	4607      	mov	r7, r0
 800721c:	10ad      	asrs	r5, r5, #2
 800721e:	d03d      	beq.n	800729c <__pow5mult+0xa0>
 8007220:	69f4      	ldr	r4, [r6, #28]
 8007222:	b97c      	cbnz	r4, 8007244 <__pow5mult+0x48>
 8007224:	2010      	movs	r0, #16
 8007226:	f7ff fd37 	bl	8006c98 <malloc>
 800722a:	4602      	mov	r2, r0
 800722c:	61f0      	str	r0, [r6, #28]
 800722e:	b928      	cbnz	r0, 800723c <__pow5mult+0x40>
 8007230:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007234:	4b1c      	ldr	r3, [pc, #112]	; (80072a8 <__pow5mult+0xac>)
 8007236:	481d      	ldr	r0, [pc, #116]	; (80072ac <__pow5mult+0xb0>)
 8007238:	f001 fb6e 	bl	8008918 <__assert_func>
 800723c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007240:	6004      	str	r4, [r0, #0]
 8007242:	60c4      	str	r4, [r0, #12]
 8007244:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007248:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800724c:	b94c      	cbnz	r4, 8007262 <__pow5mult+0x66>
 800724e:	f240 2171 	movw	r1, #625	; 0x271
 8007252:	4630      	mov	r0, r6
 8007254:	f7ff ff14 	bl	8007080 <__i2b>
 8007258:	2300      	movs	r3, #0
 800725a:	4604      	mov	r4, r0
 800725c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007260:	6003      	str	r3, [r0, #0]
 8007262:	f04f 0900 	mov.w	r9, #0
 8007266:	07eb      	lsls	r3, r5, #31
 8007268:	d50a      	bpl.n	8007280 <__pow5mult+0x84>
 800726a:	4639      	mov	r1, r7
 800726c:	4622      	mov	r2, r4
 800726e:	4630      	mov	r0, r6
 8007270:	f7ff ff1c 	bl	80070ac <__multiply>
 8007274:	4680      	mov	r8, r0
 8007276:	4639      	mov	r1, r7
 8007278:	4630      	mov	r0, r6
 800727a:	f7ff fe01 	bl	8006e80 <_Bfree>
 800727e:	4647      	mov	r7, r8
 8007280:	106d      	asrs	r5, r5, #1
 8007282:	d00b      	beq.n	800729c <__pow5mult+0xa0>
 8007284:	6820      	ldr	r0, [r4, #0]
 8007286:	b938      	cbnz	r0, 8007298 <__pow5mult+0x9c>
 8007288:	4622      	mov	r2, r4
 800728a:	4621      	mov	r1, r4
 800728c:	4630      	mov	r0, r6
 800728e:	f7ff ff0d 	bl	80070ac <__multiply>
 8007292:	6020      	str	r0, [r4, #0]
 8007294:	f8c0 9000 	str.w	r9, [r0]
 8007298:	4604      	mov	r4, r0
 800729a:	e7e4      	b.n	8007266 <__pow5mult+0x6a>
 800729c:	4638      	mov	r0, r7
 800729e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072a2:	bf00      	nop
 80072a4:	08009900 	.word	0x08009900
 80072a8:	08009734 	.word	0x08009734
 80072ac:	080097b4 	.word	0x080097b4

080072b0 <__lshift>:
 80072b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072b4:	460c      	mov	r4, r1
 80072b6:	4607      	mov	r7, r0
 80072b8:	4691      	mov	r9, r2
 80072ba:	6923      	ldr	r3, [r4, #16]
 80072bc:	6849      	ldr	r1, [r1, #4]
 80072be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80072c2:	68a3      	ldr	r3, [r4, #8]
 80072c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80072c8:	f108 0601 	add.w	r6, r8, #1
 80072cc:	42b3      	cmp	r3, r6
 80072ce:	db0b      	blt.n	80072e8 <__lshift+0x38>
 80072d0:	4638      	mov	r0, r7
 80072d2:	f7ff fd95 	bl	8006e00 <_Balloc>
 80072d6:	4605      	mov	r5, r0
 80072d8:	b948      	cbnz	r0, 80072ee <__lshift+0x3e>
 80072da:	4602      	mov	r2, r0
 80072dc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80072e0:	4b27      	ldr	r3, [pc, #156]	; (8007380 <__lshift+0xd0>)
 80072e2:	4828      	ldr	r0, [pc, #160]	; (8007384 <__lshift+0xd4>)
 80072e4:	f001 fb18 	bl	8008918 <__assert_func>
 80072e8:	3101      	adds	r1, #1
 80072ea:	005b      	lsls	r3, r3, #1
 80072ec:	e7ee      	b.n	80072cc <__lshift+0x1c>
 80072ee:	2300      	movs	r3, #0
 80072f0:	f100 0114 	add.w	r1, r0, #20
 80072f4:	f100 0210 	add.w	r2, r0, #16
 80072f8:	4618      	mov	r0, r3
 80072fa:	4553      	cmp	r3, sl
 80072fc:	db33      	blt.n	8007366 <__lshift+0xb6>
 80072fe:	6920      	ldr	r0, [r4, #16]
 8007300:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007304:	f104 0314 	add.w	r3, r4, #20
 8007308:	f019 091f 	ands.w	r9, r9, #31
 800730c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007310:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007314:	d02b      	beq.n	800736e <__lshift+0xbe>
 8007316:	468a      	mov	sl, r1
 8007318:	2200      	movs	r2, #0
 800731a:	f1c9 0e20 	rsb	lr, r9, #32
 800731e:	6818      	ldr	r0, [r3, #0]
 8007320:	fa00 f009 	lsl.w	r0, r0, r9
 8007324:	4310      	orrs	r0, r2
 8007326:	f84a 0b04 	str.w	r0, [sl], #4
 800732a:	f853 2b04 	ldr.w	r2, [r3], #4
 800732e:	459c      	cmp	ip, r3
 8007330:	fa22 f20e 	lsr.w	r2, r2, lr
 8007334:	d8f3      	bhi.n	800731e <__lshift+0x6e>
 8007336:	ebac 0304 	sub.w	r3, ip, r4
 800733a:	3b15      	subs	r3, #21
 800733c:	f023 0303 	bic.w	r3, r3, #3
 8007340:	3304      	adds	r3, #4
 8007342:	f104 0015 	add.w	r0, r4, #21
 8007346:	4584      	cmp	ip, r0
 8007348:	bf38      	it	cc
 800734a:	2304      	movcc	r3, #4
 800734c:	50ca      	str	r2, [r1, r3]
 800734e:	b10a      	cbz	r2, 8007354 <__lshift+0xa4>
 8007350:	f108 0602 	add.w	r6, r8, #2
 8007354:	3e01      	subs	r6, #1
 8007356:	4638      	mov	r0, r7
 8007358:	4621      	mov	r1, r4
 800735a:	612e      	str	r6, [r5, #16]
 800735c:	f7ff fd90 	bl	8006e80 <_Bfree>
 8007360:	4628      	mov	r0, r5
 8007362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007366:	f842 0f04 	str.w	r0, [r2, #4]!
 800736a:	3301      	adds	r3, #1
 800736c:	e7c5      	b.n	80072fa <__lshift+0x4a>
 800736e:	3904      	subs	r1, #4
 8007370:	f853 2b04 	ldr.w	r2, [r3], #4
 8007374:	459c      	cmp	ip, r3
 8007376:	f841 2f04 	str.w	r2, [r1, #4]!
 800737a:	d8f9      	bhi.n	8007370 <__lshift+0xc0>
 800737c:	e7ea      	b.n	8007354 <__lshift+0xa4>
 800737e:	bf00      	nop
 8007380:	080097a3 	.word	0x080097a3
 8007384:	080097b4 	.word	0x080097b4

08007388 <__mcmp>:
 8007388:	4603      	mov	r3, r0
 800738a:	690a      	ldr	r2, [r1, #16]
 800738c:	6900      	ldr	r0, [r0, #16]
 800738e:	b530      	push	{r4, r5, lr}
 8007390:	1a80      	subs	r0, r0, r2
 8007392:	d10d      	bne.n	80073b0 <__mcmp+0x28>
 8007394:	3314      	adds	r3, #20
 8007396:	3114      	adds	r1, #20
 8007398:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800739c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80073a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80073a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80073a8:	4295      	cmp	r5, r2
 80073aa:	d002      	beq.n	80073b2 <__mcmp+0x2a>
 80073ac:	d304      	bcc.n	80073b8 <__mcmp+0x30>
 80073ae:	2001      	movs	r0, #1
 80073b0:	bd30      	pop	{r4, r5, pc}
 80073b2:	42a3      	cmp	r3, r4
 80073b4:	d3f4      	bcc.n	80073a0 <__mcmp+0x18>
 80073b6:	e7fb      	b.n	80073b0 <__mcmp+0x28>
 80073b8:	f04f 30ff 	mov.w	r0, #4294967295
 80073bc:	e7f8      	b.n	80073b0 <__mcmp+0x28>
	...

080073c0 <__mdiff>:
 80073c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c4:	460d      	mov	r5, r1
 80073c6:	4607      	mov	r7, r0
 80073c8:	4611      	mov	r1, r2
 80073ca:	4628      	mov	r0, r5
 80073cc:	4614      	mov	r4, r2
 80073ce:	f7ff ffdb 	bl	8007388 <__mcmp>
 80073d2:	1e06      	subs	r6, r0, #0
 80073d4:	d111      	bne.n	80073fa <__mdiff+0x3a>
 80073d6:	4631      	mov	r1, r6
 80073d8:	4638      	mov	r0, r7
 80073da:	f7ff fd11 	bl	8006e00 <_Balloc>
 80073de:	4602      	mov	r2, r0
 80073e0:	b928      	cbnz	r0, 80073ee <__mdiff+0x2e>
 80073e2:	f240 2137 	movw	r1, #567	; 0x237
 80073e6:	4b3a      	ldr	r3, [pc, #232]	; (80074d0 <__mdiff+0x110>)
 80073e8:	483a      	ldr	r0, [pc, #232]	; (80074d4 <__mdiff+0x114>)
 80073ea:	f001 fa95 	bl	8008918 <__assert_func>
 80073ee:	2301      	movs	r3, #1
 80073f0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80073f4:	4610      	mov	r0, r2
 80073f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073fa:	bfa4      	itt	ge
 80073fc:	4623      	movge	r3, r4
 80073fe:	462c      	movge	r4, r5
 8007400:	4638      	mov	r0, r7
 8007402:	6861      	ldr	r1, [r4, #4]
 8007404:	bfa6      	itte	ge
 8007406:	461d      	movge	r5, r3
 8007408:	2600      	movge	r6, #0
 800740a:	2601      	movlt	r6, #1
 800740c:	f7ff fcf8 	bl	8006e00 <_Balloc>
 8007410:	4602      	mov	r2, r0
 8007412:	b918      	cbnz	r0, 800741c <__mdiff+0x5c>
 8007414:	f240 2145 	movw	r1, #581	; 0x245
 8007418:	4b2d      	ldr	r3, [pc, #180]	; (80074d0 <__mdiff+0x110>)
 800741a:	e7e5      	b.n	80073e8 <__mdiff+0x28>
 800741c:	f102 0814 	add.w	r8, r2, #20
 8007420:	46c2      	mov	sl, r8
 8007422:	f04f 0c00 	mov.w	ip, #0
 8007426:	6927      	ldr	r7, [r4, #16]
 8007428:	60c6      	str	r6, [r0, #12]
 800742a:	692e      	ldr	r6, [r5, #16]
 800742c:	f104 0014 	add.w	r0, r4, #20
 8007430:	f105 0914 	add.w	r9, r5, #20
 8007434:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007438:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800743c:	3410      	adds	r4, #16
 800743e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007442:	f859 3b04 	ldr.w	r3, [r9], #4
 8007446:	fa1f f18b 	uxth.w	r1, fp
 800744a:	4461      	add	r1, ip
 800744c:	fa1f fc83 	uxth.w	ip, r3
 8007450:	0c1b      	lsrs	r3, r3, #16
 8007452:	eba1 010c 	sub.w	r1, r1, ip
 8007456:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800745a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800745e:	b289      	uxth	r1, r1
 8007460:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007464:	454e      	cmp	r6, r9
 8007466:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800746a:	f84a 1b04 	str.w	r1, [sl], #4
 800746e:	d8e6      	bhi.n	800743e <__mdiff+0x7e>
 8007470:	1b73      	subs	r3, r6, r5
 8007472:	3b15      	subs	r3, #21
 8007474:	f023 0303 	bic.w	r3, r3, #3
 8007478:	3515      	adds	r5, #21
 800747a:	3304      	adds	r3, #4
 800747c:	42ae      	cmp	r6, r5
 800747e:	bf38      	it	cc
 8007480:	2304      	movcc	r3, #4
 8007482:	4418      	add	r0, r3
 8007484:	4443      	add	r3, r8
 8007486:	461e      	mov	r6, r3
 8007488:	4605      	mov	r5, r0
 800748a:	4575      	cmp	r5, lr
 800748c:	d30e      	bcc.n	80074ac <__mdiff+0xec>
 800748e:	f10e 0103 	add.w	r1, lr, #3
 8007492:	1a09      	subs	r1, r1, r0
 8007494:	f021 0103 	bic.w	r1, r1, #3
 8007498:	3803      	subs	r0, #3
 800749a:	4586      	cmp	lr, r0
 800749c:	bf38      	it	cc
 800749e:	2100      	movcc	r1, #0
 80074a0:	440b      	add	r3, r1
 80074a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80074a6:	b189      	cbz	r1, 80074cc <__mdiff+0x10c>
 80074a8:	6117      	str	r7, [r2, #16]
 80074aa:	e7a3      	b.n	80073f4 <__mdiff+0x34>
 80074ac:	f855 8b04 	ldr.w	r8, [r5], #4
 80074b0:	fa1f f188 	uxth.w	r1, r8
 80074b4:	4461      	add	r1, ip
 80074b6:	140c      	asrs	r4, r1, #16
 80074b8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80074bc:	b289      	uxth	r1, r1
 80074be:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80074c2:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80074c6:	f846 1b04 	str.w	r1, [r6], #4
 80074ca:	e7de      	b.n	800748a <__mdiff+0xca>
 80074cc:	3f01      	subs	r7, #1
 80074ce:	e7e8      	b.n	80074a2 <__mdiff+0xe2>
 80074d0:	080097a3 	.word	0x080097a3
 80074d4:	080097b4 	.word	0x080097b4

080074d8 <__ulp>:
 80074d8:	4b0e      	ldr	r3, [pc, #56]	; (8007514 <__ulp+0x3c>)
 80074da:	400b      	ands	r3, r1
 80074dc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	dc08      	bgt.n	80074f6 <__ulp+0x1e>
 80074e4:	425b      	negs	r3, r3
 80074e6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80074ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 80074ee:	da04      	bge.n	80074fa <__ulp+0x22>
 80074f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80074f4:	4113      	asrs	r3, r2
 80074f6:	2200      	movs	r2, #0
 80074f8:	e008      	b.n	800750c <__ulp+0x34>
 80074fa:	f1a2 0314 	sub.w	r3, r2, #20
 80074fe:	2b1e      	cmp	r3, #30
 8007500:	bfd6      	itet	le
 8007502:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007506:	2201      	movgt	r2, #1
 8007508:	40da      	lsrle	r2, r3
 800750a:	2300      	movs	r3, #0
 800750c:	4619      	mov	r1, r3
 800750e:	4610      	mov	r0, r2
 8007510:	4770      	bx	lr
 8007512:	bf00      	nop
 8007514:	7ff00000 	.word	0x7ff00000

08007518 <__b2d>:
 8007518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800751a:	6905      	ldr	r5, [r0, #16]
 800751c:	f100 0714 	add.w	r7, r0, #20
 8007520:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007524:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007528:	1f2e      	subs	r6, r5, #4
 800752a:	4620      	mov	r0, r4
 800752c:	f7ff fd5a 	bl	8006fe4 <__hi0bits>
 8007530:	f1c0 0220 	rsb	r2, r0, #32
 8007534:	280a      	cmp	r0, #10
 8007536:	4603      	mov	r3, r0
 8007538:	f8df c068 	ldr.w	ip, [pc, #104]	; 80075a4 <__b2d+0x8c>
 800753c:	600a      	str	r2, [r1, #0]
 800753e:	dc12      	bgt.n	8007566 <__b2d+0x4e>
 8007540:	f1c0 0e0b 	rsb	lr, r0, #11
 8007544:	fa24 f20e 	lsr.w	r2, r4, lr
 8007548:	42b7      	cmp	r7, r6
 800754a:	ea42 010c 	orr.w	r1, r2, ip
 800754e:	bf2c      	ite	cs
 8007550:	2200      	movcs	r2, #0
 8007552:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8007556:	3315      	adds	r3, #21
 8007558:	fa04 f303 	lsl.w	r3, r4, r3
 800755c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007560:	431a      	orrs	r2, r3
 8007562:	4610      	mov	r0, r2
 8007564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007566:	42b7      	cmp	r7, r6
 8007568:	bf2e      	itee	cs
 800756a:	2200      	movcs	r2, #0
 800756c:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8007570:	f1a5 0608 	subcc.w	r6, r5, #8
 8007574:	3b0b      	subs	r3, #11
 8007576:	d012      	beq.n	800759e <__b2d+0x86>
 8007578:	f1c3 0520 	rsb	r5, r3, #32
 800757c:	fa22 f105 	lsr.w	r1, r2, r5
 8007580:	409c      	lsls	r4, r3
 8007582:	430c      	orrs	r4, r1
 8007584:	42be      	cmp	r6, r7
 8007586:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800758a:	bf94      	ite	ls
 800758c:	2400      	movls	r4, #0
 800758e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007592:	409a      	lsls	r2, r3
 8007594:	40ec      	lsrs	r4, r5
 8007596:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800759a:	4322      	orrs	r2, r4
 800759c:	e7e1      	b.n	8007562 <__b2d+0x4a>
 800759e:	ea44 010c 	orr.w	r1, r4, ip
 80075a2:	e7de      	b.n	8007562 <__b2d+0x4a>
 80075a4:	3ff00000 	.word	0x3ff00000

080075a8 <__d2b>:
 80075a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075aa:	2101      	movs	r1, #1
 80075ac:	4617      	mov	r7, r2
 80075ae:	461c      	mov	r4, r3
 80075b0:	9e08      	ldr	r6, [sp, #32]
 80075b2:	f7ff fc25 	bl	8006e00 <_Balloc>
 80075b6:	4605      	mov	r5, r0
 80075b8:	b930      	cbnz	r0, 80075c8 <__d2b+0x20>
 80075ba:	4602      	mov	r2, r0
 80075bc:	f240 310f 	movw	r1, #783	; 0x30f
 80075c0:	4b22      	ldr	r3, [pc, #136]	; (800764c <__d2b+0xa4>)
 80075c2:	4823      	ldr	r0, [pc, #140]	; (8007650 <__d2b+0xa8>)
 80075c4:	f001 f9a8 	bl	8008918 <__assert_func>
 80075c8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80075cc:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80075d0:	bb24      	cbnz	r4, 800761c <__d2b+0x74>
 80075d2:	2f00      	cmp	r7, #0
 80075d4:	9301      	str	r3, [sp, #4]
 80075d6:	d026      	beq.n	8007626 <__d2b+0x7e>
 80075d8:	4668      	mov	r0, sp
 80075da:	9700      	str	r7, [sp, #0]
 80075dc:	f7ff fd22 	bl	8007024 <__lo0bits>
 80075e0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80075e4:	b1e8      	cbz	r0, 8007622 <__d2b+0x7a>
 80075e6:	f1c0 0320 	rsb	r3, r0, #32
 80075ea:	fa02 f303 	lsl.w	r3, r2, r3
 80075ee:	430b      	orrs	r3, r1
 80075f0:	40c2      	lsrs	r2, r0
 80075f2:	616b      	str	r3, [r5, #20]
 80075f4:	9201      	str	r2, [sp, #4]
 80075f6:	9b01      	ldr	r3, [sp, #4]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	bf14      	ite	ne
 80075fc:	2102      	movne	r1, #2
 80075fe:	2101      	moveq	r1, #1
 8007600:	61ab      	str	r3, [r5, #24]
 8007602:	6129      	str	r1, [r5, #16]
 8007604:	b1bc      	cbz	r4, 8007636 <__d2b+0x8e>
 8007606:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800760a:	4404      	add	r4, r0
 800760c:	6034      	str	r4, [r6, #0]
 800760e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007614:	6018      	str	r0, [r3, #0]
 8007616:	4628      	mov	r0, r5
 8007618:	b003      	add	sp, #12
 800761a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800761c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007620:	e7d7      	b.n	80075d2 <__d2b+0x2a>
 8007622:	6169      	str	r1, [r5, #20]
 8007624:	e7e7      	b.n	80075f6 <__d2b+0x4e>
 8007626:	a801      	add	r0, sp, #4
 8007628:	f7ff fcfc 	bl	8007024 <__lo0bits>
 800762c:	9b01      	ldr	r3, [sp, #4]
 800762e:	2101      	movs	r1, #1
 8007630:	616b      	str	r3, [r5, #20]
 8007632:	3020      	adds	r0, #32
 8007634:	e7e5      	b.n	8007602 <__d2b+0x5a>
 8007636:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800763a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800763e:	6030      	str	r0, [r6, #0]
 8007640:	6918      	ldr	r0, [r3, #16]
 8007642:	f7ff fccf 	bl	8006fe4 <__hi0bits>
 8007646:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800764a:	e7e2      	b.n	8007612 <__d2b+0x6a>
 800764c:	080097a3 	.word	0x080097a3
 8007650:	080097b4 	.word	0x080097b4

08007654 <__ratio>:
 8007654:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007658:	4688      	mov	r8, r1
 800765a:	4669      	mov	r1, sp
 800765c:	4681      	mov	r9, r0
 800765e:	f7ff ff5b 	bl	8007518 <__b2d>
 8007662:	460f      	mov	r7, r1
 8007664:	4604      	mov	r4, r0
 8007666:	460d      	mov	r5, r1
 8007668:	4640      	mov	r0, r8
 800766a:	a901      	add	r1, sp, #4
 800766c:	f7ff ff54 	bl	8007518 <__b2d>
 8007670:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007674:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007678:	468b      	mov	fp, r1
 800767a:	eba3 0c02 	sub.w	ip, r3, r2
 800767e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007682:	1a9b      	subs	r3, r3, r2
 8007684:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007688:	2b00      	cmp	r3, #0
 800768a:	bfd5      	itete	le
 800768c:	460a      	movle	r2, r1
 800768e:	462a      	movgt	r2, r5
 8007690:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007694:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007698:	bfd8      	it	le
 800769a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800769e:	465b      	mov	r3, fp
 80076a0:	4602      	mov	r2, r0
 80076a2:	4639      	mov	r1, r7
 80076a4:	4620      	mov	r0, r4
 80076a6:	f7f9 f841 	bl	800072c <__aeabi_ddiv>
 80076aa:	b003      	add	sp, #12
 80076ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080076b0 <__copybits>:
 80076b0:	3901      	subs	r1, #1
 80076b2:	b570      	push	{r4, r5, r6, lr}
 80076b4:	1149      	asrs	r1, r1, #5
 80076b6:	6914      	ldr	r4, [r2, #16]
 80076b8:	3101      	adds	r1, #1
 80076ba:	f102 0314 	add.w	r3, r2, #20
 80076be:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80076c2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80076c6:	1f05      	subs	r5, r0, #4
 80076c8:	42a3      	cmp	r3, r4
 80076ca:	d30c      	bcc.n	80076e6 <__copybits+0x36>
 80076cc:	1aa3      	subs	r3, r4, r2
 80076ce:	3b11      	subs	r3, #17
 80076d0:	f023 0303 	bic.w	r3, r3, #3
 80076d4:	3211      	adds	r2, #17
 80076d6:	42a2      	cmp	r2, r4
 80076d8:	bf88      	it	hi
 80076da:	2300      	movhi	r3, #0
 80076dc:	4418      	add	r0, r3
 80076de:	2300      	movs	r3, #0
 80076e0:	4288      	cmp	r0, r1
 80076e2:	d305      	bcc.n	80076f0 <__copybits+0x40>
 80076e4:	bd70      	pop	{r4, r5, r6, pc}
 80076e6:	f853 6b04 	ldr.w	r6, [r3], #4
 80076ea:	f845 6f04 	str.w	r6, [r5, #4]!
 80076ee:	e7eb      	b.n	80076c8 <__copybits+0x18>
 80076f0:	f840 3b04 	str.w	r3, [r0], #4
 80076f4:	e7f4      	b.n	80076e0 <__copybits+0x30>

080076f6 <__any_on>:
 80076f6:	f100 0214 	add.w	r2, r0, #20
 80076fa:	6900      	ldr	r0, [r0, #16]
 80076fc:	114b      	asrs	r3, r1, #5
 80076fe:	4298      	cmp	r0, r3
 8007700:	b510      	push	{r4, lr}
 8007702:	db11      	blt.n	8007728 <__any_on+0x32>
 8007704:	dd0a      	ble.n	800771c <__any_on+0x26>
 8007706:	f011 011f 	ands.w	r1, r1, #31
 800770a:	d007      	beq.n	800771c <__any_on+0x26>
 800770c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007710:	fa24 f001 	lsr.w	r0, r4, r1
 8007714:	fa00 f101 	lsl.w	r1, r0, r1
 8007718:	428c      	cmp	r4, r1
 800771a:	d10b      	bne.n	8007734 <__any_on+0x3e>
 800771c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007720:	4293      	cmp	r3, r2
 8007722:	d803      	bhi.n	800772c <__any_on+0x36>
 8007724:	2000      	movs	r0, #0
 8007726:	bd10      	pop	{r4, pc}
 8007728:	4603      	mov	r3, r0
 800772a:	e7f7      	b.n	800771c <__any_on+0x26>
 800772c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007730:	2900      	cmp	r1, #0
 8007732:	d0f5      	beq.n	8007720 <__any_on+0x2a>
 8007734:	2001      	movs	r0, #1
 8007736:	e7f6      	b.n	8007726 <__any_on+0x30>

08007738 <sulp>:
 8007738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800773c:	460f      	mov	r7, r1
 800773e:	4690      	mov	r8, r2
 8007740:	f7ff feca 	bl	80074d8 <__ulp>
 8007744:	4604      	mov	r4, r0
 8007746:	460d      	mov	r5, r1
 8007748:	f1b8 0f00 	cmp.w	r8, #0
 800774c:	d011      	beq.n	8007772 <sulp+0x3a>
 800774e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007752:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007756:	2b00      	cmp	r3, #0
 8007758:	dd0b      	ble.n	8007772 <sulp+0x3a>
 800775a:	2400      	movs	r4, #0
 800775c:	051b      	lsls	r3, r3, #20
 800775e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007762:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007766:	4622      	mov	r2, r4
 8007768:	462b      	mov	r3, r5
 800776a:	f7f8 feb5 	bl	80004d8 <__aeabi_dmul>
 800776e:	4604      	mov	r4, r0
 8007770:	460d      	mov	r5, r1
 8007772:	4620      	mov	r0, r4
 8007774:	4629      	mov	r1, r5
 8007776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800777a:	0000      	movs	r0, r0
 800777c:	0000      	movs	r0, r0
	...

08007780 <_strtod_l>:
 8007780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007784:	b09f      	sub	sp, #124	; 0x7c
 8007786:	9217      	str	r2, [sp, #92]	; 0x5c
 8007788:	2200      	movs	r2, #0
 800778a:	4604      	mov	r4, r0
 800778c:	921a      	str	r2, [sp, #104]	; 0x68
 800778e:	460d      	mov	r5, r1
 8007790:	f04f 0800 	mov.w	r8, #0
 8007794:	f04f 0900 	mov.w	r9, #0
 8007798:	460a      	mov	r2, r1
 800779a:	9219      	str	r2, [sp, #100]	; 0x64
 800779c:	7811      	ldrb	r1, [r2, #0]
 800779e:	292b      	cmp	r1, #43	; 0x2b
 80077a0:	d04a      	beq.n	8007838 <_strtod_l+0xb8>
 80077a2:	d838      	bhi.n	8007816 <_strtod_l+0x96>
 80077a4:	290d      	cmp	r1, #13
 80077a6:	d832      	bhi.n	800780e <_strtod_l+0x8e>
 80077a8:	2908      	cmp	r1, #8
 80077aa:	d832      	bhi.n	8007812 <_strtod_l+0x92>
 80077ac:	2900      	cmp	r1, #0
 80077ae:	d03b      	beq.n	8007828 <_strtod_l+0xa8>
 80077b0:	2200      	movs	r2, #0
 80077b2:	920e      	str	r2, [sp, #56]	; 0x38
 80077b4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80077b6:	7832      	ldrb	r2, [r6, #0]
 80077b8:	2a30      	cmp	r2, #48	; 0x30
 80077ba:	f040 80b2 	bne.w	8007922 <_strtod_l+0x1a2>
 80077be:	7872      	ldrb	r2, [r6, #1]
 80077c0:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80077c4:	2a58      	cmp	r2, #88	; 0x58
 80077c6:	d16e      	bne.n	80078a6 <_strtod_l+0x126>
 80077c8:	9302      	str	r3, [sp, #8]
 80077ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077cc:	4620      	mov	r0, r4
 80077ce:	9301      	str	r3, [sp, #4]
 80077d0:	ab1a      	add	r3, sp, #104	; 0x68
 80077d2:	9300      	str	r3, [sp, #0]
 80077d4:	4a8c      	ldr	r2, [pc, #560]	; (8007a08 <_strtod_l+0x288>)
 80077d6:	ab1b      	add	r3, sp, #108	; 0x6c
 80077d8:	a919      	add	r1, sp, #100	; 0x64
 80077da:	f001 f937 	bl	8008a4c <__gethex>
 80077de:	f010 070f 	ands.w	r7, r0, #15
 80077e2:	4605      	mov	r5, r0
 80077e4:	d005      	beq.n	80077f2 <_strtod_l+0x72>
 80077e6:	2f06      	cmp	r7, #6
 80077e8:	d128      	bne.n	800783c <_strtod_l+0xbc>
 80077ea:	2300      	movs	r3, #0
 80077ec:	3601      	adds	r6, #1
 80077ee:	9619      	str	r6, [sp, #100]	; 0x64
 80077f0:	930e      	str	r3, [sp, #56]	; 0x38
 80077f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f040 85a0 	bne.w	800833a <_strtod_l+0xbba>
 80077fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077fc:	b1cb      	cbz	r3, 8007832 <_strtod_l+0xb2>
 80077fe:	4642      	mov	r2, r8
 8007800:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007804:	4610      	mov	r0, r2
 8007806:	4619      	mov	r1, r3
 8007808:	b01f      	add	sp, #124	; 0x7c
 800780a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800780e:	2920      	cmp	r1, #32
 8007810:	d1ce      	bne.n	80077b0 <_strtod_l+0x30>
 8007812:	3201      	adds	r2, #1
 8007814:	e7c1      	b.n	800779a <_strtod_l+0x1a>
 8007816:	292d      	cmp	r1, #45	; 0x2d
 8007818:	d1ca      	bne.n	80077b0 <_strtod_l+0x30>
 800781a:	2101      	movs	r1, #1
 800781c:	910e      	str	r1, [sp, #56]	; 0x38
 800781e:	1c51      	adds	r1, r2, #1
 8007820:	9119      	str	r1, [sp, #100]	; 0x64
 8007822:	7852      	ldrb	r2, [r2, #1]
 8007824:	2a00      	cmp	r2, #0
 8007826:	d1c5      	bne.n	80077b4 <_strtod_l+0x34>
 8007828:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800782a:	9519      	str	r5, [sp, #100]	; 0x64
 800782c:	2b00      	cmp	r3, #0
 800782e:	f040 8582 	bne.w	8008336 <_strtod_l+0xbb6>
 8007832:	4642      	mov	r2, r8
 8007834:	464b      	mov	r3, r9
 8007836:	e7e5      	b.n	8007804 <_strtod_l+0x84>
 8007838:	2100      	movs	r1, #0
 800783a:	e7ef      	b.n	800781c <_strtod_l+0x9c>
 800783c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800783e:	b13a      	cbz	r2, 8007850 <_strtod_l+0xd0>
 8007840:	2135      	movs	r1, #53	; 0x35
 8007842:	a81c      	add	r0, sp, #112	; 0x70
 8007844:	f7ff ff34 	bl	80076b0 <__copybits>
 8007848:	4620      	mov	r0, r4
 800784a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800784c:	f7ff fb18 	bl	8006e80 <_Bfree>
 8007850:	3f01      	subs	r7, #1
 8007852:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007854:	2f04      	cmp	r7, #4
 8007856:	d806      	bhi.n	8007866 <_strtod_l+0xe6>
 8007858:	e8df f007 	tbb	[pc, r7]
 800785c:	201d0314 	.word	0x201d0314
 8007860:	14          	.byte	0x14
 8007861:	00          	.byte	0x00
 8007862:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8007866:	05e9      	lsls	r1, r5, #23
 8007868:	bf48      	it	mi
 800786a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800786e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007872:	0d1b      	lsrs	r3, r3, #20
 8007874:	051b      	lsls	r3, r3, #20
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1bb      	bne.n	80077f2 <_strtod_l+0x72>
 800787a:	f7fe fb17 	bl	8005eac <__errno>
 800787e:	2322      	movs	r3, #34	; 0x22
 8007880:	6003      	str	r3, [r0, #0]
 8007882:	e7b6      	b.n	80077f2 <_strtod_l+0x72>
 8007884:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007888:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800788c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007890:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007894:	e7e7      	b.n	8007866 <_strtod_l+0xe6>
 8007896:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8007a0c <_strtod_l+0x28c>
 800789a:	e7e4      	b.n	8007866 <_strtod_l+0xe6>
 800789c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80078a0:	f04f 38ff 	mov.w	r8, #4294967295
 80078a4:	e7df      	b.n	8007866 <_strtod_l+0xe6>
 80078a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80078a8:	1c5a      	adds	r2, r3, #1
 80078aa:	9219      	str	r2, [sp, #100]	; 0x64
 80078ac:	785b      	ldrb	r3, [r3, #1]
 80078ae:	2b30      	cmp	r3, #48	; 0x30
 80078b0:	d0f9      	beq.n	80078a6 <_strtod_l+0x126>
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d09d      	beq.n	80077f2 <_strtod_l+0x72>
 80078b6:	2301      	movs	r3, #1
 80078b8:	f04f 0a00 	mov.w	sl, #0
 80078bc:	220a      	movs	r2, #10
 80078be:	46d3      	mov	fp, sl
 80078c0:	9305      	str	r3, [sp, #20]
 80078c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80078c4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80078c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80078ca:	9819      	ldr	r0, [sp, #100]	; 0x64
 80078cc:	7806      	ldrb	r6, [r0, #0]
 80078ce:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80078d2:	b2d9      	uxtb	r1, r3
 80078d4:	2909      	cmp	r1, #9
 80078d6:	d926      	bls.n	8007926 <_strtod_l+0x1a6>
 80078d8:	2201      	movs	r2, #1
 80078da:	494d      	ldr	r1, [pc, #308]	; (8007a10 <_strtod_l+0x290>)
 80078dc:	f000 ffe6 	bl	80088ac <strncmp>
 80078e0:	2800      	cmp	r0, #0
 80078e2:	d030      	beq.n	8007946 <_strtod_l+0x1c6>
 80078e4:	2000      	movs	r0, #0
 80078e6:	4632      	mov	r2, r6
 80078e8:	4603      	mov	r3, r0
 80078ea:	465e      	mov	r6, fp
 80078ec:	9008      	str	r0, [sp, #32]
 80078ee:	2a65      	cmp	r2, #101	; 0x65
 80078f0:	d001      	beq.n	80078f6 <_strtod_l+0x176>
 80078f2:	2a45      	cmp	r2, #69	; 0x45
 80078f4:	d113      	bne.n	800791e <_strtod_l+0x19e>
 80078f6:	b91e      	cbnz	r6, 8007900 <_strtod_l+0x180>
 80078f8:	9a05      	ldr	r2, [sp, #20]
 80078fa:	4302      	orrs	r2, r0
 80078fc:	d094      	beq.n	8007828 <_strtod_l+0xa8>
 80078fe:	2600      	movs	r6, #0
 8007900:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8007902:	1c6a      	adds	r2, r5, #1
 8007904:	9219      	str	r2, [sp, #100]	; 0x64
 8007906:	786a      	ldrb	r2, [r5, #1]
 8007908:	2a2b      	cmp	r2, #43	; 0x2b
 800790a:	d074      	beq.n	80079f6 <_strtod_l+0x276>
 800790c:	2a2d      	cmp	r2, #45	; 0x2d
 800790e:	d078      	beq.n	8007a02 <_strtod_l+0x282>
 8007910:	f04f 0c00 	mov.w	ip, #0
 8007914:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007918:	2909      	cmp	r1, #9
 800791a:	d97f      	bls.n	8007a1c <_strtod_l+0x29c>
 800791c:	9519      	str	r5, [sp, #100]	; 0x64
 800791e:	2700      	movs	r7, #0
 8007920:	e09e      	b.n	8007a60 <_strtod_l+0x2e0>
 8007922:	2300      	movs	r3, #0
 8007924:	e7c8      	b.n	80078b8 <_strtod_l+0x138>
 8007926:	f1bb 0f08 	cmp.w	fp, #8
 800792a:	bfd8      	it	le
 800792c:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800792e:	f100 0001 	add.w	r0, r0, #1
 8007932:	bfd6      	itet	le
 8007934:	fb02 3301 	mlale	r3, r2, r1, r3
 8007938:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800793c:	930a      	strle	r3, [sp, #40]	; 0x28
 800793e:	f10b 0b01 	add.w	fp, fp, #1
 8007942:	9019      	str	r0, [sp, #100]	; 0x64
 8007944:	e7c1      	b.n	80078ca <_strtod_l+0x14a>
 8007946:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007948:	1c5a      	adds	r2, r3, #1
 800794a:	9219      	str	r2, [sp, #100]	; 0x64
 800794c:	785a      	ldrb	r2, [r3, #1]
 800794e:	f1bb 0f00 	cmp.w	fp, #0
 8007952:	d037      	beq.n	80079c4 <_strtod_l+0x244>
 8007954:	465e      	mov	r6, fp
 8007956:	9008      	str	r0, [sp, #32]
 8007958:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800795c:	2b09      	cmp	r3, #9
 800795e:	d912      	bls.n	8007986 <_strtod_l+0x206>
 8007960:	2301      	movs	r3, #1
 8007962:	e7c4      	b.n	80078ee <_strtod_l+0x16e>
 8007964:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007966:	3001      	adds	r0, #1
 8007968:	1c5a      	adds	r2, r3, #1
 800796a:	9219      	str	r2, [sp, #100]	; 0x64
 800796c:	785a      	ldrb	r2, [r3, #1]
 800796e:	2a30      	cmp	r2, #48	; 0x30
 8007970:	d0f8      	beq.n	8007964 <_strtod_l+0x1e4>
 8007972:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007976:	2b08      	cmp	r3, #8
 8007978:	f200 84e4 	bhi.w	8008344 <_strtod_l+0xbc4>
 800797c:	9008      	str	r0, [sp, #32]
 800797e:	2000      	movs	r0, #0
 8007980:	4606      	mov	r6, r0
 8007982:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007984:	930b      	str	r3, [sp, #44]	; 0x2c
 8007986:	3a30      	subs	r2, #48	; 0x30
 8007988:	f100 0301 	add.w	r3, r0, #1
 800798c:	d014      	beq.n	80079b8 <_strtod_l+0x238>
 800798e:	9908      	ldr	r1, [sp, #32]
 8007990:	eb00 0c06 	add.w	ip, r0, r6
 8007994:	4419      	add	r1, r3
 8007996:	9108      	str	r1, [sp, #32]
 8007998:	4633      	mov	r3, r6
 800799a:	210a      	movs	r1, #10
 800799c:	4563      	cmp	r3, ip
 800799e:	d113      	bne.n	80079c8 <_strtod_l+0x248>
 80079a0:	1833      	adds	r3, r6, r0
 80079a2:	2b08      	cmp	r3, #8
 80079a4:	f106 0601 	add.w	r6, r6, #1
 80079a8:	4406      	add	r6, r0
 80079aa:	dc1a      	bgt.n	80079e2 <_strtod_l+0x262>
 80079ac:	230a      	movs	r3, #10
 80079ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80079b0:	fb03 2301 	mla	r3, r3, r1, r2
 80079b4:	930a      	str	r3, [sp, #40]	; 0x28
 80079b6:	2300      	movs	r3, #0
 80079b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80079ba:	4618      	mov	r0, r3
 80079bc:	1c51      	adds	r1, r2, #1
 80079be:	9119      	str	r1, [sp, #100]	; 0x64
 80079c0:	7852      	ldrb	r2, [r2, #1]
 80079c2:	e7c9      	b.n	8007958 <_strtod_l+0x1d8>
 80079c4:	4658      	mov	r0, fp
 80079c6:	e7d2      	b.n	800796e <_strtod_l+0x1ee>
 80079c8:	2b08      	cmp	r3, #8
 80079ca:	f103 0301 	add.w	r3, r3, #1
 80079ce:	dc03      	bgt.n	80079d8 <_strtod_l+0x258>
 80079d0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80079d2:	434f      	muls	r7, r1
 80079d4:	970a      	str	r7, [sp, #40]	; 0x28
 80079d6:	e7e1      	b.n	800799c <_strtod_l+0x21c>
 80079d8:	2b10      	cmp	r3, #16
 80079da:	bfd8      	it	le
 80079dc:	fb01 fa0a 	mulle.w	sl, r1, sl
 80079e0:	e7dc      	b.n	800799c <_strtod_l+0x21c>
 80079e2:	2e10      	cmp	r6, #16
 80079e4:	bfdc      	itt	le
 80079e6:	230a      	movle	r3, #10
 80079e8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80079ec:	e7e3      	b.n	80079b6 <_strtod_l+0x236>
 80079ee:	2300      	movs	r3, #0
 80079f0:	9308      	str	r3, [sp, #32]
 80079f2:	2301      	movs	r3, #1
 80079f4:	e780      	b.n	80078f8 <_strtod_l+0x178>
 80079f6:	f04f 0c00 	mov.w	ip, #0
 80079fa:	1caa      	adds	r2, r5, #2
 80079fc:	9219      	str	r2, [sp, #100]	; 0x64
 80079fe:	78aa      	ldrb	r2, [r5, #2]
 8007a00:	e788      	b.n	8007914 <_strtod_l+0x194>
 8007a02:	f04f 0c01 	mov.w	ip, #1
 8007a06:	e7f8      	b.n	80079fa <_strtod_l+0x27a>
 8007a08:	08009910 	.word	0x08009910
 8007a0c:	7ff00000 	.word	0x7ff00000
 8007a10:	0800990c 	.word	0x0800990c
 8007a14:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007a16:	1c51      	adds	r1, r2, #1
 8007a18:	9119      	str	r1, [sp, #100]	; 0x64
 8007a1a:	7852      	ldrb	r2, [r2, #1]
 8007a1c:	2a30      	cmp	r2, #48	; 0x30
 8007a1e:	d0f9      	beq.n	8007a14 <_strtod_l+0x294>
 8007a20:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007a24:	2908      	cmp	r1, #8
 8007a26:	f63f af7a 	bhi.w	800791e <_strtod_l+0x19e>
 8007a2a:	3a30      	subs	r2, #48	; 0x30
 8007a2c:	9209      	str	r2, [sp, #36]	; 0x24
 8007a2e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007a30:	920c      	str	r2, [sp, #48]	; 0x30
 8007a32:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007a34:	1c57      	adds	r7, r2, #1
 8007a36:	9719      	str	r7, [sp, #100]	; 0x64
 8007a38:	7852      	ldrb	r2, [r2, #1]
 8007a3a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007a3e:	f1be 0f09 	cmp.w	lr, #9
 8007a42:	d938      	bls.n	8007ab6 <_strtod_l+0x336>
 8007a44:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007a46:	1a7f      	subs	r7, r7, r1
 8007a48:	2f08      	cmp	r7, #8
 8007a4a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007a4e:	dc03      	bgt.n	8007a58 <_strtod_l+0x2d8>
 8007a50:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a52:	428f      	cmp	r7, r1
 8007a54:	bfa8      	it	ge
 8007a56:	460f      	movge	r7, r1
 8007a58:	f1bc 0f00 	cmp.w	ip, #0
 8007a5c:	d000      	beq.n	8007a60 <_strtod_l+0x2e0>
 8007a5e:	427f      	negs	r7, r7
 8007a60:	2e00      	cmp	r6, #0
 8007a62:	d14f      	bne.n	8007b04 <_strtod_l+0x384>
 8007a64:	9905      	ldr	r1, [sp, #20]
 8007a66:	4301      	orrs	r1, r0
 8007a68:	f47f aec3 	bne.w	80077f2 <_strtod_l+0x72>
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f47f aedb 	bne.w	8007828 <_strtod_l+0xa8>
 8007a72:	2a69      	cmp	r2, #105	; 0x69
 8007a74:	d029      	beq.n	8007aca <_strtod_l+0x34a>
 8007a76:	dc26      	bgt.n	8007ac6 <_strtod_l+0x346>
 8007a78:	2a49      	cmp	r2, #73	; 0x49
 8007a7a:	d026      	beq.n	8007aca <_strtod_l+0x34a>
 8007a7c:	2a4e      	cmp	r2, #78	; 0x4e
 8007a7e:	f47f aed3 	bne.w	8007828 <_strtod_l+0xa8>
 8007a82:	499a      	ldr	r1, [pc, #616]	; (8007cec <_strtod_l+0x56c>)
 8007a84:	a819      	add	r0, sp, #100	; 0x64
 8007a86:	f001 fa23 	bl	8008ed0 <__match>
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	f43f aecc 	beq.w	8007828 <_strtod_l+0xa8>
 8007a90:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	2b28      	cmp	r3, #40	; 0x28
 8007a96:	d12f      	bne.n	8007af8 <_strtod_l+0x378>
 8007a98:	4995      	ldr	r1, [pc, #596]	; (8007cf0 <_strtod_l+0x570>)
 8007a9a:	aa1c      	add	r2, sp, #112	; 0x70
 8007a9c:	a819      	add	r0, sp, #100	; 0x64
 8007a9e:	f001 fa2b 	bl	8008ef8 <__hexnan>
 8007aa2:	2805      	cmp	r0, #5
 8007aa4:	d128      	bne.n	8007af8 <_strtod_l+0x378>
 8007aa6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007aa8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8007aac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007ab0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007ab4:	e69d      	b.n	80077f2 <_strtod_l+0x72>
 8007ab6:	210a      	movs	r1, #10
 8007ab8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007aba:	fb01 2107 	mla	r1, r1, r7, r2
 8007abe:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007ac2:	9209      	str	r2, [sp, #36]	; 0x24
 8007ac4:	e7b5      	b.n	8007a32 <_strtod_l+0x2b2>
 8007ac6:	2a6e      	cmp	r2, #110	; 0x6e
 8007ac8:	e7d9      	b.n	8007a7e <_strtod_l+0x2fe>
 8007aca:	498a      	ldr	r1, [pc, #552]	; (8007cf4 <_strtod_l+0x574>)
 8007acc:	a819      	add	r0, sp, #100	; 0x64
 8007ace:	f001 f9ff 	bl	8008ed0 <__match>
 8007ad2:	2800      	cmp	r0, #0
 8007ad4:	f43f aea8 	beq.w	8007828 <_strtod_l+0xa8>
 8007ad8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ada:	4987      	ldr	r1, [pc, #540]	; (8007cf8 <_strtod_l+0x578>)
 8007adc:	3b01      	subs	r3, #1
 8007ade:	a819      	add	r0, sp, #100	; 0x64
 8007ae0:	9319      	str	r3, [sp, #100]	; 0x64
 8007ae2:	f001 f9f5 	bl	8008ed0 <__match>
 8007ae6:	b910      	cbnz	r0, 8007aee <_strtod_l+0x36e>
 8007ae8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007aea:	3301      	adds	r3, #1
 8007aec:	9319      	str	r3, [sp, #100]	; 0x64
 8007aee:	f04f 0800 	mov.w	r8, #0
 8007af2:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8007cfc <_strtod_l+0x57c>
 8007af6:	e67c      	b.n	80077f2 <_strtod_l+0x72>
 8007af8:	4881      	ldr	r0, [pc, #516]	; (8007d00 <_strtod_l+0x580>)
 8007afa:	f000 ff07 	bl	800890c <nan>
 8007afe:	4680      	mov	r8, r0
 8007b00:	4689      	mov	r9, r1
 8007b02:	e676      	b.n	80077f2 <_strtod_l+0x72>
 8007b04:	9b08      	ldr	r3, [sp, #32]
 8007b06:	f1bb 0f00 	cmp.w	fp, #0
 8007b0a:	bf08      	it	eq
 8007b0c:	46b3      	moveq	fp, r6
 8007b0e:	1afb      	subs	r3, r7, r3
 8007b10:	2e10      	cmp	r6, #16
 8007b12:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007b14:	4635      	mov	r5, r6
 8007b16:	9309      	str	r3, [sp, #36]	; 0x24
 8007b18:	bfa8      	it	ge
 8007b1a:	2510      	movge	r5, #16
 8007b1c:	f7f8 fc62 	bl	80003e4 <__aeabi_ui2d>
 8007b20:	2e09      	cmp	r6, #9
 8007b22:	4680      	mov	r8, r0
 8007b24:	4689      	mov	r9, r1
 8007b26:	dd13      	ble.n	8007b50 <_strtod_l+0x3d0>
 8007b28:	4b76      	ldr	r3, [pc, #472]	; (8007d04 <_strtod_l+0x584>)
 8007b2a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007b2e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007b32:	f7f8 fcd1 	bl	80004d8 <__aeabi_dmul>
 8007b36:	4680      	mov	r8, r0
 8007b38:	4650      	mov	r0, sl
 8007b3a:	4689      	mov	r9, r1
 8007b3c:	f7f8 fc52 	bl	80003e4 <__aeabi_ui2d>
 8007b40:	4602      	mov	r2, r0
 8007b42:	460b      	mov	r3, r1
 8007b44:	4640      	mov	r0, r8
 8007b46:	4649      	mov	r1, r9
 8007b48:	f7f8 fb10 	bl	800016c <__adddf3>
 8007b4c:	4680      	mov	r8, r0
 8007b4e:	4689      	mov	r9, r1
 8007b50:	2e0f      	cmp	r6, #15
 8007b52:	dc36      	bgt.n	8007bc2 <_strtod_l+0x442>
 8007b54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	f43f ae4b 	beq.w	80077f2 <_strtod_l+0x72>
 8007b5c:	dd22      	ble.n	8007ba4 <_strtod_l+0x424>
 8007b5e:	2b16      	cmp	r3, #22
 8007b60:	dc09      	bgt.n	8007b76 <_strtod_l+0x3f6>
 8007b62:	4968      	ldr	r1, [pc, #416]	; (8007d04 <_strtod_l+0x584>)
 8007b64:	4642      	mov	r2, r8
 8007b66:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b6a:	464b      	mov	r3, r9
 8007b6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b70:	f7f8 fcb2 	bl	80004d8 <__aeabi_dmul>
 8007b74:	e7c3      	b.n	8007afe <_strtod_l+0x37e>
 8007b76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b78:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	db20      	blt.n	8007bc2 <_strtod_l+0x442>
 8007b80:	4c60      	ldr	r4, [pc, #384]	; (8007d04 <_strtod_l+0x584>)
 8007b82:	f1c6 060f 	rsb	r6, r6, #15
 8007b86:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007b8a:	4642      	mov	r2, r8
 8007b8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b90:	464b      	mov	r3, r9
 8007b92:	f7f8 fca1 	bl	80004d8 <__aeabi_dmul>
 8007b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b98:	1b9e      	subs	r6, r3, r6
 8007b9a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007b9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007ba2:	e7e5      	b.n	8007b70 <_strtod_l+0x3f0>
 8007ba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ba6:	3316      	adds	r3, #22
 8007ba8:	db0b      	blt.n	8007bc2 <_strtod_l+0x442>
 8007baa:	9b08      	ldr	r3, [sp, #32]
 8007bac:	4640      	mov	r0, r8
 8007bae:	1bdf      	subs	r7, r3, r7
 8007bb0:	4b54      	ldr	r3, [pc, #336]	; (8007d04 <_strtod_l+0x584>)
 8007bb2:	4649      	mov	r1, r9
 8007bb4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bbc:	f7f8 fdb6 	bl	800072c <__aeabi_ddiv>
 8007bc0:	e79d      	b.n	8007afe <_strtod_l+0x37e>
 8007bc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bc4:	1b75      	subs	r5, r6, r5
 8007bc6:	441d      	add	r5, r3
 8007bc8:	2d00      	cmp	r5, #0
 8007bca:	dd70      	ble.n	8007cae <_strtod_l+0x52e>
 8007bcc:	f015 030f 	ands.w	r3, r5, #15
 8007bd0:	d00a      	beq.n	8007be8 <_strtod_l+0x468>
 8007bd2:	494c      	ldr	r1, [pc, #304]	; (8007d04 <_strtod_l+0x584>)
 8007bd4:	4642      	mov	r2, r8
 8007bd6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007bda:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bde:	464b      	mov	r3, r9
 8007be0:	f7f8 fc7a 	bl	80004d8 <__aeabi_dmul>
 8007be4:	4680      	mov	r8, r0
 8007be6:	4689      	mov	r9, r1
 8007be8:	f035 050f 	bics.w	r5, r5, #15
 8007bec:	d04d      	beq.n	8007c8a <_strtod_l+0x50a>
 8007bee:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007bf2:	dd22      	ble.n	8007c3a <_strtod_l+0x4ba>
 8007bf4:	2600      	movs	r6, #0
 8007bf6:	46b3      	mov	fp, r6
 8007bf8:	960b      	str	r6, [sp, #44]	; 0x2c
 8007bfa:	9608      	str	r6, [sp, #32]
 8007bfc:	2322      	movs	r3, #34	; 0x22
 8007bfe:	f04f 0800 	mov.w	r8, #0
 8007c02:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8007cfc <_strtod_l+0x57c>
 8007c06:	6023      	str	r3, [r4, #0]
 8007c08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	f43f adf1 	beq.w	80077f2 <_strtod_l+0x72>
 8007c10:	4620      	mov	r0, r4
 8007c12:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007c14:	f7ff f934 	bl	8006e80 <_Bfree>
 8007c18:	4620      	mov	r0, r4
 8007c1a:	9908      	ldr	r1, [sp, #32]
 8007c1c:	f7ff f930 	bl	8006e80 <_Bfree>
 8007c20:	4659      	mov	r1, fp
 8007c22:	4620      	mov	r0, r4
 8007c24:	f7ff f92c 	bl	8006e80 <_Bfree>
 8007c28:	4620      	mov	r0, r4
 8007c2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c2c:	f7ff f928 	bl	8006e80 <_Bfree>
 8007c30:	4631      	mov	r1, r6
 8007c32:	4620      	mov	r0, r4
 8007c34:	f7ff f924 	bl	8006e80 <_Bfree>
 8007c38:	e5db      	b.n	80077f2 <_strtod_l+0x72>
 8007c3a:	4b33      	ldr	r3, [pc, #204]	; (8007d08 <_strtod_l+0x588>)
 8007c3c:	4640      	mov	r0, r8
 8007c3e:	9305      	str	r3, [sp, #20]
 8007c40:	2300      	movs	r3, #0
 8007c42:	4649      	mov	r1, r9
 8007c44:	469a      	mov	sl, r3
 8007c46:	112d      	asrs	r5, r5, #4
 8007c48:	2d01      	cmp	r5, #1
 8007c4a:	dc21      	bgt.n	8007c90 <_strtod_l+0x510>
 8007c4c:	b10b      	cbz	r3, 8007c52 <_strtod_l+0x4d2>
 8007c4e:	4680      	mov	r8, r0
 8007c50:	4689      	mov	r9, r1
 8007c52:	492d      	ldr	r1, [pc, #180]	; (8007d08 <_strtod_l+0x588>)
 8007c54:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007c58:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007c5c:	4642      	mov	r2, r8
 8007c5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c62:	464b      	mov	r3, r9
 8007c64:	f7f8 fc38 	bl	80004d8 <__aeabi_dmul>
 8007c68:	4b24      	ldr	r3, [pc, #144]	; (8007cfc <_strtod_l+0x57c>)
 8007c6a:	460a      	mov	r2, r1
 8007c6c:	400b      	ands	r3, r1
 8007c6e:	4927      	ldr	r1, [pc, #156]	; (8007d0c <_strtod_l+0x58c>)
 8007c70:	4680      	mov	r8, r0
 8007c72:	428b      	cmp	r3, r1
 8007c74:	d8be      	bhi.n	8007bf4 <_strtod_l+0x474>
 8007c76:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007c7a:	428b      	cmp	r3, r1
 8007c7c:	bf86      	itte	hi
 8007c7e:	f04f 38ff 	movhi.w	r8, #4294967295
 8007c82:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8007d10 <_strtod_l+0x590>
 8007c86:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	9305      	str	r3, [sp, #20]
 8007c8e:	e07b      	b.n	8007d88 <_strtod_l+0x608>
 8007c90:	07ea      	lsls	r2, r5, #31
 8007c92:	d505      	bpl.n	8007ca0 <_strtod_l+0x520>
 8007c94:	9b05      	ldr	r3, [sp, #20]
 8007c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c9a:	f7f8 fc1d 	bl	80004d8 <__aeabi_dmul>
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	9a05      	ldr	r2, [sp, #20]
 8007ca2:	f10a 0a01 	add.w	sl, sl, #1
 8007ca6:	3208      	adds	r2, #8
 8007ca8:	106d      	asrs	r5, r5, #1
 8007caa:	9205      	str	r2, [sp, #20]
 8007cac:	e7cc      	b.n	8007c48 <_strtod_l+0x4c8>
 8007cae:	d0ec      	beq.n	8007c8a <_strtod_l+0x50a>
 8007cb0:	426d      	negs	r5, r5
 8007cb2:	f015 020f 	ands.w	r2, r5, #15
 8007cb6:	d00a      	beq.n	8007cce <_strtod_l+0x54e>
 8007cb8:	4b12      	ldr	r3, [pc, #72]	; (8007d04 <_strtod_l+0x584>)
 8007cba:	4640      	mov	r0, r8
 8007cbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cc0:	4649      	mov	r1, r9
 8007cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc6:	f7f8 fd31 	bl	800072c <__aeabi_ddiv>
 8007cca:	4680      	mov	r8, r0
 8007ccc:	4689      	mov	r9, r1
 8007cce:	112d      	asrs	r5, r5, #4
 8007cd0:	d0db      	beq.n	8007c8a <_strtod_l+0x50a>
 8007cd2:	2d1f      	cmp	r5, #31
 8007cd4:	dd1e      	ble.n	8007d14 <_strtod_l+0x594>
 8007cd6:	2600      	movs	r6, #0
 8007cd8:	46b3      	mov	fp, r6
 8007cda:	960b      	str	r6, [sp, #44]	; 0x2c
 8007cdc:	9608      	str	r6, [sp, #32]
 8007cde:	2322      	movs	r3, #34	; 0x22
 8007ce0:	f04f 0800 	mov.w	r8, #0
 8007ce4:	f04f 0900 	mov.w	r9, #0
 8007ce8:	6023      	str	r3, [r4, #0]
 8007cea:	e78d      	b.n	8007c08 <_strtod_l+0x488>
 8007cec:	080096fb 	.word	0x080096fb
 8007cf0:	08009924 	.word	0x08009924
 8007cf4:	080096f3 	.word	0x080096f3
 8007cf8:	0800972a 	.word	0x0800972a
 8007cfc:	7ff00000 	.word	0x7ff00000
 8007d00:	08009ab5 	.word	0x08009ab5
 8007d04:	08009838 	.word	0x08009838
 8007d08:	08009810 	.word	0x08009810
 8007d0c:	7ca00000 	.word	0x7ca00000
 8007d10:	7fefffff 	.word	0x7fefffff
 8007d14:	f015 0310 	ands.w	r3, r5, #16
 8007d18:	bf18      	it	ne
 8007d1a:	236a      	movne	r3, #106	; 0x6a
 8007d1c:	4640      	mov	r0, r8
 8007d1e:	9305      	str	r3, [sp, #20]
 8007d20:	4649      	mov	r1, r9
 8007d22:	2300      	movs	r3, #0
 8007d24:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8007ff0 <_strtod_l+0x870>
 8007d28:	07ea      	lsls	r2, r5, #31
 8007d2a:	d504      	bpl.n	8007d36 <_strtod_l+0x5b6>
 8007d2c:	e9da 2300 	ldrd	r2, r3, [sl]
 8007d30:	f7f8 fbd2 	bl	80004d8 <__aeabi_dmul>
 8007d34:	2301      	movs	r3, #1
 8007d36:	106d      	asrs	r5, r5, #1
 8007d38:	f10a 0a08 	add.w	sl, sl, #8
 8007d3c:	d1f4      	bne.n	8007d28 <_strtod_l+0x5a8>
 8007d3e:	b10b      	cbz	r3, 8007d44 <_strtod_l+0x5c4>
 8007d40:	4680      	mov	r8, r0
 8007d42:	4689      	mov	r9, r1
 8007d44:	9b05      	ldr	r3, [sp, #20]
 8007d46:	b1bb      	cbz	r3, 8007d78 <_strtod_l+0x5f8>
 8007d48:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007d4c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	4649      	mov	r1, r9
 8007d54:	dd10      	ble.n	8007d78 <_strtod_l+0x5f8>
 8007d56:	2b1f      	cmp	r3, #31
 8007d58:	f340 8128 	ble.w	8007fac <_strtod_l+0x82c>
 8007d5c:	2b34      	cmp	r3, #52	; 0x34
 8007d5e:	bfd8      	it	le
 8007d60:	f04f 33ff 	movle.w	r3, #4294967295
 8007d64:	f04f 0800 	mov.w	r8, #0
 8007d68:	bfcf      	iteee	gt
 8007d6a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007d6e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007d72:	4093      	lslle	r3, r2
 8007d74:	ea03 0901 	andle.w	r9, r3, r1
 8007d78:	2200      	movs	r2, #0
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	4640      	mov	r0, r8
 8007d7e:	4649      	mov	r1, r9
 8007d80:	f7f8 fe12 	bl	80009a8 <__aeabi_dcmpeq>
 8007d84:	2800      	cmp	r0, #0
 8007d86:	d1a6      	bne.n	8007cd6 <_strtod_l+0x556>
 8007d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d8a:	465a      	mov	r2, fp
 8007d8c:	9300      	str	r3, [sp, #0]
 8007d8e:	4620      	mov	r0, r4
 8007d90:	4633      	mov	r3, r6
 8007d92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d94:	f7ff f8dc 	bl	8006f50 <__s2b>
 8007d98:	900b      	str	r0, [sp, #44]	; 0x2c
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	f43f af2a 	beq.w	8007bf4 <_strtod_l+0x474>
 8007da0:	2600      	movs	r6, #0
 8007da2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007da4:	9b08      	ldr	r3, [sp, #32]
 8007da6:	2a00      	cmp	r2, #0
 8007da8:	eba3 0307 	sub.w	r3, r3, r7
 8007dac:	bfa8      	it	ge
 8007dae:	2300      	movge	r3, #0
 8007db0:	46b3      	mov	fp, r6
 8007db2:	9312      	str	r3, [sp, #72]	; 0x48
 8007db4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007db8:	9316      	str	r3, [sp, #88]	; 0x58
 8007dba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dbc:	4620      	mov	r0, r4
 8007dbe:	6859      	ldr	r1, [r3, #4]
 8007dc0:	f7ff f81e 	bl	8006e00 <_Balloc>
 8007dc4:	9008      	str	r0, [sp, #32]
 8007dc6:	2800      	cmp	r0, #0
 8007dc8:	f43f af18 	beq.w	8007bfc <_strtod_l+0x47c>
 8007dcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dce:	300c      	adds	r0, #12
 8007dd0:	691a      	ldr	r2, [r3, #16]
 8007dd2:	f103 010c 	add.w	r1, r3, #12
 8007dd6:	3202      	adds	r2, #2
 8007dd8:	0092      	lsls	r2, r2, #2
 8007dda:	f000 fd89 	bl	80088f0 <memcpy>
 8007dde:	ab1c      	add	r3, sp, #112	; 0x70
 8007de0:	9301      	str	r3, [sp, #4]
 8007de2:	ab1b      	add	r3, sp, #108	; 0x6c
 8007de4:	9300      	str	r3, [sp, #0]
 8007de6:	4642      	mov	r2, r8
 8007de8:	464b      	mov	r3, r9
 8007dea:	4620      	mov	r0, r4
 8007dec:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8007df0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8007df4:	f7ff fbd8 	bl	80075a8 <__d2b>
 8007df8:	901a      	str	r0, [sp, #104]	; 0x68
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	f43f aefe 	beq.w	8007bfc <_strtod_l+0x47c>
 8007e00:	2101      	movs	r1, #1
 8007e02:	4620      	mov	r0, r4
 8007e04:	f7ff f93c 	bl	8007080 <__i2b>
 8007e08:	4683      	mov	fp, r0
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	f43f aef6 	beq.w	8007bfc <_strtod_l+0x47c>
 8007e10:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8007e12:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007e14:	2f00      	cmp	r7, #0
 8007e16:	bfab      	itete	ge
 8007e18:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8007e1a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007e1c:	eb07 0a03 	addge.w	sl, r7, r3
 8007e20:	1bdd      	sublt	r5, r3, r7
 8007e22:	9b05      	ldr	r3, [sp, #20]
 8007e24:	bfa8      	it	ge
 8007e26:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007e28:	eba7 0703 	sub.w	r7, r7, r3
 8007e2c:	4417      	add	r7, r2
 8007e2e:	4b71      	ldr	r3, [pc, #452]	; (8007ff4 <_strtod_l+0x874>)
 8007e30:	f107 37ff 	add.w	r7, r7, #4294967295
 8007e34:	bfb8      	it	lt
 8007e36:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8007e3a:	429f      	cmp	r7, r3
 8007e3c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007e40:	f280 80c7 	bge.w	8007fd2 <_strtod_l+0x852>
 8007e44:	1bdb      	subs	r3, r3, r7
 8007e46:	2b1f      	cmp	r3, #31
 8007e48:	f04f 0101 	mov.w	r1, #1
 8007e4c:	eba2 0203 	sub.w	r2, r2, r3
 8007e50:	f300 80b3 	bgt.w	8007fba <_strtod_l+0x83a>
 8007e54:	fa01 f303 	lsl.w	r3, r1, r3
 8007e58:	9313      	str	r3, [sp, #76]	; 0x4c
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	9310      	str	r3, [sp, #64]	; 0x40
 8007e5e:	eb0a 0702 	add.w	r7, sl, r2
 8007e62:	9b05      	ldr	r3, [sp, #20]
 8007e64:	45ba      	cmp	sl, r7
 8007e66:	4415      	add	r5, r2
 8007e68:	441d      	add	r5, r3
 8007e6a:	4653      	mov	r3, sl
 8007e6c:	bfa8      	it	ge
 8007e6e:	463b      	movge	r3, r7
 8007e70:	42ab      	cmp	r3, r5
 8007e72:	bfa8      	it	ge
 8007e74:	462b      	movge	r3, r5
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	bfc2      	ittt	gt
 8007e7a:	1aff      	subgt	r7, r7, r3
 8007e7c:	1aed      	subgt	r5, r5, r3
 8007e7e:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007e82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	dd17      	ble.n	8007eb8 <_strtod_l+0x738>
 8007e88:	4659      	mov	r1, fp
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	4620      	mov	r0, r4
 8007e8e:	f7ff f9b5 	bl	80071fc <__pow5mult>
 8007e92:	4683      	mov	fp, r0
 8007e94:	2800      	cmp	r0, #0
 8007e96:	f43f aeb1 	beq.w	8007bfc <_strtod_l+0x47c>
 8007e9a:	4601      	mov	r1, r0
 8007e9c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	f7ff f904 	bl	80070ac <__multiply>
 8007ea4:	900a      	str	r0, [sp, #40]	; 0x28
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	f43f aea8 	beq.w	8007bfc <_strtod_l+0x47c>
 8007eac:	4620      	mov	r0, r4
 8007eae:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007eb0:	f7fe ffe6 	bl	8006e80 <_Bfree>
 8007eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eb6:	931a      	str	r3, [sp, #104]	; 0x68
 8007eb8:	2f00      	cmp	r7, #0
 8007eba:	f300 808f 	bgt.w	8007fdc <_strtod_l+0x85c>
 8007ebe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	dd08      	ble.n	8007ed6 <_strtod_l+0x756>
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007ec8:	9908      	ldr	r1, [sp, #32]
 8007eca:	f7ff f997 	bl	80071fc <__pow5mult>
 8007ece:	9008      	str	r0, [sp, #32]
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	f43f ae93 	beq.w	8007bfc <_strtod_l+0x47c>
 8007ed6:	2d00      	cmp	r5, #0
 8007ed8:	dd08      	ble.n	8007eec <_strtod_l+0x76c>
 8007eda:	462a      	mov	r2, r5
 8007edc:	4620      	mov	r0, r4
 8007ede:	9908      	ldr	r1, [sp, #32]
 8007ee0:	f7ff f9e6 	bl	80072b0 <__lshift>
 8007ee4:	9008      	str	r0, [sp, #32]
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	f43f ae88 	beq.w	8007bfc <_strtod_l+0x47c>
 8007eec:	f1ba 0f00 	cmp.w	sl, #0
 8007ef0:	dd08      	ble.n	8007f04 <_strtod_l+0x784>
 8007ef2:	4659      	mov	r1, fp
 8007ef4:	4652      	mov	r2, sl
 8007ef6:	4620      	mov	r0, r4
 8007ef8:	f7ff f9da 	bl	80072b0 <__lshift>
 8007efc:	4683      	mov	fp, r0
 8007efe:	2800      	cmp	r0, #0
 8007f00:	f43f ae7c 	beq.w	8007bfc <_strtod_l+0x47c>
 8007f04:	4620      	mov	r0, r4
 8007f06:	9a08      	ldr	r2, [sp, #32]
 8007f08:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007f0a:	f7ff fa59 	bl	80073c0 <__mdiff>
 8007f0e:	4606      	mov	r6, r0
 8007f10:	2800      	cmp	r0, #0
 8007f12:	f43f ae73 	beq.w	8007bfc <_strtod_l+0x47c>
 8007f16:	2500      	movs	r5, #0
 8007f18:	68c3      	ldr	r3, [r0, #12]
 8007f1a:	4659      	mov	r1, fp
 8007f1c:	60c5      	str	r5, [r0, #12]
 8007f1e:	930a      	str	r3, [sp, #40]	; 0x28
 8007f20:	f7ff fa32 	bl	8007388 <__mcmp>
 8007f24:	42a8      	cmp	r0, r5
 8007f26:	da6b      	bge.n	8008000 <_strtod_l+0x880>
 8007f28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f2a:	ea53 0308 	orrs.w	r3, r3, r8
 8007f2e:	f040 808f 	bne.w	8008050 <_strtod_l+0x8d0>
 8007f32:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	f040 808a 	bne.w	8008050 <_strtod_l+0x8d0>
 8007f3c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007f40:	0d1b      	lsrs	r3, r3, #20
 8007f42:	051b      	lsls	r3, r3, #20
 8007f44:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007f48:	f240 8082 	bls.w	8008050 <_strtod_l+0x8d0>
 8007f4c:	6973      	ldr	r3, [r6, #20]
 8007f4e:	b913      	cbnz	r3, 8007f56 <_strtod_l+0x7d6>
 8007f50:	6933      	ldr	r3, [r6, #16]
 8007f52:	2b01      	cmp	r3, #1
 8007f54:	dd7c      	ble.n	8008050 <_strtod_l+0x8d0>
 8007f56:	4631      	mov	r1, r6
 8007f58:	2201      	movs	r2, #1
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	f7ff f9a8 	bl	80072b0 <__lshift>
 8007f60:	4659      	mov	r1, fp
 8007f62:	4606      	mov	r6, r0
 8007f64:	f7ff fa10 	bl	8007388 <__mcmp>
 8007f68:	2800      	cmp	r0, #0
 8007f6a:	dd71      	ble.n	8008050 <_strtod_l+0x8d0>
 8007f6c:	9905      	ldr	r1, [sp, #20]
 8007f6e:	464b      	mov	r3, r9
 8007f70:	4a21      	ldr	r2, [pc, #132]	; (8007ff8 <_strtod_l+0x878>)
 8007f72:	2900      	cmp	r1, #0
 8007f74:	f000 808d 	beq.w	8008092 <_strtod_l+0x912>
 8007f78:	ea02 0109 	and.w	r1, r2, r9
 8007f7c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007f80:	f300 8087 	bgt.w	8008092 <_strtod_l+0x912>
 8007f84:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007f88:	f77f aea9 	ble.w	8007cde <_strtod_l+0x55e>
 8007f8c:	4640      	mov	r0, r8
 8007f8e:	4649      	mov	r1, r9
 8007f90:	4b1a      	ldr	r3, [pc, #104]	; (8007ffc <_strtod_l+0x87c>)
 8007f92:	2200      	movs	r2, #0
 8007f94:	f7f8 faa0 	bl	80004d8 <__aeabi_dmul>
 8007f98:	4b17      	ldr	r3, [pc, #92]	; (8007ff8 <_strtod_l+0x878>)
 8007f9a:	4680      	mov	r8, r0
 8007f9c:	400b      	ands	r3, r1
 8007f9e:	4689      	mov	r9, r1
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	f47f ae35 	bne.w	8007c10 <_strtod_l+0x490>
 8007fa6:	2322      	movs	r3, #34	; 0x22
 8007fa8:	6023      	str	r3, [r4, #0]
 8007faa:	e631      	b.n	8007c10 <_strtod_l+0x490>
 8007fac:	f04f 32ff 	mov.w	r2, #4294967295
 8007fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb4:	ea03 0808 	and.w	r8, r3, r8
 8007fb8:	e6de      	b.n	8007d78 <_strtod_l+0x5f8>
 8007fba:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8007fbe:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8007fc2:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8007fc6:	37e2      	adds	r7, #226	; 0xe2
 8007fc8:	fa01 f307 	lsl.w	r3, r1, r7
 8007fcc:	9310      	str	r3, [sp, #64]	; 0x40
 8007fce:	9113      	str	r1, [sp, #76]	; 0x4c
 8007fd0:	e745      	b.n	8007e5e <_strtod_l+0x6de>
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	9310      	str	r3, [sp, #64]	; 0x40
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	9313      	str	r3, [sp, #76]	; 0x4c
 8007fda:	e740      	b.n	8007e5e <_strtod_l+0x6de>
 8007fdc:	463a      	mov	r2, r7
 8007fde:	4620      	mov	r0, r4
 8007fe0:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007fe2:	f7ff f965 	bl	80072b0 <__lshift>
 8007fe6:	901a      	str	r0, [sp, #104]	; 0x68
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	f47f af68 	bne.w	8007ebe <_strtod_l+0x73e>
 8007fee:	e605      	b.n	8007bfc <_strtod_l+0x47c>
 8007ff0:	08009938 	.word	0x08009938
 8007ff4:	fffffc02 	.word	0xfffffc02
 8007ff8:	7ff00000 	.word	0x7ff00000
 8007ffc:	39500000 	.word	0x39500000
 8008000:	46ca      	mov	sl, r9
 8008002:	d165      	bne.n	80080d0 <_strtod_l+0x950>
 8008004:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008006:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800800a:	b352      	cbz	r2, 8008062 <_strtod_l+0x8e2>
 800800c:	4a9e      	ldr	r2, [pc, #632]	; (8008288 <_strtod_l+0xb08>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d12a      	bne.n	8008068 <_strtod_l+0x8e8>
 8008012:	9b05      	ldr	r3, [sp, #20]
 8008014:	4641      	mov	r1, r8
 8008016:	b1fb      	cbz	r3, 8008058 <_strtod_l+0x8d8>
 8008018:	4b9c      	ldr	r3, [pc, #624]	; (800828c <_strtod_l+0xb0c>)
 800801a:	f04f 32ff 	mov.w	r2, #4294967295
 800801e:	ea09 0303 	and.w	r3, r9, r3
 8008022:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008026:	d81a      	bhi.n	800805e <_strtod_l+0x8de>
 8008028:	0d1b      	lsrs	r3, r3, #20
 800802a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800802e:	fa02 f303 	lsl.w	r3, r2, r3
 8008032:	4299      	cmp	r1, r3
 8008034:	d118      	bne.n	8008068 <_strtod_l+0x8e8>
 8008036:	4b96      	ldr	r3, [pc, #600]	; (8008290 <_strtod_l+0xb10>)
 8008038:	459a      	cmp	sl, r3
 800803a:	d102      	bne.n	8008042 <_strtod_l+0x8c2>
 800803c:	3101      	adds	r1, #1
 800803e:	f43f addd 	beq.w	8007bfc <_strtod_l+0x47c>
 8008042:	f04f 0800 	mov.w	r8, #0
 8008046:	4b91      	ldr	r3, [pc, #580]	; (800828c <_strtod_l+0xb0c>)
 8008048:	ea0a 0303 	and.w	r3, sl, r3
 800804c:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008050:	9b05      	ldr	r3, [sp, #20]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d19a      	bne.n	8007f8c <_strtod_l+0x80c>
 8008056:	e5db      	b.n	8007c10 <_strtod_l+0x490>
 8008058:	f04f 33ff 	mov.w	r3, #4294967295
 800805c:	e7e9      	b.n	8008032 <_strtod_l+0x8b2>
 800805e:	4613      	mov	r3, r2
 8008060:	e7e7      	b.n	8008032 <_strtod_l+0x8b2>
 8008062:	ea53 0308 	orrs.w	r3, r3, r8
 8008066:	d081      	beq.n	8007f6c <_strtod_l+0x7ec>
 8008068:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800806a:	b1e3      	cbz	r3, 80080a6 <_strtod_l+0x926>
 800806c:	ea13 0f0a 	tst.w	r3, sl
 8008070:	d0ee      	beq.n	8008050 <_strtod_l+0x8d0>
 8008072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008074:	4640      	mov	r0, r8
 8008076:	4649      	mov	r1, r9
 8008078:	9a05      	ldr	r2, [sp, #20]
 800807a:	b1c3      	cbz	r3, 80080ae <_strtod_l+0x92e>
 800807c:	f7ff fb5c 	bl	8007738 <sulp>
 8008080:	4602      	mov	r2, r0
 8008082:	460b      	mov	r3, r1
 8008084:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008086:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008088:	f7f8 f870 	bl	800016c <__adddf3>
 800808c:	4680      	mov	r8, r0
 800808e:	4689      	mov	r9, r1
 8008090:	e7de      	b.n	8008050 <_strtod_l+0x8d0>
 8008092:	4013      	ands	r3, r2
 8008094:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008098:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800809c:	f04f 38ff 	mov.w	r8, #4294967295
 80080a0:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80080a4:	e7d4      	b.n	8008050 <_strtod_l+0x8d0>
 80080a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80080a8:	ea13 0f08 	tst.w	r3, r8
 80080ac:	e7e0      	b.n	8008070 <_strtod_l+0x8f0>
 80080ae:	f7ff fb43 	bl	8007738 <sulp>
 80080b2:	4602      	mov	r2, r0
 80080b4:	460b      	mov	r3, r1
 80080b6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80080b8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80080ba:	f7f8 f855 	bl	8000168 <__aeabi_dsub>
 80080be:	2200      	movs	r2, #0
 80080c0:	2300      	movs	r3, #0
 80080c2:	4680      	mov	r8, r0
 80080c4:	4689      	mov	r9, r1
 80080c6:	f7f8 fc6f 	bl	80009a8 <__aeabi_dcmpeq>
 80080ca:	2800      	cmp	r0, #0
 80080cc:	d0c0      	beq.n	8008050 <_strtod_l+0x8d0>
 80080ce:	e606      	b.n	8007cde <_strtod_l+0x55e>
 80080d0:	4659      	mov	r1, fp
 80080d2:	4630      	mov	r0, r6
 80080d4:	f7ff fabe 	bl	8007654 <__ratio>
 80080d8:	4602      	mov	r2, r0
 80080da:	460b      	mov	r3, r1
 80080dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80080e0:	2200      	movs	r2, #0
 80080e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80080e6:	f7f8 fc73 	bl	80009d0 <__aeabi_dcmple>
 80080ea:	2800      	cmp	r0, #0
 80080ec:	d06f      	beq.n	80081ce <_strtod_l+0xa4e>
 80080ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d17c      	bne.n	80081ee <_strtod_l+0xa6e>
 80080f4:	f1b8 0f00 	cmp.w	r8, #0
 80080f8:	d159      	bne.n	80081ae <_strtod_l+0xa2e>
 80080fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d17b      	bne.n	80081fa <_strtod_l+0xa7a>
 8008102:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008106:	2200      	movs	r2, #0
 8008108:	4b62      	ldr	r3, [pc, #392]	; (8008294 <_strtod_l+0xb14>)
 800810a:	f7f8 fc57 	bl	80009bc <__aeabi_dcmplt>
 800810e:	2800      	cmp	r0, #0
 8008110:	d15a      	bne.n	80081c8 <_strtod_l+0xa48>
 8008112:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008116:	2200      	movs	r2, #0
 8008118:	4b5f      	ldr	r3, [pc, #380]	; (8008298 <_strtod_l+0xb18>)
 800811a:	f7f8 f9dd 	bl	80004d8 <__aeabi_dmul>
 800811e:	4605      	mov	r5, r0
 8008120:	460f      	mov	r7, r1
 8008122:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008126:	9506      	str	r5, [sp, #24]
 8008128:	9307      	str	r3, [sp, #28]
 800812a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800812e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008132:	4b56      	ldr	r3, [pc, #344]	; (800828c <_strtod_l+0xb0c>)
 8008134:	4a55      	ldr	r2, [pc, #340]	; (800828c <_strtod_l+0xb0c>)
 8008136:	ea0a 0303 	and.w	r3, sl, r3
 800813a:	9313      	str	r3, [sp, #76]	; 0x4c
 800813c:	4b57      	ldr	r3, [pc, #348]	; (800829c <_strtod_l+0xb1c>)
 800813e:	ea0a 0202 	and.w	r2, sl, r2
 8008142:	429a      	cmp	r2, r3
 8008144:	f040 80b0 	bne.w	80082a8 <_strtod_l+0xb28>
 8008148:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800814c:	4640      	mov	r0, r8
 800814e:	4649      	mov	r1, r9
 8008150:	f7ff f9c2 	bl	80074d8 <__ulp>
 8008154:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008158:	f7f8 f9be 	bl	80004d8 <__aeabi_dmul>
 800815c:	4642      	mov	r2, r8
 800815e:	464b      	mov	r3, r9
 8008160:	f7f8 f804 	bl	800016c <__adddf3>
 8008164:	f8df a124 	ldr.w	sl, [pc, #292]	; 800828c <_strtod_l+0xb0c>
 8008168:	4a4d      	ldr	r2, [pc, #308]	; (80082a0 <_strtod_l+0xb20>)
 800816a:	ea01 0a0a 	and.w	sl, r1, sl
 800816e:	4592      	cmp	sl, r2
 8008170:	4680      	mov	r8, r0
 8008172:	d948      	bls.n	8008206 <_strtod_l+0xa86>
 8008174:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008176:	4b46      	ldr	r3, [pc, #280]	; (8008290 <_strtod_l+0xb10>)
 8008178:	429a      	cmp	r2, r3
 800817a:	d103      	bne.n	8008184 <_strtod_l+0xa04>
 800817c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800817e:	3301      	adds	r3, #1
 8008180:	f43f ad3c 	beq.w	8007bfc <_strtod_l+0x47c>
 8008184:	f04f 38ff 	mov.w	r8, #4294967295
 8008188:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8008290 <_strtod_l+0xb10>
 800818c:	4620      	mov	r0, r4
 800818e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008190:	f7fe fe76 	bl	8006e80 <_Bfree>
 8008194:	4620      	mov	r0, r4
 8008196:	9908      	ldr	r1, [sp, #32]
 8008198:	f7fe fe72 	bl	8006e80 <_Bfree>
 800819c:	4659      	mov	r1, fp
 800819e:	4620      	mov	r0, r4
 80081a0:	f7fe fe6e 	bl	8006e80 <_Bfree>
 80081a4:	4631      	mov	r1, r6
 80081a6:	4620      	mov	r0, r4
 80081a8:	f7fe fe6a 	bl	8006e80 <_Bfree>
 80081ac:	e605      	b.n	8007dba <_strtod_l+0x63a>
 80081ae:	f1b8 0f01 	cmp.w	r8, #1
 80081b2:	d103      	bne.n	80081bc <_strtod_l+0xa3c>
 80081b4:	f1b9 0f00 	cmp.w	r9, #0
 80081b8:	f43f ad91 	beq.w	8007cde <_strtod_l+0x55e>
 80081bc:	2200      	movs	r2, #0
 80081be:	4b39      	ldr	r3, [pc, #228]	; (80082a4 <_strtod_l+0xb24>)
 80081c0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80081c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80081c6:	e016      	b.n	80081f6 <_strtod_l+0xa76>
 80081c8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80081ca:	4f33      	ldr	r7, [pc, #204]	; (8008298 <_strtod_l+0xb18>)
 80081cc:	e7a9      	b.n	8008122 <_strtod_l+0x9a2>
 80081ce:	4b32      	ldr	r3, [pc, #200]	; (8008298 <_strtod_l+0xb18>)
 80081d0:	2200      	movs	r2, #0
 80081d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80081d6:	f7f8 f97f 	bl	80004d8 <__aeabi_dmul>
 80081da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081dc:	4605      	mov	r5, r0
 80081de:	460f      	mov	r7, r1
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d09e      	beq.n	8008122 <_strtod_l+0x9a2>
 80081e4:	4602      	mov	r2, r0
 80081e6:	460b      	mov	r3, r1
 80081e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80081ec:	e79d      	b.n	800812a <_strtod_l+0x9aa>
 80081ee:	2200      	movs	r2, #0
 80081f0:	4b28      	ldr	r3, [pc, #160]	; (8008294 <_strtod_l+0xb14>)
 80081f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80081f6:	4f27      	ldr	r7, [pc, #156]	; (8008294 <_strtod_l+0xb14>)
 80081f8:	e797      	b.n	800812a <_strtod_l+0x9aa>
 80081fa:	2200      	movs	r2, #0
 80081fc:	4b29      	ldr	r3, [pc, #164]	; (80082a4 <_strtod_l+0xb24>)
 80081fe:	4645      	mov	r5, r8
 8008200:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008204:	e7f7      	b.n	80081f6 <_strtod_l+0xa76>
 8008206:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800820a:	9b05      	ldr	r3, [sp, #20]
 800820c:	46ca      	mov	sl, r9
 800820e:	2b00      	cmp	r3, #0
 8008210:	d1bc      	bne.n	800818c <_strtod_l+0xa0c>
 8008212:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008216:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008218:	0d1b      	lsrs	r3, r3, #20
 800821a:	051b      	lsls	r3, r3, #20
 800821c:	429a      	cmp	r2, r3
 800821e:	d1b5      	bne.n	800818c <_strtod_l+0xa0c>
 8008220:	4628      	mov	r0, r5
 8008222:	4639      	mov	r1, r7
 8008224:	f7f8 fdae 	bl	8000d84 <__aeabi_d2lz>
 8008228:	f7f8 f928 	bl	800047c <__aeabi_l2d>
 800822c:	4602      	mov	r2, r0
 800822e:	460b      	mov	r3, r1
 8008230:	4628      	mov	r0, r5
 8008232:	4639      	mov	r1, r7
 8008234:	f7f7 ff98 	bl	8000168 <__aeabi_dsub>
 8008238:	460b      	mov	r3, r1
 800823a:	4602      	mov	r2, r0
 800823c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8008240:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008244:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008246:	ea4a 0a08 	orr.w	sl, sl, r8
 800824a:	ea5a 0a03 	orrs.w	sl, sl, r3
 800824e:	d06c      	beq.n	800832a <_strtod_l+0xbaa>
 8008250:	a309      	add	r3, pc, #36	; (adr r3, 8008278 <_strtod_l+0xaf8>)
 8008252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008256:	f7f8 fbb1 	bl	80009bc <__aeabi_dcmplt>
 800825a:	2800      	cmp	r0, #0
 800825c:	f47f acd8 	bne.w	8007c10 <_strtod_l+0x490>
 8008260:	a307      	add	r3, pc, #28	; (adr r3, 8008280 <_strtod_l+0xb00>)
 8008262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008266:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800826a:	f7f8 fbc5 	bl	80009f8 <__aeabi_dcmpgt>
 800826e:	2800      	cmp	r0, #0
 8008270:	d08c      	beq.n	800818c <_strtod_l+0xa0c>
 8008272:	e4cd      	b.n	8007c10 <_strtod_l+0x490>
 8008274:	f3af 8000 	nop.w
 8008278:	94a03595 	.word	0x94a03595
 800827c:	3fdfffff 	.word	0x3fdfffff
 8008280:	35afe535 	.word	0x35afe535
 8008284:	3fe00000 	.word	0x3fe00000
 8008288:	000fffff 	.word	0x000fffff
 800828c:	7ff00000 	.word	0x7ff00000
 8008290:	7fefffff 	.word	0x7fefffff
 8008294:	3ff00000 	.word	0x3ff00000
 8008298:	3fe00000 	.word	0x3fe00000
 800829c:	7fe00000 	.word	0x7fe00000
 80082a0:	7c9fffff 	.word	0x7c9fffff
 80082a4:	bff00000 	.word	0xbff00000
 80082a8:	9b05      	ldr	r3, [sp, #20]
 80082aa:	b333      	cbz	r3, 80082fa <_strtod_l+0xb7a>
 80082ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80082ae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80082b2:	d822      	bhi.n	80082fa <_strtod_l+0xb7a>
 80082b4:	a328      	add	r3, pc, #160	; (adr r3, 8008358 <_strtod_l+0xbd8>)
 80082b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ba:	4628      	mov	r0, r5
 80082bc:	4639      	mov	r1, r7
 80082be:	f7f8 fb87 	bl	80009d0 <__aeabi_dcmple>
 80082c2:	b1a0      	cbz	r0, 80082ee <_strtod_l+0xb6e>
 80082c4:	4639      	mov	r1, r7
 80082c6:	4628      	mov	r0, r5
 80082c8:	f7f8 fbde 	bl	8000a88 <__aeabi_d2uiz>
 80082cc:	2801      	cmp	r0, #1
 80082ce:	bf38      	it	cc
 80082d0:	2001      	movcc	r0, #1
 80082d2:	f7f8 f887 	bl	80003e4 <__aeabi_ui2d>
 80082d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082d8:	4605      	mov	r5, r0
 80082da:	460f      	mov	r7, r1
 80082dc:	bb03      	cbnz	r3, 8008320 <_strtod_l+0xba0>
 80082de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80082e2:	9014      	str	r0, [sp, #80]	; 0x50
 80082e4:	9315      	str	r3, [sp, #84]	; 0x54
 80082e6:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80082ea:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80082ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80082f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80082f2:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80082f6:	1a9b      	subs	r3, r3, r2
 80082f8:	9311      	str	r3, [sp, #68]	; 0x44
 80082fa:	980c      	ldr	r0, [sp, #48]	; 0x30
 80082fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80082fe:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8008302:	f7ff f8e9 	bl	80074d8 <__ulp>
 8008306:	4602      	mov	r2, r0
 8008308:	460b      	mov	r3, r1
 800830a:	4640      	mov	r0, r8
 800830c:	4649      	mov	r1, r9
 800830e:	f7f8 f8e3 	bl	80004d8 <__aeabi_dmul>
 8008312:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008314:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008316:	f7f7 ff29 	bl	800016c <__adddf3>
 800831a:	4680      	mov	r8, r0
 800831c:	4689      	mov	r9, r1
 800831e:	e774      	b.n	800820a <_strtod_l+0xa8a>
 8008320:	4602      	mov	r2, r0
 8008322:	460b      	mov	r3, r1
 8008324:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8008328:	e7dd      	b.n	80082e6 <_strtod_l+0xb66>
 800832a:	a30d      	add	r3, pc, #52	; (adr r3, 8008360 <_strtod_l+0xbe0>)
 800832c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008330:	f7f8 fb44 	bl	80009bc <__aeabi_dcmplt>
 8008334:	e79b      	b.n	800826e <_strtod_l+0xaee>
 8008336:	2300      	movs	r3, #0
 8008338:	930e      	str	r3, [sp, #56]	; 0x38
 800833a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800833c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800833e:	6013      	str	r3, [r2, #0]
 8008340:	f7ff ba5b 	b.w	80077fa <_strtod_l+0x7a>
 8008344:	2a65      	cmp	r2, #101	; 0x65
 8008346:	f43f ab52 	beq.w	80079ee <_strtod_l+0x26e>
 800834a:	2a45      	cmp	r2, #69	; 0x45
 800834c:	f43f ab4f 	beq.w	80079ee <_strtod_l+0x26e>
 8008350:	2301      	movs	r3, #1
 8008352:	f7ff bb87 	b.w	8007a64 <_strtod_l+0x2e4>
 8008356:	bf00      	nop
 8008358:	ffc00000 	.word	0xffc00000
 800835c:	41dfffff 	.word	0x41dfffff
 8008360:	94a03595 	.word	0x94a03595
 8008364:	3fcfffff 	.word	0x3fcfffff

08008368 <_strtod_r>:
 8008368:	4b01      	ldr	r3, [pc, #4]	; (8008370 <_strtod_r+0x8>)
 800836a:	f7ff ba09 	b.w	8007780 <_strtod_l>
 800836e:	bf00      	nop
 8008370:	20000068 	.word	0x20000068

08008374 <_strtol_l.constprop.0>:
 8008374:	2b01      	cmp	r3, #1
 8008376:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800837a:	4686      	mov	lr, r0
 800837c:	4690      	mov	r8, r2
 800837e:	d001      	beq.n	8008384 <_strtol_l.constprop.0+0x10>
 8008380:	2b24      	cmp	r3, #36	; 0x24
 8008382:	d906      	bls.n	8008392 <_strtol_l.constprop.0+0x1e>
 8008384:	f7fd fd92 	bl	8005eac <__errno>
 8008388:	2316      	movs	r3, #22
 800838a:	6003      	str	r3, [r0, #0]
 800838c:	2000      	movs	r0, #0
 800838e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008392:	460d      	mov	r5, r1
 8008394:	4835      	ldr	r0, [pc, #212]	; (800846c <_strtol_l.constprop.0+0xf8>)
 8008396:	462a      	mov	r2, r5
 8008398:	f815 4b01 	ldrb.w	r4, [r5], #1
 800839c:	5d06      	ldrb	r6, [r0, r4]
 800839e:	f016 0608 	ands.w	r6, r6, #8
 80083a2:	d1f8      	bne.n	8008396 <_strtol_l.constprop.0+0x22>
 80083a4:	2c2d      	cmp	r4, #45	; 0x2d
 80083a6:	d12e      	bne.n	8008406 <_strtol_l.constprop.0+0x92>
 80083a8:	2601      	movs	r6, #1
 80083aa:	782c      	ldrb	r4, [r5, #0]
 80083ac:	1c95      	adds	r5, r2, #2
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d057      	beq.n	8008462 <_strtol_l.constprop.0+0xee>
 80083b2:	2b10      	cmp	r3, #16
 80083b4:	d109      	bne.n	80083ca <_strtol_l.constprop.0+0x56>
 80083b6:	2c30      	cmp	r4, #48	; 0x30
 80083b8:	d107      	bne.n	80083ca <_strtol_l.constprop.0+0x56>
 80083ba:	782a      	ldrb	r2, [r5, #0]
 80083bc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80083c0:	2a58      	cmp	r2, #88	; 0x58
 80083c2:	d149      	bne.n	8008458 <_strtol_l.constprop.0+0xe4>
 80083c4:	2310      	movs	r3, #16
 80083c6:	786c      	ldrb	r4, [r5, #1]
 80083c8:	3502      	adds	r5, #2
 80083ca:	2200      	movs	r2, #0
 80083cc:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 80083d0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80083d4:	fbbc f9f3 	udiv	r9, ip, r3
 80083d8:	4610      	mov	r0, r2
 80083da:	fb03 ca19 	mls	sl, r3, r9, ip
 80083de:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80083e2:	2f09      	cmp	r7, #9
 80083e4:	d814      	bhi.n	8008410 <_strtol_l.constprop.0+0x9c>
 80083e6:	463c      	mov	r4, r7
 80083e8:	42a3      	cmp	r3, r4
 80083ea:	dd20      	ble.n	800842e <_strtol_l.constprop.0+0xba>
 80083ec:	1c57      	adds	r7, r2, #1
 80083ee:	d007      	beq.n	8008400 <_strtol_l.constprop.0+0x8c>
 80083f0:	4581      	cmp	r9, r0
 80083f2:	d319      	bcc.n	8008428 <_strtol_l.constprop.0+0xb4>
 80083f4:	d101      	bne.n	80083fa <_strtol_l.constprop.0+0x86>
 80083f6:	45a2      	cmp	sl, r4
 80083f8:	db16      	blt.n	8008428 <_strtol_l.constprop.0+0xb4>
 80083fa:	2201      	movs	r2, #1
 80083fc:	fb00 4003 	mla	r0, r0, r3, r4
 8008400:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008404:	e7eb      	b.n	80083de <_strtol_l.constprop.0+0x6a>
 8008406:	2c2b      	cmp	r4, #43	; 0x2b
 8008408:	bf04      	itt	eq
 800840a:	782c      	ldrbeq	r4, [r5, #0]
 800840c:	1c95      	addeq	r5, r2, #2
 800840e:	e7ce      	b.n	80083ae <_strtol_l.constprop.0+0x3a>
 8008410:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008414:	2f19      	cmp	r7, #25
 8008416:	d801      	bhi.n	800841c <_strtol_l.constprop.0+0xa8>
 8008418:	3c37      	subs	r4, #55	; 0x37
 800841a:	e7e5      	b.n	80083e8 <_strtol_l.constprop.0+0x74>
 800841c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008420:	2f19      	cmp	r7, #25
 8008422:	d804      	bhi.n	800842e <_strtol_l.constprop.0+0xba>
 8008424:	3c57      	subs	r4, #87	; 0x57
 8008426:	e7df      	b.n	80083e8 <_strtol_l.constprop.0+0x74>
 8008428:	f04f 32ff 	mov.w	r2, #4294967295
 800842c:	e7e8      	b.n	8008400 <_strtol_l.constprop.0+0x8c>
 800842e:	1c53      	adds	r3, r2, #1
 8008430:	d108      	bne.n	8008444 <_strtol_l.constprop.0+0xd0>
 8008432:	2322      	movs	r3, #34	; 0x22
 8008434:	4660      	mov	r0, ip
 8008436:	f8ce 3000 	str.w	r3, [lr]
 800843a:	f1b8 0f00 	cmp.w	r8, #0
 800843e:	d0a6      	beq.n	800838e <_strtol_l.constprop.0+0x1a>
 8008440:	1e69      	subs	r1, r5, #1
 8008442:	e006      	b.n	8008452 <_strtol_l.constprop.0+0xde>
 8008444:	b106      	cbz	r6, 8008448 <_strtol_l.constprop.0+0xd4>
 8008446:	4240      	negs	r0, r0
 8008448:	f1b8 0f00 	cmp.w	r8, #0
 800844c:	d09f      	beq.n	800838e <_strtol_l.constprop.0+0x1a>
 800844e:	2a00      	cmp	r2, #0
 8008450:	d1f6      	bne.n	8008440 <_strtol_l.constprop.0+0xcc>
 8008452:	f8c8 1000 	str.w	r1, [r8]
 8008456:	e79a      	b.n	800838e <_strtol_l.constprop.0+0x1a>
 8008458:	2430      	movs	r4, #48	; 0x30
 800845a:	2b00      	cmp	r3, #0
 800845c:	d1b5      	bne.n	80083ca <_strtol_l.constprop.0+0x56>
 800845e:	2308      	movs	r3, #8
 8008460:	e7b3      	b.n	80083ca <_strtol_l.constprop.0+0x56>
 8008462:	2c30      	cmp	r4, #48	; 0x30
 8008464:	d0a9      	beq.n	80083ba <_strtol_l.constprop.0+0x46>
 8008466:	230a      	movs	r3, #10
 8008468:	e7af      	b.n	80083ca <_strtol_l.constprop.0+0x56>
 800846a:	bf00      	nop
 800846c:	08009961 	.word	0x08009961

08008470 <_strtol_r>:
 8008470:	f7ff bf80 	b.w	8008374 <_strtol_l.constprop.0>

08008474 <__ssputs_r>:
 8008474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008478:	461f      	mov	r7, r3
 800847a:	688e      	ldr	r6, [r1, #8]
 800847c:	4682      	mov	sl, r0
 800847e:	42be      	cmp	r6, r7
 8008480:	460c      	mov	r4, r1
 8008482:	4690      	mov	r8, r2
 8008484:	680b      	ldr	r3, [r1, #0]
 8008486:	d82c      	bhi.n	80084e2 <__ssputs_r+0x6e>
 8008488:	898a      	ldrh	r2, [r1, #12]
 800848a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800848e:	d026      	beq.n	80084de <__ssputs_r+0x6a>
 8008490:	6965      	ldr	r5, [r4, #20]
 8008492:	6909      	ldr	r1, [r1, #16]
 8008494:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008498:	eba3 0901 	sub.w	r9, r3, r1
 800849c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084a0:	1c7b      	adds	r3, r7, #1
 80084a2:	444b      	add	r3, r9
 80084a4:	106d      	asrs	r5, r5, #1
 80084a6:	429d      	cmp	r5, r3
 80084a8:	bf38      	it	cc
 80084aa:	461d      	movcc	r5, r3
 80084ac:	0553      	lsls	r3, r2, #21
 80084ae:	d527      	bpl.n	8008500 <__ssputs_r+0x8c>
 80084b0:	4629      	mov	r1, r5
 80084b2:	f7fe fc19 	bl	8006ce8 <_malloc_r>
 80084b6:	4606      	mov	r6, r0
 80084b8:	b360      	cbz	r0, 8008514 <__ssputs_r+0xa0>
 80084ba:	464a      	mov	r2, r9
 80084bc:	6921      	ldr	r1, [r4, #16]
 80084be:	f000 fa17 	bl	80088f0 <memcpy>
 80084c2:	89a3      	ldrh	r3, [r4, #12]
 80084c4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80084c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084cc:	81a3      	strh	r3, [r4, #12]
 80084ce:	6126      	str	r6, [r4, #16]
 80084d0:	444e      	add	r6, r9
 80084d2:	6026      	str	r6, [r4, #0]
 80084d4:	463e      	mov	r6, r7
 80084d6:	6165      	str	r5, [r4, #20]
 80084d8:	eba5 0509 	sub.w	r5, r5, r9
 80084dc:	60a5      	str	r5, [r4, #8]
 80084de:	42be      	cmp	r6, r7
 80084e0:	d900      	bls.n	80084e4 <__ssputs_r+0x70>
 80084e2:	463e      	mov	r6, r7
 80084e4:	4632      	mov	r2, r6
 80084e6:	4641      	mov	r1, r8
 80084e8:	6820      	ldr	r0, [r4, #0]
 80084ea:	f000 f9c5 	bl	8008878 <memmove>
 80084ee:	2000      	movs	r0, #0
 80084f0:	68a3      	ldr	r3, [r4, #8]
 80084f2:	1b9b      	subs	r3, r3, r6
 80084f4:	60a3      	str	r3, [r4, #8]
 80084f6:	6823      	ldr	r3, [r4, #0]
 80084f8:	4433      	add	r3, r6
 80084fa:	6023      	str	r3, [r4, #0]
 80084fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008500:	462a      	mov	r2, r5
 8008502:	f000 fda6 	bl	8009052 <_realloc_r>
 8008506:	4606      	mov	r6, r0
 8008508:	2800      	cmp	r0, #0
 800850a:	d1e0      	bne.n	80084ce <__ssputs_r+0x5a>
 800850c:	4650      	mov	r0, sl
 800850e:	6921      	ldr	r1, [r4, #16]
 8008510:	f7fe fb7a 	bl	8006c08 <_free_r>
 8008514:	230c      	movs	r3, #12
 8008516:	f8ca 3000 	str.w	r3, [sl]
 800851a:	89a3      	ldrh	r3, [r4, #12]
 800851c:	f04f 30ff 	mov.w	r0, #4294967295
 8008520:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008524:	81a3      	strh	r3, [r4, #12]
 8008526:	e7e9      	b.n	80084fc <__ssputs_r+0x88>

08008528 <_svfiprintf_r>:
 8008528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800852c:	4698      	mov	r8, r3
 800852e:	898b      	ldrh	r3, [r1, #12]
 8008530:	4607      	mov	r7, r0
 8008532:	061b      	lsls	r3, r3, #24
 8008534:	460d      	mov	r5, r1
 8008536:	4614      	mov	r4, r2
 8008538:	b09d      	sub	sp, #116	; 0x74
 800853a:	d50e      	bpl.n	800855a <_svfiprintf_r+0x32>
 800853c:	690b      	ldr	r3, [r1, #16]
 800853e:	b963      	cbnz	r3, 800855a <_svfiprintf_r+0x32>
 8008540:	2140      	movs	r1, #64	; 0x40
 8008542:	f7fe fbd1 	bl	8006ce8 <_malloc_r>
 8008546:	6028      	str	r0, [r5, #0]
 8008548:	6128      	str	r0, [r5, #16]
 800854a:	b920      	cbnz	r0, 8008556 <_svfiprintf_r+0x2e>
 800854c:	230c      	movs	r3, #12
 800854e:	603b      	str	r3, [r7, #0]
 8008550:	f04f 30ff 	mov.w	r0, #4294967295
 8008554:	e0d0      	b.n	80086f8 <_svfiprintf_r+0x1d0>
 8008556:	2340      	movs	r3, #64	; 0x40
 8008558:	616b      	str	r3, [r5, #20]
 800855a:	2300      	movs	r3, #0
 800855c:	9309      	str	r3, [sp, #36]	; 0x24
 800855e:	2320      	movs	r3, #32
 8008560:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008564:	2330      	movs	r3, #48	; 0x30
 8008566:	f04f 0901 	mov.w	r9, #1
 800856a:	f8cd 800c 	str.w	r8, [sp, #12]
 800856e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8008710 <_svfiprintf_r+0x1e8>
 8008572:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008576:	4623      	mov	r3, r4
 8008578:	469a      	mov	sl, r3
 800857a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800857e:	b10a      	cbz	r2, 8008584 <_svfiprintf_r+0x5c>
 8008580:	2a25      	cmp	r2, #37	; 0x25
 8008582:	d1f9      	bne.n	8008578 <_svfiprintf_r+0x50>
 8008584:	ebba 0b04 	subs.w	fp, sl, r4
 8008588:	d00b      	beq.n	80085a2 <_svfiprintf_r+0x7a>
 800858a:	465b      	mov	r3, fp
 800858c:	4622      	mov	r2, r4
 800858e:	4629      	mov	r1, r5
 8008590:	4638      	mov	r0, r7
 8008592:	f7ff ff6f 	bl	8008474 <__ssputs_r>
 8008596:	3001      	adds	r0, #1
 8008598:	f000 80a9 	beq.w	80086ee <_svfiprintf_r+0x1c6>
 800859c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800859e:	445a      	add	r2, fp
 80085a0:	9209      	str	r2, [sp, #36]	; 0x24
 80085a2:	f89a 3000 	ldrb.w	r3, [sl]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	f000 80a1 	beq.w	80086ee <_svfiprintf_r+0x1c6>
 80085ac:	2300      	movs	r3, #0
 80085ae:	f04f 32ff 	mov.w	r2, #4294967295
 80085b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085b6:	f10a 0a01 	add.w	sl, sl, #1
 80085ba:	9304      	str	r3, [sp, #16]
 80085bc:	9307      	str	r3, [sp, #28]
 80085be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085c2:	931a      	str	r3, [sp, #104]	; 0x68
 80085c4:	4654      	mov	r4, sl
 80085c6:	2205      	movs	r2, #5
 80085c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085cc:	4850      	ldr	r0, [pc, #320]	; (8008710 <_svfiprintf_r+0x1e8>)
 80085ce:	f7fd fc9a 	bl	8005f06 <memchr>
 80085d2:	9a04      	ldr	r2, [sp, #16]
 80085d4:	b9d8      	cbnz	r0, 800860e <_svfiprintf_r+0xe6>
 80085d6:	06d0      	lsls	r0, r2, #27
 80085d8:	bf44      	itt	mi
 80085da:	2320      	movmi	r3, #32
 80085dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085e0:	0711      	lsls	r1, r2, #28
 80085e2:	bf44      	itt	mi
 80085e4:	232b      	movmi	r3, #43	; 0x2b
 80085e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085ea:	f89a 3000 	ldrb.w	r3, [sl]
 80085ee:	2b2a      	cmp	r3, #42	; 0x2a
 80085f0:	d015      	beq.n	800861e <_svfiprintf_r+0xf6>
 80085f2:	4654      	mov	r4, sl
 80085f4:	2000      	movs	r0, #0
 80085f6:	f04f 0c0a 	mov.w	ip, #10
 80085fa:	9a07      	ldr	r2, [sp, #28]
 80085fc:	4621      	mov	r1, r4
 80085fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008602:	3b30      	subs	r3, #48	; 0x30
 8008604:	2b09      	cmp	r3, #9
 8008606:	d94d      	bls.n	80086a4 <_svfiprintf_r+0x17c>
 8008608:	b1b0      	cbz	r0, 8008638 <_svfiprintf_r+0x110>
 800860a:	9207      	str	r2, [sp, #28]
 800860c:	e014      	b.n	8008638 <_svfiprintf_r+0x110>
 800860e:	eba0 0308 	sub.w	r3, r0, r8
 8008612:	fa09 f303 	lsl.w	r3, r9, r3
 8008616:	4313      	orrs	r3, r2
 8008618:	46a2      	mov	sl, r4
 800861a:	9304      	str	r3, [sp, #16]
 800861c:	e7d2      	b.n	80085c4 <_svfiprintf_r+0x9c>
 800861e:	9b03      	ldr	r3, [sp, #12]
 8008620:	1d19      	adds	r1, r3, #4
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	9103      	str	r1, [sp, #12]
 8008626:	2b00      	cmp	r3, #0
 8008628:	bfbb      	ittet	lt
 800862a:	425b      	neglt	r3, r3
 800862c:	f042 0202 	orrlt.w	r2, r2, #2
 8008630:	9307      	strge	r3, [sp, #28]
 8008632:	9307      	strlt	r3, [sp, #28]
 8008634:	bfb8      	it	lt
 8008636:	9204      	strlt	r2, [sp, #16]
 8008638:	7823      	ldrb	r3, [r4, #0]
 800863a:	2b2e      	cmp	r3, #46	; 0x2e
 800863c:	d10c      	bne.n	8008658 <_svfiprintf_r+0x130>
 800863e:	7863      	ldrb	r3, [r4, #1]
 8008640:	2b2a      	cmp	r3, #42	; 0x2a
 8008642:	d134      	bne.n	80086ae <_svfiprintf_r+0x186>
 8008644:	9b03      	ldr	r3, [sp, #12]
 8008646:	3402      	adds	r4, #2
 8008648:	1d1a      	adds	r2, r3, #4
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	9203      	str	r2, [sp, #12]
 800864e:	2b00      	cmp	r3, #0
 8008650:	bfb8      	it	lt
 8008652:	f04f 33ff 	movlt.w	r3, #4294967295
 8008656:	9305      	str	r3, [sp, #20]
 8008658:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8008714 <_svfiprintf_r+0x1ec>
 800865c:	2203      	movs	r2, #3
 800865e:	4650      	mov	r0, sl
 8008660:	7821      	ldrb	r1, [r4, #0]
 8008662:	f7fd fc50 	bl	8005f06 <memchr>
 8008666:	b138      	cbz	r0, 8008678 <_svfiprintf_r+0x150>
 8008668:	2240      	movs	r2, #64	; 0x40
 800866a:	9b04      	ldr	r3, [sp, #16]
 800866c:	eba0 000a 	sub.w	r0, r0, sl
 8008670:	4082      	lsls	r2, r0
 8008672:	4313      	orrs	r3, r2
 8008674:	3401      	adds	r4, #1
 8008676:	9304      	str	r3, [sp, #16]
 8008678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800867c:	2206      	movs	r2, #6
 800867e:	4826      	ldr	r0, [pc, #152]	; (8008718 <_svfiprintf_r+0x1f0>)
 8008680:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008684:	f7fd fc3f 	bl	8005f06 <memchr>
 8008688:	2800      	cmp	r0, #0
 800868a:	d038      	beq.n	80086fe <_svfiprintf_r+0x1d6>
 800868c:	4b23      	ldr	r3, [pc, #140]	; (800871c <_svfiprintf_r+0x1f4>)
 800868e:	bb1b      	cbnz	r3, 80086d8 <_svfiprintf_r+0x1b0>
 8008690:	9b03      	ldr	r3, [sp, #12]
 8008692:	3307      	adds	r3, #7
 8008694:	f023 0307 	bic.w	r3, r3, #7
 8008698:	3308      	adds	r3, #8
 800869a:	9303      	str	r3, [sp, #12]
 800869c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800869e:	4433      	add	r3, r6
 80086a0:	9309      	str	r3, [sp, #36]	; 0x24
 80086a2:	e768      	b.n	8008576 <_svfiprintf_r+0x4e>
 80086a4:	460c      	mov	r4, r1
 80086a6:	2001      	movs	r0, #1
 80086a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80086ac:	e7a6      	b.n	80085fc <_svfiprintf_r+0xd4>
 80086ae:	2300      	movs	r3, #0
 80086b0:	f04f 0c0a 	mov.w	ip, #10
 80086b4:	4619      	mov	r1, r3
 80086b6:	3401      	adds	r4, #1
 80086b8:	9305      	str	r3, [sp, #20]
 80086ba:	4620      	mov	r0, r4
 80086bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086c0:	3a30      	subs	r2, #48	; 0x30
 80086c2:	2a09      	cmp	r2, #9
 80086c4:	d903      	bls.n	80086ce <_svfiprintf_r+0x1a6>
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d0c6      	beq.n	8008658 <_svfiprintf_r+0x130>
 80086ca:	9105      	str	r1, [sp, #20]
 80086cc:	e7c4      	b.n	8008658 <_svfiprintf_r+0x130>
 80086ce:	4604      	mov	r4, r0
 80086d0:	2301      	movs	r3, #1
 80086d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80086d6:	e7f0      	b.n	80086ba <_svfiprintf_r+0x192>
 80086d8:	ab03      	add	r3, sp, #12
 80086da:	9300      	str	r3, [sp, #0]
 80086dc:	462a      	mov	r2, r5
 80086de:	4638      	mov	r0, r7
 80086e0:	4b0f      	ldr	r3, [pc, #60]	; (8008720 <_svfiprintf_r+0x1f8>)
 80086e2:	a904      	add	r1, sp, #16
 80086e4:	f7fc fc7a 	bl	8004fdc <_printf_float>
 80086e8:	1c42      	adds	r2, r0, #1
 80086ea:	4606      	mov	r6, r0
 80086ec:	d1d6      	bne.n	800869c <_svfiprintf_r+0x174>
 80086ee:	89ab      	ldrh	r3, [r5, #12]
 80086f0:	065b      	lsls	r3, r3, #25
 80086f2:	f53f af2d 	bmi.w	8008550 <_svfiprintf_r+0x28>
 80086f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086f8:	b01d      	add	sp, #116	; 0x74
 80086fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086fe:	ab03      	add	r3, sp, #12
 8008700:	9300      	str	r3, [sp, #0]
 8008702:	462a      	mov	r2, r5
 8008704:	4638      	mov	r0, r7
 8008706:	4b06      	ldr	r3, [pc, #24]	; (8008720 <_svfiprintf_r+0x1f8>)
 8008708:	a904      	add	r1, sp, #16
 800870a:	f7fc ff07 	bl	800551c <_printf_i>
 800870e:	e7eb      	b.n	80086e8 <_svfiprintf_r+0x1c0>
 8008710:	08009a61 	.word	0x08009a61
 8008714:	08009a67 	.word	0x08009a67
 8008718:	08009a6b 	.word	0x08009a6b
 800871c:	08004fdd 	.word	0x08004fdd
 8008720:	08008475 	.word	0x08008475

08008724 <__sflush_r>:
 8008724:	898a      	ldrh	r2, [r1, #12]
 8008726:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008728:	4605      	mov	r5, r0
 800872a:	0710      	lsls	r0, r2, #28
 800872c:	460c      	mov	r4, r1
 800872e:	d457      	bmi.n	80087e0 <__sflush_r+0xbc>
 8008730:	684b      	ldr	r3, [r1, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	dc04      	bgt.n	8008740 <__sflush_r+0x1c>
 8008736:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008738:	2b00      	cmp	r3, #0
 800873a:	dc01      	bgt.n	8008740 <__sflush_r+0x1c>
 800873c:	2000      	movs	r0, #0
 800873e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008740:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008742:	2e00      	cmp	r6, #0
 8008744:	d0fa      	beq.n	800873c <__sflush_r+0x18>
 8008746:	2300      	movs	r3, #0
 8008748:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800874c:	682f      	ldr	r7, [r5, #0]
 800874e:	6a21      	ldr	r1, [r4, #32]
 8008750:	602b      	str	r3, [r5, #0]
 8008752:	d032      	beq.n	80087ba <__sflush_r+0x96>
 8008754:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008756:	89a3      	ldrh	r3, [r4, #12]
 8008758:	075a      	lsls	r2, r3, #29
 800875a:	d505      	bpl.n	8008768 <__sflush_r+0x44>
 800875c:	6863      	ldr	r3, [r4, #4]
 800875e:	1ac0      	subs	r0, r0, r3
 8008760:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008762:	b10b      	cbz	r3, 8008768 <__sflush_r+0x44>
 8008764:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008766:	1ac0      	subs	r0, r0, r3
 8008768:	2300      	movs	r3, #0
 800876a:	4602      	mov	r2, r0
 800876c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800876e:	4628      	mov	r0, r5
 8008770:	6a21      	ldr	r1, [r4, #32]
 8008772:	47b0      	blx	r6
 8008774:	1c43      	adds	r3, r0, #1
 8008776:	89a3      	ldrh	r3, [r4, #12]
 8008778:	d106      	bne.n	8008788 <__sflush_r+0x64>
 800877a:	6829      	ldr	r1, [r5, #0]
 800877c:	291d      	cmp	r1, #29
 800877e:	d82b      	bhi.n	80087d8 <__sflush_r+0xb4>
 8008780:	4a28      	ldr	r2, [pc, #160]	; (8008824 <__sflush_r+0x100>)
 8008782:	410a      	asrs	r2, r1
 8008784:	07d6      	lsls	r6, r2, #31
 8008786:	d427      	bmi.n	80087d8 <__sflush_r+0xb4>
 8008788:	2200      	movs	r2, #0
 800878a:	6062      	str	r2, [r4, #4]
 800878c:	6922      	ldr	r2, [r4, #16]
 800878e:	04d9      	lsls	r1, r3, #19
 8008790:	6022      	str	r2, [r4, #0]
 8008792:	d504      	bpl.n	800879e <__sflush_r+0x7a>
 8008794:	1c42      	adds	r2, r0, #1
 8008796:	d101      	bne.n	800879c <__sflush_r+0x78>
 8008798:	682b      	ldr	r3, [r5, #0]
 800879a:	b903      	cbnz	r3, 800879e <__sflush_r+0x7a>
 800879c:	6560      	str	r0, [r4, #84]	; 0x54
 800879e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087a0:	602f      	str	r7, [r5, #0]
 80087a2:	2900      	cmp	r1, #0
 80087a4:	d0ca      	beq.n	800873c <__sflush_r+0x18>
 80087a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087aa:	4299      	cmp	r1, r3
 80087ac:	d002      	beq.n	80087b4 <__sflush_r+0x90>
 80087ae:	4628      	mov	r0, r5
 80087b0:	f7fe fa2a 	bl	8006c08 <_free_r>
 80087b4:	2000      	movs	r0, #0
 80087b6:	6360      	str	r0, [r4, #52]	; 0x34
 80087b8:	e7c1      	b.n	800873e <__sflush_r+0x1a>
 80087ba:	2301      	movs	r3, #1
 80087bc:	4628      	mov	r0, r5
 80087be:	47b0      	blx	r6
 80087c0:	1c41      	adds	r1, r0, #1
 80087c2:	d1c8      	bne.n	8008756 <__sflush_r+0x32>
 80087c4:	682b      	ldr	r3, [r5, #0]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d0c5      	beq.n	8008756 <__sflush_r+0x32>
 80087ca:	2b1d      	cmp	r3, #29
 80087cc:	d001      	beq.n	80087d2 <__sflush_r+0xae>
 80087ce:	2b16      	cmp	r3, #22
 80087d0:	d101      	bne.n	80087d6 <__sflush_r+0xb2>
 80087d2:	602f      	str	r7, [r5, #0]
 80087d4:	e7b2      	b.n	800873c <__sflush_r+0x18>
 80087d6:	89a3      	ldrh	r3, [r4, #12]
 80087d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087dc:	81a3      	strh	r3, [r4, #12]
 80087de:	e7ae      	b.n	800873e <__sflush_r+0x1a>
 80087e0:	690f      	ldr	r7, [r1, #16]
 80087e2:	2f00      	cmp	r7, #0
 80087e4:	d0aa      	beq.n	800873c <__sflush_r+0x18>
 80087e6:	0793      	lsls	r3, r2, #30
 80087e8:	bf18      	it	ne
 80087ea:	2300      	movne	r3, #0
 80087ec:	680e      	ldr	r6, [r1, #0]
 80087ee:	bf08      	it	eq
 80087f0:	694b      	ldreq	r3, [r1, #20]
 80087f2:	1bf6      	subs	r6, r6, r7
 80087f4:	600f      	str	r7, [r1, #0]
 80087f6:	608b      	str	r3, [r1, #8]
 80087f8:	2e00      	cmp	r6, #0
 80087fa:	dd9f      	ble.n	800873c <__sflush_r+0x18>
 80087fc:	4633      	mov	r3, r6
 80087fe:	463a      	mov	r2, r7
 8008800:	4628      	mov	r0, r5
 8008802:	6a21      	ldr	r1, [r4, #32]
 8008804:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008808:	47e0      	blx	ip
 800880a:	2800      	cmp	r0, #0
 800880c:	dc06      	bgt.n	800881c <__sflush_r+0xf8>
 800880e:	89a3      	ldrh	r3, [r4, #12]
 8008810:	f04f 30ff 	mov.w	r0, #4294967295
 8008814:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008818:	81a3      	strh	r3, [r4, #12]
 800881a:	e790      	b.n	800873e <__sflush_r+0x1a>
 800881c:	4407      	add	r7, r0
 800881e:	1a36      	subs	r6, r6, r0
 8008820:	e7ea      	b.n	80087f8 <__sflush_r+0xd4>
 8008822:	bf00      	nop
 8008824:	dfbffffe 	.word	0xdfbffffe

08008828 <_fflush_r>:
 8008828:	b538      	push	{r3, r4, r5, lr}
 800882a:	690b      	ldr	r3, [r1, #16]
 800882c:	4605      	mov	r5, r0
 800882e:	460c      	mov	r4, r1
 8008830:	b913      	cbnz	r3, 8008838 <_fflush_r+0x10>
 8008832:	2500      	movs	r5, #0
 8008834:	4628      	mov	r0, r5
 8008836:	bd38      	pop	{r3, r4, r5, pc}
 8008838:	b118      	cbz	r0, 8008842 <_fflush_r+0x1a>
 800883a:	6a03      	ldr	r3, [r0, #32]
 800883c:	b90b      	cbnz	r3, 8008842 <_fflush_r+0x1a>
 800883e:	f7fd fa29 	bl	8005c94 <__sinit>
 8008842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d0f3      	beq.n	8008832 <_fflush_r+0xa>
 800884a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800884c:	07d0      	lsls	r0, r2, #31
 800884e:	d404      	bmi.n	800885a <_fflush_r+0x32>
 8008850:	0599      	lsls	r1, r3, #22
 8008852:	d402      	bmi.n	800885a <_fflush_r+0x32>
 8008854:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008856:	f7fd fb54 	bl	8005f02 <__retarget_lock_acquire_recursive>
 800885a:	4628      	mov	r0, r5
 800885c:	4621      	mov	r1, r4
 800885e:	f7ff ff61 	bl	8008724 <__sflush_r>
 8008862:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008864:	4605      	mov	r5, r0
 8008866:	07da      	lsls	r2, r3, #31
 8008868:	d4e4      	bmi.n	8008834 <_fflush_r+0xc>
 800886a:	89a3      	ldrh	r3, [r4, #12]
 800886c:	059b      	lsls	r3, r3, #22
 800886e:	d4e1      	bmi.n	8008834 <_fflush_r+0xc>
 8008870:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008872:	f7fd fb47 	bl	8005f04 <__retarget_lock_release_recursive>
 8008876:	e7dd      	b.n	8008834 <_fflush_r+0xc>

08008878 <memmove>:
 8008878:	4288      	cmp	r0, r1
 800887a:	b510      	push	{r4, lr}
 800887c:	eb01 0402 	add.w	r4, r1, r2
 8008880:	d902      	bls.n	8008888 <memmove+0x10>
 8008882:	4284      	cmp	r4, r0
 8008884:	4623      	mov	r3, r4
 8008886:	d807      	bhi.n	8008898 <memmove+0x20>
 8008888:	1e43      	subs	r3, r0, #1
 800888a:	42a1      	cmp	r1, r4
 800888c:	d008      	beq.n	80088a0 <memmove+0x28>
 800888e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008892:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008896:	e7f8      	b.n	800888a <memmove+0x12>
 8008898:	4601      	mov	r1, r0
 800889a:	4402      	add	r2, r0
 800889c:	428a      	cmp	r2, r1
 800889e:	d100      	bne.n	80088a2 <memmove+0x2a>
 80088a0:	bd10      	pop	{r4, pc}
 80088a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80088a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80088aa:	e7f7      	b.n	800889c <memmove+0x24>

080088ac <strncmp>:
 80088ac:	b510      	push	{r4, lr}
 80088ae:	b16a      	cbz	r2, 80088cc <strncmp+0x20>
 80088b0:	3901      	subs	r1, #1
 80088b2:	1884      	adds	r4, r0, r2
 80088b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088b8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80088bc:	429a      	cmp	r2, r3
 80088be:	d103      	bne.n	80088c8 <strncmp+0x1c>
 80088c0:	42a0      	cmp	r0, r4
 80088c2:	d001      	beq.n	80088c8 <strncmp+0x1c>
 80088c4:	2a00      	cmp	r2, #0
 80088c6:	d1f5      	bne.n	80088b4 <strncmp+0x8>
 80088c8:	1ad0      	subs	r0, r2, r3
 80088ca:	bd10      	pop	{r4, pc}
 80088cc:	4610      	mov	r0, r2
 80088ce:	e7fc      	b.n	80088ca <strncmp+0x1e>

080088d0 <_sbrk_r>:
 80088d0:	b538      	push	{r3, r4, r5, lr}
 80088d2:	2300      	movs	r3, #0
 80088d4:	4d05      	ldr	r5, [pc, #20]	; (80088ec <_sbrk_r+0x1c>)
 80088d6:	4604      	mov	r4, r0
 80088d8:	4608      	mov	r0, r1
 80088da:	602b      	str	r3, [r5, #0]
 80088dc:	f7f9 f9ac 	bl	8001c38 <_sbrk>
 80088e0:	1c43      	adds	r3, r0, #1
 80088e2:	d102      	bne.n	80088ea <_sbrk_r+0x1a>
 80088e4:	682b      	ldr	r3, [r5, #0]
 80088e6:	b103      	cbz	r3, 80088ea <_sbrk_r+0x1a>
 80088e8:	6023      	str	r3, [r4, #0]
 80088ea:	bd38      	pop	{r3, r4, r5, pc}
 80088ec:	20000498 	.word	0x20000498

080088f0 <memcpy>:
 80088f0:	440a      	add	r2, r1
 80088f2:	4291      	cmp	r1, r2
 80088f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80088f8:	d100      	bne.n	80088fc <memcpy+0xc>
 80088fa:	4770      	bx	lr
 80088fc:	b510      	push	{r4, lr}
 80088fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008902:	4291      	cmp	r1, r2
 8008904:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008908:	d1f9      	bne.n	80088fe <memcpy+0xe>
 800890a:	bd10      	pop	{r4, pc}

0800890c <nan>:
 800890c:	2000      	movs	r0, #0
 800890e:	4901      	ldr	r1, [pc, #4]	; (8008914 <nan+0x8>)
 8008910:	4770      	bx	lr
 8008912:	bf00      	nop
 8008914:	7ff80000 	.word	0x7ff80000

08008918 <__assert_func>:
 8008918:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800891a:	4614      	mov	r4, r2
 800891c:	461a      	mov	r2, r3
 800891e:	4b09      	ldr	r3, [pc, #36]	; (8008944 <__assert_func+0x2c>)
 8008920:	4605      	mov	r5, r0
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	68d8      	ldr	r0, [r3, #12]
 8008926:	b14c      	cbz	r4, 800893c <__assert_func+0x24>
 8008928:	4b07      	ldr	r3, [pc, #28]	; (8008948 <__assert_func+0x30>)
 800892a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800892e:	9100      	str	r1, [sp, #0]
 8008930:	462b      	mov	r3, r5
 8008932:	4906      	ldr	r1, [pc, #24]	; (800894c <__assert_func+0x34>)
 8008934:	f000 fbca 	bl	80090cc <fiprintf>
 8008938:	f000 fbda 	bl	80090f0 <abort>
 800893c:	4b04      	ldr	r3, [pc, #16]	; (8008950 <__assert_func+0x38>)
 800893e:	461c      	mov	r4, r3
 8008940:	e7f3      	b.n	800892a <__assert_func+0x12>
 8008942:	bf00      	nop
 8008944:	20000064 	.word	0x20000064
 8008948:	08009a7a 	.word	0x08009a7a
 800894c:	08009a87 	.word	0x08009a87
 8008950:	08009ab5 	.word	0x08009ab5

08008954 <_calloc_r>:
 8008954:	b570      	push	{r4, r5, r6, lr}
 8008956:	fba1 5402 	umull	r5, r4, r1, r2
 800895a:	b934      	cbnz	r4, 800896a <_calloc_r+0x16>
 800895c:	4629      	mov	r1, r5
 800895e:	f7fe f9c3 	bl	8006ce8 <_malloc_r>
 8008962:	4606      	mov	r6, r0
 8008964:	b928      	cbnz	r0, 8008972 <_calloc_r+0x1e>
 8008966:	4630      	mov	r0, r6
 8008968:	bd70      	pop	{r4, r5, r6, pc}
 800896a:	220c      	movs	r2, #12
 800896c:	2600      	movs	r6, #0
 800896e:	6002      	str	r2, [r0, #0]
 8008970:	e7f9      	b.n	8008966 <_calloc_r+0x12>
 8008972:	462a      	mov	r2, r5
 8008974:	4621      	mov	r1, r4
 8008976:	f7fd fa47 	bl	8005e08 <memset>
 800897a:	e7f4      	b.n	8008966 <_calloc_r+0x12>

0800897c <rshift>:
 800897c:	6903      	ldr	r3, [r0, #16]
 800897e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008982:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008986:	f100 0414 	add.w	r4, r0, #20
 800898a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800898e:	dd46      	ble.n	8008a1e <rshift+0xa2>
 8008990:	f011 011f 	ands.w	r1, r1, #31
 8008994:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008998:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800899c:	d10c      	bne.n	80089b8 <rshift+0x3c>
 800899e:	4629      	mov	r1, r5
 80089a0:	f100 0710 	add.w	r7, r0, #16
 80089a4:	42b1      	cmp	r1, r6
 80089a6:	d335      	bcc.n	8008a14 <rshift+0x98>
 80089a8:	1a9b      	subs	r3, r3, r2
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	1eea      	subs	r2, r5, #3
 80089ae:	4296      	cmp	r6, r2
 80089b0:	bf38      	it	cc
 80089b2:	2300      	movcc	r3, #0
 80089b4:	4423      	add	r3, r4
 80089b6:	e015      	b.n	80089e4 <rshift+0x68>
 80089b8:	46a1      	mov	r9, r4
 80089ba:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80089be:	f1c1 0820 	rsb	r8, r1, #32
 80089c2:	40cf      	lsrs	r7, r1
 80089c4:	f105 0e04 	add.w	lr, r5, #4
 80089c8:	4576      	cmp	r6, lr
 80089ca:	46f4      	mov	ip, lr
 80089cc:	d816      	bhi.n	80089fc <rshift+0x80>
 80089ce:	1a9a      	subs	r2, r3, r2
 80089d0:	0092      	lsls	r2, r2, #2
 80089d2:	3a04      	subs	r2, #4
 80089d4:	3501      	adds	r5, #1
 80089d6:	42ae      	cmp	r6, r5
 80089d8:	bf38      	it	cc
 80089da:	2200      	movcc	r2, #0
 80089dc:	18a3      	adds	r3, r4, r2
 80089de:	50a7      	str	r7, [r4, r2]
 80089e0:	b107      	cbz	r7, 80089e4 <rshift+0x68>
 80089e2:	3304      	adds	r3, #4
 80089e4:	42a3      	cmp	r3, r4
 80089e6:	eba3 0204 	sub.w	r2, r3, r4
 80089ea:	bf08      	it	eq
 80089ec:	2300      	moveq	r3, #0
 80089ee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80089f2:	6102      	str	r2, [r0, #16]
 80089f4:	bf08      	it	eq
 80089f6:	6143      	streq	r3, [r0, #20]
 80089f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089fc:	f8dc c000 	ldr.w	ip, [ip]
 8008a00:	fa0c fc08 	lsl.w	ip, ip, r8
 8008a04:	ea4c 0707 	orr.w	r7, ip, r7
 8008a08:	f849 7b04 	str.w	r7, [r9], #4
 8008a0c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008a10:	40cf      	lsrs	r7, r1
 8008a12:	e7d9      	b.n	80089c8 <rshift+0x4c>
 8008a14:	f851 cb04 	ldr.w	ip, [r1], #4
 8008a18:	f847 cf04 	str.w	ip, [r7, #4]!
 8008a1c:	e7c2      	b.n	80089a4 <rshift+0x28>
 8008a1e:	4623      	mov	r3, r4
 8008a20:	e7e0      	b.n	80089e4 <rshift+0x68>

08008a22 <__hexdig_fun>:
 8008a22:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008a26:	2b09      	cmp	r3, #9
 8008a28:	d802      	bhi.n	8008a30 <__hexdig_fun+0xe>
 8008a2a:	3820      	subs	r0, #32
 8008a2c:	b2c0      	uxtb	r0, r0
 8008a2e:	4770      	bx	lr
 8008a30:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008a34:	2b05      	cmp	r3, #5
 8008a36:	d801      	bhi.n	8008a3c <__hexdig_fun+0x1a>
 8008a38:	3847      	subs	r0, #71	; 0x47
 8008a3a:	e7f7      	b.n	8008a2c <__hexdig_fun+0xa>
 8008a3c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008a40:	2b05      	cmp	r3, #5
 8008a42:	d801      	bhi.n	8008a48 <__hexdig_fun+0x26>
 8008a44:	3827      	subs	r0, #39	; 0x27
 8008a46:	e7f1      	b.n	8008a2c <__hexdig_fun+0xa>
 8008a48:	2000      	movs	r0, #0
 8008a4a:	4770      	bx	lr

08008a4c <__gethex>:
 8008a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a50:	4681      	mov	r9, r0
 8008a52:	468a      	mov	sl, r1
 8008a54:	4617      	mov	r7, r2
 8008a56:	680a      	ldr	r2, [r1, #0]
 8008a58:	b085      	sub	sp, #20
 8008a5a:	f102 0b02 	add.w	fp, r2, #2
 8008a5e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008a62:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008a66:	9302      	str	r3, [sp, #8]
 8008a68:	32fe      	adds	r2, #254	; 0xfe
 8008a6a:	eb02 030b 	add.w	r3, r2, fp
 8008a6e:	46d8      	mov	r8, fp
 8008a70:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008a74:	9301      	str	r3, [sp, #4]
 8008a76:	2830      	cmp	r0, #48	; 0x30
 8008a78:	d0f7      	beq.n	8008a6a <__gethex+0x1e>
 8008a7a:	f7ff ffd2 	bl	8008a22 <__hexdig_fun>
 8008a7e:	4604      	mov	r4, r0
 8008a80:	2800      	cmp	r0, #0
 8008a82:	d138      	bne.n	8008af6 <__gethex+0xaa>
 8008a84:	2201      	movs	r2, #1
 8008a86:	4640      	mov	r0, r8
 8008a88:	49a7      	ldr	r1, [pc, #668]	; (8008d28 <__gethex+0x2dc>)
 8008a8a:	f7ff ff0f 	bl	80088ac <strncmp>
 8008a8e:	4606      	mov	r6, r0
 8008a90:	2800      	cmp	r0, #0
 8008a92:	d169      	bne.n	8008b68 <__gethex+0x11c>
 8008a94:	f898 0001 	ldrb.w	r0, [r8, #1]
 8008a98:	465d      	mov	r5, fp
 8008a9a:	f7ff ffc2 	bl	8008a22 <__hexdig_fun>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d064      	beq.n	8008b6c <__gethex+0x120>
 8008aa2:	465a      	mov	r2, fp
 8008aa4:	7810      	ldrb	r0, [r2, #0]
 8008aa6:	4690      	mov	r8, r2
 8008aa8:	2830      	cmp	r0, #48	; 0x30
 8008aaa:	f102 0201 	add.w	r2, r2, #1
 8008aae:	d0f9      	beq.n	8008aa4 <__gethex+0x58>
 8008ab0:	f7ff ffb7 	bl	8008a22 <__hexdig_fun>
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	fab0 f480 	clz	r4, r0
 8008aba:	465e      	mov	r6, fp
 8008abc:	0964      	lsrs	r4, r4, #5
 8008abe:	9301      	str	r3, [sp, #4]
 8008ac0:	4642      	mov	r2, r8
 8008ac2:	4615      	mov	r5, r2
 8008ac4:	7828      	ldrb	r0, [r5, #0]
 8008ac6:	3201      	adds	r2, #1
 8008ac8:	f7ff ffab 	bl	8008a22 <__hexdig_fun>
 8008acc:	2800      	cmp	r0, #0
 8008ace:	d1f8      	bne.n	8008ac2 <__gethex+0x76>
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	4628      	mov	r0, r5
 8008ad4:	4994      	ldr	r1, [pc, #592]	; (8008d28 <__gethex+0x2dc>)
 8008ad6:	f7ff fee9 	bl	80088ac <strncmp>
 8008ada:	b978      	cbnz	r0, 8008afc <__gethex+0xb0>
 8008adc:	b946      	cbnz	r6, 8008af0 <__gethex+0xa4>
 8008ade:	1c6e      	adds	r6, r5, #1
 8008ae0:	4632      	mov	r2, r6
 8008ae2:	4615      	mov	r5, r2
 8008ae4:	7828      	ldrb	r0, [r5, #0]
 8008ae6:	3201      	adds	r2, #1
 8008ae8:	f7ff ff9b 	bl	8008a22 <__hexdig_fun>
 8008aec:	2800      	cmp	r0, #0
 8008aee:	d1f8      	bne.n	8008ae2 <__gethex+0x96>
 8008af0:	1b73      	subs	r3, r6, r5
 8008af2:	009e      	lsls	r6, r3, #2
 8008af4:	e004      	b.n	8008b00 <__gethex+0xb4>
 8008af6:	2400      	movs	r4, #0
 8008af8:	4626      	mov	r6, r4
 8008afa:	e7e1      	b.n	8008ac0 <__gethex+0x74>
 8008afc:	2e00      	cmp	r6, #0
 8008afe:	d1f7      	bne.n	8008af0 <__gethex+0xa4>
 8008b00:	782b      	ldrb	r3, [r5, #0]
 8008b02:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008b06:	2b50      	cmp	r3, #80	; 0x50
 8008b08:	d13d      	bne.n	8008b86 <__gethex+0x13a>
 8008b0a:	786b      	ldrb	r3, [r5, #1]
 8008b0c:	2b2b      	cmp	r3, #43	; 0x2b
 8008b0e:	d02f      	beq.n	8008b70 <__gethex+0x124>
 8008b10:	2b2d      	cmp	r3, #45	; 0x2d
 8008b12:	d031      	beq.n	8008b78 <__gethex+0x12c>
 8008b14:	f04f 0b00 	mov.w	fp, #0
 8008b18:	1c69      	adds	r1, r5, #1
 8008b1a:	7808      	ldrb	r0, [r1, #0]
 8008b1c:	f7ff ff81 	bl	8008a22 <__hexdig_fun>
 8008b20:	1e42      	subs	r2, r0, #1
 8008b22:	b2d2      	uxtb	r2, r2
 8008b24:	2a18      	cmp	r2, #24
 8008b26:	d82e      	bhi.n	8008b86 <__gethex+0x13a>
 8008b28:	f1a0 0210 	sub.w	r2, r0, #16
 8008b2c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b30:	f7ff ff77 	bl	8008a22 <__hexdig_fun>
 8008b34:	f100 3cff 	add.w	ip, r0, #4294967295
 8008b38:	fa5f fc8c 	uxtb.w	ip, ip
 8008b3c:	f1bc 0f18 	cmp.w	ip, #24
 8008b40:	d91d      	bls.n	8008b7e <__gethex+0x132>
 8008b42:	f1bb 0f00 	cmp.w	fp, #0
 8008b46:	d000      	beq.n	8008b4a <__gethex+0xfe>
 8008b48:	4252      	negs	r2, r2
 8008b4a:	4416      	add	r6, r2
 8008b4c:	f8ca 1000 	str.w	r1, [sl]
 8008b50:	b1dc      	cbz	r4, 8008b8a <__gethex+0x13e>
 8008b52:	9b01      	ldr	r3, [sp, #4]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	bf14      	ite	ne
 8008b58:	f04f 0800 	movne.w	r8, #0
 8008b5c:	f04f 0806 	moveq.w	r8, #6
 8008b60:	4640      	mov	r0, r8
 8008b62:	b005      	add	sp, #20
 8008b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b68:	4645      	mov	r5, r8
 8008b6a:	4626      	mov	r6, r4
 8008b6c:	2401      	movs	r4, #1
 8008b6e:	e7c7      	b.n	8008b00 <__gethex+0xb4>
 8008b70:	f04f 0b00 	mov.w	fp, #0
 8008b74:	1ca9      	adds	r1, r5, #2
 8008b76:	e7d0      	b.n	8008b1a <__gethex+0xce>
 8008b78:	f04f 0b01 	mov.w	fp, #1
 8008b7c:	e7fa      	b.n	8008b74 <__gethex+0x128>
 8008b7e:	230a      	movs	r3, #10
 8008b80:	fb03 0002 	mla	r0, r3, r2, r0
 8008b84:	e7d0      	b.n	8008b28 <__gethex+0xdc>
 8008b86:	4629      	mov	r1, r5
 8008b88:	e7e0      	b.n	8008b4c <__gethex+0x100>
 8008b8a:	4621      	mov	r1, r4
 8008b8c:	eba5 0308 	sub.w	r3, r5, r8
 8008b90:	3b01      	subs	r3, #1
 8008b92:	2b07      	cmp	r3, #7
 8008b94:	dc0a      	bgt.n	8008bac <__gethex+0x160>
 8008b96:	4648      	mov	r0, r9
 8008b98:	f7fe f932 	bl	8006e00 <_Balloc>
 8008b9c:	4604      	mov	r4, r0
 8008b9e:	b940      	cbnz	r0, 8008bb2 <__gethex+0x166>
 8008ba0:	4602      	mov	r2, r0
 8008ba2:	21e4      	movs	r1, #228	; 0xe4
 8008ba4:	4b61      	ldr	r3, [pc, #388]	; (8008d2c <__gethex+0x2e0>)
 8008ba6:	4862      	ldr	r0, [pc, #392]	; (8008d30 <__gethex+0x2e4>)
 8008ba8:	f7ff feb6 	bl	8008918 <__assert_func>
 8008bac:	3101      	adds	r1, #1
 8008bae:	105b      	asrs	r3, r3, #1
 8008bb0:	e7ef      	b.n	8008b92 <__gethex+0x146>
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	469b      	mov	fp, r3
 8008bb6:	f100 0a14 	add.w	sl, r0, #20
 8008bba:	f8cd a004 	str.w	sl, [sp, #4]
 8008bbe:	45a8      	cmp	r8, r5
 8008bc0:	d344      	bcc.n	8008c4c <__gethex+0x200>
 8008bc2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008bc6:	4658      	mov	r0, fp
 8008bc8:	f848 bb04 	str.w	fp, [r8], #4
 8008bcc:	eba8 080a 	sub.w	r8, r8, sl
 8008bd0:	ea4f 02a8 	mov.w	r2, r8, asr #2
 8008bd4:	6122      	str	r2, [r4, #16]
 8008bd6:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8008bda:	f7fe fa03 	bl	8006fe4 <__hi0bits>
 8008bde:	683d      	ldr	r5, [r7, #0]
 8008be0:	eba8 0800 	sub.w	r8, r8, r0
 8008be4:	45a8      	cmp	r8, r5
 8008be6:	dd59      	ble.n	8008c9c <__gethex+0x250>
 8008be8:	eba8 0805 	sub.w	r8, r8, r5
 8008bec:	4641      	mov	r1, r8
 8008bee:	4620      	mov	r0, r4
 8008bf0:	f7fe fd81 	bl	80076f6 <__any_on>
 8008bf4:	4683      	mov	fp, r0
 8008bf6:	b1b8      	cbz	r0, 8008c28 <__gethex+0x1dc>
 8008bf8:	f04f 0b01 	mov.w	fp, #1
 8008bfc:	f108 33ff 	add.w	r3, r8, #4294967295
 8008c00:	1159      	asrs	r1, r3, #5
 8008c02:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008c06:	f003 021f 	and.w	r2, r3, #31
 8008c0a:	fa0b f202 	lsl.w	r2, fp, r2
 8008c0e:	420a      	tst	r2, r1
 8008c10:	d00a      	beq.n	8008c28 <__gethex+0x1dc>
 8008c12:	455b      	cmp	r3, fp
 8008c14:	dd06      	ble.n	8008c24 <__gethex+0x1d8>
 8008c16:	4620      	mov	r0, r4
 8008c18:	f1a8 0102 	sub.w	r1, r8, #2
 8008c1c:	f7fe fd6b 	bl	80076f6 <__any_on>
 8008c20:	2800      	cmp	r0, #0
 8008c22:	d138      	bne.n	8008c96 <__gethex+0x24a>
 8008c24:	f04f 0b02 	mov.w	fp, #2
 8008c28:	4641      	mov	r1, r8
 8008c2a:	4620      	mov	r0, r4
 8008c2c:	f7ff fea6 	bl	800897c <rshift>
 8008c30:	4446      	add	r6, r8
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	42b3      	cmp	r3, r6
 8008c36:	da41      	bge.n	8008cbc <__gethex+0x270>
 8008c38:	4621      	mov	r1, r4
 8008c3a:	4648      	mov	r0, r9
 8008c3c:	f7fe f920 	bl	8006e80 <_Bfree>
 8008c40:	2300      	movs	r3, #0
 8008c42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008c44:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008c48:	6013      	str	r3, [r2, #0]
 8008c4a:	e789      	b.n	8008b60 <__gethex+0x114>
 8008c4c:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008c50:	2a2e      	cmp	r2, #46	; 0x2e
 8008c52:	d014      	beq.n	8008c7e <__gethex+0x232>
 8008c54:	2b20      	cmp	r3, #32
 8008c56:	d106      	bne.n	8008c66 <__gethex+0x21a>
 8008c58:	9b01      	ldr	r3, [sp, #4]
 8008c5a:	f843 bb04 	str.w	fp, [r3], #4
 8008c5e:	f04f 0b00 	mov.w	fp, #0
 8008c62:	9301      	str	r3, [sp, #4]
 8008c64:	465b      	mov	r3, fp
 8008c66:	7828      	ldrb	r0, [r5, #0]
 8008c68:	9303      	str	r3, [sp, #12]
 8008c6a:	f7ff feda 	bl	8008a22 <__hexdig_fun>
 8008c6e:	9b03      	ldr	r3, [sp, #12]
 8008c70:	f000 000f 	and.w	r0, r0, #15
 8008c74:	4098      	lsls	r0, r3
 8008c76:	ea4b 0b00 	orr.w	fp, fp, r0
 8008c7a:	3304      	adds	r3, #4
 8008c7c:	e79f      	b.n	8008bbe <__gethex+0x172>
 8008c7e:	45a8      	cmp	r8, r5
 8008c80:	d8e8      	bhi.n	8008c54 <__gethex+0x208>
 8008c82:	2201      	movs	r2, #1
 8008c84:	4628      	mov	r0, r5
 8008c86:	4928      	ldr	r1, [pc, #160]	; (8008d28 <__gethex+0x2dc>)
 8008c88:	9303      	str	r3, [sp, #12]
 8008c8a:	f7ff fe0f 	bl	80088ac <strncmp>
 8008c8e:	9b03      	ldr	r3, [sp, #12]
 8008c90:	2800      	cmp	r0, #0
 8008c92:	d1df      	bne.n	8008c54 <__gethex+0x208>
 8008c94:	e793      	b.n	8008bbe <__gethex+0x172>
 8008c96:	f04f 0b03 	mov.w	fp, #3
 8008c9a:	e7c5      	b.n	8008c28 <__gethex+0x1dc>
 8008c9c:	da0b      	bge.n	8008cb6 <__gethex+0x26a>
 8008c9e:	eba5 0808 	sub.w	r8, r5, r8
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	4642      	mov	r2, r8
 8008ca6:	4648      	mov	r0, r9
 8008ca8:	f7fe fb02 	bl	80072b0 <__lshift>
 8008cac:	4604      	mov	r4, r0
 8008cae:	eba6 0608 	sub.w	r6, r6, r8
 8008cb2:	f100 0a14 	add.w	sl, r0, #20
 8008cb6:	f04f 0b00 	mov.w	fp, #0
 8008cba:	e7ba      	b.n	8008c32 <__gethex+0x1e6>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	42b3      	cmp	r3, r6
 8008cc0:	dd74      	ble.n	8008dac <__gethex+0x360>
 8008cc2:	1b9e      	subs	r6, r3, r6
 8008cc4:	42b5      	cmp	r5, r6
 8008cc6:	dc35      	bgt.n	8008d34 <__gethex+0x2e8>
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	d023      	beq.n	8008d16 <__gethex+0x2ca>
 8008cce:	2b03      	cmp	r3, #3
 8008cd0:	d025      	beq.n	8008d1e <__gethex+0x2d2>
 8008cd2:	2b01      	cmp	r3, #1
 8008cd4:	d115      	bne.n	8008d02 <__gethex+0x2b6>
 8008cd6:	42b5      	cmp	r5, r6
 8008cd8:	d113      	bne.n	8008d02 <__gethex+0x2b6>
 8008cda:	2d01      	cmp	r5, #1
 8008cdc:	d10b      	bne.n	8008cf6 <__gethex+0x2aa>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	9a02      	ldr	r2, [sp, #8]
 8008ce2:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008ce6:	6013      	str	r3, [r2, #0]
 8008ce8:	2301      	movs	r3, #1
 8008cea:	6123      	str	r3, [r4, #16]
 8008cec:	f8ca 3000 	str.w	r3, [sl]
 8008cf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008cf2:	601c      	str	r4, [r3, #0]
 8008cf4:	e734      	b.n	8008b60 <__gethex+0x114>
 8008cf6:	4620      	mov	r0, r4
 8008cf8:	1e69      	subs	r1, r5, #1
 8008cfa:	f7fe fcfc 	bl	80076f6 <__any_on>
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	d1ed      	bne.n	8008cde <__gethex+0x292>
 8008d02:	4621      	mov	r1, r4
 8008d04:	4648      	mov	r0, r9
 8008d06:	f7fe f8bb 	bl	8006e80 <_Bfree>
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d0e:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008d12:	6013      	str	r3, [r2, #0]
 8008d14:	e724      	b.n	8008b60 <__gethex+0x114>
 8008d16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d1f2      	bne.n	8008d02 <__gethex+0x2b6>
 8008d1c:	e7df      	b.n	8008cde <__gethex+0x292>
 8008d1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d1dc      	bne.n	8008cde <__gethex+0x292>
 8008d24:	e7ed      	b.n	8008d02 <__gethex+0x2b6>
 8008d26:	bf00      	nop
 8008d28:	0800990c 	.word	0x0800990c
 8008d2c:	080097a3 	.word	0x080097a3
 8008d30:	08009ab6 	.word	0x08009ab6
 8008d34:	f106 38ff 	add.w	r8, r6, #4294967295
 8008d38:	f1bb 0f00 	cmp.w	fp, #0
 8008d3c:	d133      	bne.n	8008da6 <__gethex+0x35a>
 8008d3e:	f1b8 0f00 	cmp.w	r8, #0
 8008d42:	d004      	beq.n	8008d4e <__gethex+0x302>
 8008d44:	4641      	mov	r1, r8
 8008d46:	4620      	mov	r0, r4
 8008d48:	f7fe fcd5 	bl	80076f6 <__any_on>
 8008d4c:	4683      	mov	fp, r0
 8008d4e:	2301      	movs	r3, #1
 8008d50:	ea4f 1268 	mov.w	r2, r8, asr #5
 8008d54:	f008 081f 	and.w	r8, r8, #31
 8008d58:	fa03 f308 	lsl.w	r3, r3, r8
 8008d5c:	f04f 0802 	mov.w	r8, #2
 8008d60:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008d64:	4631      	mov	r1, r6
 8008d66:	4213      	tst	r3, r2
 8008d68:	4620      	mov	r0, r4
 8008d6a:	bf18      	it	ne
 8008d6c:	f04b 0b02 	orrne.w	fp, fp, #2
 8008d70:	1bad      	subs	r5, r5, r6
 8008d72:	f7ff fe03 	bl	800897c <rshift>
 8008d76:	687e      	ldr	r6, [r7, #4]
 8008d78:	f1bb 0f00 	cmp.w	fp, #0
 8008d7c:	d04a      	beq.n	8008e14 <__gethex+0x3c8>
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	2b02      	cmp	r3, #2
 8008d82:	d016      	beq.n	8008db2 <__gethex+0x366>
 8008d84:	2b03      	cmp	r3, #3
 8008d86:	d018      	beq.n	8008dba <__gethex+0x36e>
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d109      	bne.n	8008da0 <__gethex+0x354>
 8008d8c:	f01b 0f02 	tst.w	fp, #2
 8008d90:	d006      	beq.n	8008da0 <__gethex+0x354>
 8008d92:	f8da 3000 	ldr.w	r3, [sl]
 8008d96:	ea4b 0b03 	orr.w	fp, fp, r3
 8008d9a:	f01b 0f01 	tst.w	fp, #1
 8008d9e:	d10f      	bne.n	8008dc0 <__gethex+0x374>
 8008da0:	f048 0810 	orr.w	r8, r8, #16
 8008da4:	e036      	b.n	8008e14 <__gethex+0x3c8>
 8008da6:	f04f 0b01 	mov.w	fp, #1
 8008daa:	e7d0      	b.n	8008d4e <__gethex+0x302>
 8008dac:	f04f 0801 	mov.w	r8, #1
 8008db0:	e7e2      	b.n	8008d78 <__gethex+0x32c>
 8008db2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008db4:	f1c3 0301 	rsb	r3, r3, #1
 8008db8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008dba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d0ef      	beq.n	8008da0 <__gethex+0x354>
 8008dc0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008dc4:	f104 0214 	add.w	r2, r4, #20
 8008dc8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8008dcc:	9301      	str	r3, [sp, #4]
 8008dce:	2300      	movs	r3, #0
 8008dd0:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8008dd4:	4694      	mov	ip, r2
 8008dd6:	f852 1b04 	ldr.w	r1, [r2], #4
 8008dda:	f1b1 3fff 	cmp.w	r1, #4294967295
 8008dde:	d01e      	beq.n	8008e1e <__gethex+0x3d2>
 8008de0:	3101      	adds	r1, #1
 8008de2:	f8cc 1000 	str.w	r1, [ip]
 8008de6:	f1b8 0f02 	cmp.w	r8, #2
 8008dea:	f104 0214 	add.w	r2, r4, #20
 8008dee:	d13d      	bne.n	8008e6c <__gethex+0x420>
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	3b01      	subs	r3, #1
 8008df4:	42ab      	cmp	r3, r5
 8008df6:	d10b      	bne.n	8008e10 <__gethex+0x3c4>
 8008df8:	2301      	movs	r3, #1
 8008dfa:	1169      	asrs	r1, r5, #5
 8008dfc:	f005 051f 	and.w	r5, r5, #31
 8008e00:	fa03 f505 	lsl.w	r5, r3, r5
 8008e04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e08:	421d      	tst	r5, r3
 8008e0a:	bf18      	it	ne
 8008e0c:	f04f 0801 	movne.w	r8, #1
 8008e10:	f048 0820 	orr.w	r8, r8, #32
 8008e14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e16:	601c      	str	r4, [r3, #0]
 8008e18:	9b02      	ldr	r3, [sp, #8]
 8008e1a:	601e      	str	r6, [r3, #0]
 8008e1c:	e6a0      	b.n	8008b60 <__gethex+0x114>
 8008e1e:	4290      	cmp	r0, r2
 8008e20:	f842 3c04 	str.w	r3, [r2, #-4]
 8008e24:	d8d6      	bhi.n	8008dd4 <__gethex+0x388>
 8008e26:	68a2      	ldr	r2, [r4, #8]
 8008e28:	4593      	cmp	fp, r2
 8008e2a:	db17      	blt.n	8008e5c <__gethex+0x410>
 8008e2c:	6861      	ldr	r1, [r4, #4]
 8008e2e:	4648      	mov	r0, r9
 8008e30:	3101      	adds	r1, #1
 8008e32:	f7fd ffe5 	bl	8006e00 <_Balloc>
 8008e36:	4682      	mov	sl, r0
 8008e38:	b918      	cbnz	r0, 8008e42 <__gethex+0x3f6>
 8008e3a:	4602      	mov	r2, r0
 8008e3c:	2184      	movs	r1, #132	; 0x84
 8008e3e:	4b1a      	ldr	r3, [pc, #104]	; (8008ea8 <__gethex+0x45c>)
 8008e40:	e6b1      	b.n	8008ba6 <__gethex+0x15a>
 8008e42:	6922      	ldr	r2, [r4, #16]
 8008e44:	f104 010c 	add.w	r1, r4, #12
 8008e48:	3202      	adds	r2, #2
 8008e4a:	0092      	lsls	r2, r2, #2
 8008e4c:	300c      	adds	r0, #12
 8008e4e:	f7ff fd4f 	bl	80088f0 <memcpy>
 8008e52:	4621      	mov	r1, r4
 8008e54:	4648      	mov	r0, r9
 8008e56:	f7fe f813 	bl	8006e80 <_Bfree>
 8008e5a:	4654      	mov	r4, sl
 8008e5c:	6922      	ldr	r2, [r4, #16]
 8008e5e:	1c51      	adds	r1, r2, #1
 8008e60:	6121      	str	r1, [r4, #16]
 8008e62:	2101      	movs	r1, #1
 8008e64:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008e68:	6151      	str	r1, [r2, #20]
 8008e6a:	e7bc      	b.n	8008de6 <__gethex+0x39a>
 8008e6c:	6921      	ldr	r1, [r4, #16]
 8008e6e:	4559      	cmp	r1, fp
 8008e70:	dd0b      	ble.n	8008e8a <__gethex+0x43e>
 8008e72:	2101      	movs	r1, #1
 8008e74:	4620      	mov	r0, r4
 8008e76:	f7ff fd81 	bl	800897c <rshift>
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	3601      	adds	r6, #1
 8008e7e:	42b3      	cmp	r3, r6
 8008e80:	f6ff aeda 	blt.w	8008c38 <__gethex+0x1ec>
 8008e84:	f04f 0801 	mov.w	r8, #1
 8008e88:	e7c2      	b.n	8008e10 <__gethex+0x3c4>
 8008e8a:	f015 051f 	ands.w	r5, r5, #31
 8008e8e:	d0f9      	beq.n	8008e84 <__gethex+0x438>
 8008e90:	9b01      	ldr	r3, [sp, #4]
 8008e92:	f1c5 0520 	rsb	r5, r5, #32
 8008e96:	441a      	add	r2, r3
 8008e98:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8008e9c:	f7fe f8a2 	bl	8006fe4 <__hi0bits>
 8008ea0:	42a8      	cmp	r0, r5
 8008ea2:	dbe6      	blt.n	8008e72 <__gethex+0x426>
 8008ea4:	e7ee      	b.n	8008e84 <__gethex+0x438>
 8008ea6:	bf00      	nop
 8008ea8:	080097a3 	.word	0x080097a3

08008eac <L_shift>:
 8008eac:	f1c2 0208 	rsb	r2, r2, #8
 8008eb0:	0092      	lsls	r2, r2, #2
 8008eb2:	b570      	push	{r4, r5, r6, lr}
 8008eb4:	f1c2 0620 	rsb	r6, r2, #32
 8008eb8:	6843      	ldr	r3, [r0, #4]
 8008eba:	6804      	ldr	r4, [r0, #0]
 8008ebc:	fa03 f506 	lsl.w	r5, r3, r6
 8008ec0:	432c      	orrs	r4, r5
 8008ec2:	40d3      	lsrs	r3, r2
 8008ec4:	6004      	str	r4, [r0, #0]
 8008ec6:	f840 3f04 	str.w	r3, [r0, #4]!
 8008eca:	4288      	cmp	r0, r1
 8008ecc:	d3f4      	bcc.n	8008eb8 <L_shift+0xc>
 8008ece:	bd70      	pop	{r4, r5, r6, pc}

08008ed0 <__match>:
 8008ed0:	b530      	push	{r4, r5, lr}
 8008ed2:	6803      	ldr	r3, [r0, #0]
 8008ed4:	3301      	adds	r3, #1
 8008ed6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008eda:	b914      	cbnz	r4, 8008ee2 <__match+0x12>
 8008edc:	6003      	str	r3, [r0, #0]
 8008ede:	2001      	movs	r0, #1
 8008ee0:	bd30      	pop	{r4, r5, pc}
 8008ee2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ee6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008eea:	2d19      	cmp	r5, #25
 8008eec:	bf98      	it	ls
 8008eee:	3220      	addls	r2, #32
 8008ef0:	42a2      	cmp	r2, r4
 8008ef2:	d0f0      	beq.n	8008ed6 <__match+0x6>
 8008ef4:	2000      	movs	r0, #0
 8008ef6:	e7f3      	b.n	8008ee0 <__match+0x10>

08008ef8 <__hexnan>:
 8008ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008efc:	2500      	movs	r5, #0
 8008efe:	680b      	ldr	r3, [r1, #0]
 8008f00:	4682      	mov	sl, r0
 8008f02:	115e      	asrs	r6, r3, #5
 8008f04:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f08:	f013 031f 	ands.w	r3, r3, #31
 8008f0c:	bf18      	it	ne
 8008f0e:	3604      	addne	r6, #4
 8008f10:	1f37      	subs	r7, r6, #4
 8008f12:	4690      	mov	r8, r2
 8008f14:	46b9      	mov	r9, r7
 8008f16:	463c      	mov	r4, r7
 8008f18:	46ab      	mov	fp, r5
 8008f1a:	b087      	sub	sp, #28
 8008f1c:	6801      	ldr	r1, [r0, #0]
 8008f1e:	9301      	str	r3, [sp, #4]
 8008f20:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f24:	9502      	str	r5, [sp, #8]
 8008f26:	784a      	ldrb	r2, [r1, #1]
 8008f28:	1c4b      	adds	r3, r1, #1
 8008f2a:	9303      	str	r3, [sp, #12]
 8008f2c:	b342      	cbz	r2, 8008f80 <__hexnan+0x88>
 8008f2e:	4610      	mov	r0, r2
 8008f30:	9105      	str	r1, [sp, #20]
 8008f32:	9204      	str	r2, [sp, #16]
 8008f34:	f7ff fd75 	bl	8008a22 <__hexdig_fun>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	d14f      	bne.n	8008fdc <__hexnan+0xe4>
 8008f3c:	9a04      	ldr	r2, [sp, #16]
 8008f3e:	9905      	ldr	r1, [sp, #20]
 8008f40:	2a20      	cmp	r2, #32
 8008f42:	d818      	bhi.n	8008f76 <__hexnan+0x7e>
 8008f44:	9b02      	ldr	r3, [sp, #8]
 8008f46:	459b      	cmp	fp, r3
 8008f48:	dd13      	ble.n	8008f72 <__hexnan+0x7a>
 8008f4a:	454c      	cmp	r4, r9
 8008f4c:	d206      	bcs.n	8008f5c <__hexnan+0x64>
 8008f4e:	2d07      	cmp	r5, #7
 8008f50:	dc04      	bgt.n	8008f5c <__hexnan+0x64>
 8008f52:	462a      	mov	r2, r5
 8008f54:	4649      	mov	r1, r9
 8008f56:	4620      	mov	r0, r4
 8008f58:	f7ff ffa8 	bl	8008eac <L_shift>
 8008f5c:	4544      	cmp	r4, r8
 8008f5e:	d950      	bls.n	8009002 <__hexnan+0x10a>
 8008f60:	2300      	movs	r3, #0
 8008f62:	f1a4 0904 	sub.w	r9, r4, #4
 8008f66:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f6a:	461d      	mov	r5, r3
 8008f6c:	464c      	mov	r4, r9
 8008f6e:	f8cd b008 	str.w	fp, [sp, #8]
 8008f72:	9903      	ldr	r1, [sp, #12]
 8008f74:	e7d7      	b.n	8008f26 <__hexnan+0x2e>
 8008f76:	2a29      	cmp	r2, #41	; 0x29
 8008f78:	d155      	bne.n	8009026 <__hexnan+0x12e>
 8008f7a:	3102      	adds	r1, #2
 8008f7c:	f8ca 1000 	str.w	r1, [sl]
 8008f80:	f1bb 0f00 	cmp.w	fp, #0
 8008f84:	d04f      	beq.n	8009026 <__hexnan+0x12e>
 8008f86:	454c      	cmp	r4, r9
 8008f88:	d206      	bcs.n	8008f98 <__hexnan+0xa0>
 8008f8a:	2d07      	cmp	r5, #7
 8008f8c:	dc04      	bgt.n	8008f98 <__hexnan+0xa0>
 8008f8e:	462a      	mov	r2, r5
 8008f90:	4649      	mov	r1, r9
 8008f92:	4620      	mov	r0, r4
 8008f94:	f7ff ff8a 	bl	8008eac <L_shift>
 8008f98:	4544      	cmp	r4, r8
 8008f9a:	d934      	bls.n	8009006 <__hexnan+0x10e>
 8008f9c:	4623      	mov	r3, r4
 8008f9e:	f1a8 0204 	sub.w	r2, r8, #4
 8008fa2:	f853 1b04 	ldr.w	r1, [r3], #4
 8008fa6:	429f      	cmp	r7, r3
 8008fa8:	f842 1f04 	str.w	r1, [r2, #4]!
 8008fac:	d2f9      	bcs.n	8008fa2 <__hexnan+0xaa>
 8008fae:	1b3b      	subs	r3, r7, r4
 8008fb0:	f023 0303 	bic.w	r3, r3, #3
 8008fb4:	3304      	adds	r3, #4
 8008fb6:	3e03      	subs	r6, #3
 8008fb8:	3401      	adds	r4, #1
 8008fba:	42a6      	cmp	r6, r4
 8008fbc:	bf38      	it	cc
 8008fbe:	2304      	movcc	r3, #4
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	4443      	add	r3, r8
 8008fc4:	f843 2b04 	str.w	r2, [r3], #4
 8008fc8:	429f      	cmp	r7, r3
 8008fca:	d2fb      	bcs.n	8008fc4 <__hexnan+0xcc>
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	b91b      	cbnz	r3, 8008fd8 <__hexnan+0xe0>
 8008fd0:	4547      	cmp	r7, r8
 8008fd2:	d126      	bne.n	8009022 <__hexnan+0x12a>
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	603b      	str	r3, [r7, #0]
 8008fd8:	2005      	movs	r0, #5
 8008fda:	e025      	b.n	8009028 <__hexnan+0x130>
 8008fdc:	3501      	adds	r5, #1
 8008fde:	2d08      	cmp	r5, #8
 8008fe0:	f10b 0b01 	add.w	fp, fp, #1
 8008fe4:	dd06      	ble.n	8008ff4 <__hexnan+0xfc>
 8008fe6:	4544      	cmp	r4, r8
 8008fe8:	d9c3      	bls.n	8008f72 <__hexnan+0x7a>
 8008fea:	2300      	movs	r3, #0
 8008fec:	2501      	movs	r5, #1
 8008fee:	f844 3c04 	str.w	r3, [r4, #-4]
 8008ff2:	3c04      	subs	r4, #4
 8008ff4:	6822      	ldr	r2, [r4, #0]
 8008ff6:	f000 000f 	and.w	r0, r0, #15
 8008ffa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008ffe:	6020      	str	r0, [r4, #0]
 8009000:	e7b7      	b.n	8008f72 <__hexnan+0x7a>
 8009002:	2508      	movs	r5, #8
 8009004:	e7b5      	b.n	8008f72 <__hexnan+0x7a>
 8009006:	9b01      	ldr	r3, [sp, #4]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d0df      	beq.n	8008fcc <__hexnan+0xd4>
 800900c:	f04f 32ff 	mov.w	r2, #4294967295
 8009010:	f1c3 0320 	rsb	r3, r3, #32
 8009014:	40da      	lsrs	r2, r3
 8009016:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800901a:	4013      	ands	r3, r2
 800901c:	f846 3c04 	str.w	r3, [r6, #-4]
 8009020:	e7d4      	b.n	8008fcc <__hexnan+0xd4>
 8009022:	3f04      	subs	r7, #4
 8009024:	e7d2      	b.n	8008fcc <__hexnan+0xd4>
 8009026:	2004      	movs	r0, #4
 8009028:	b007      	add	sp, #28
 800902a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800902e <__ascii_mbtowc>:
 800902e:	b082      	sub	sp, #8
 8009030:	b901      	cbnz	r1, 8009034 <__ascii_mbtowc+0x6>
 8009032:	a901      	add	r1, sp, #4
 8009034:	b142      	cbz	r2, 8009048 <__ascii_mbtowc+0x1a>
 8009036:	b14b      	cbz	r3, 800904c <__ascii_mbtowc+0x1e>
 8009038:	7813      	ldrb	r3, [r2, #0]
 800903a:	600b      	str	r3, [r1, #0]
 800903c:	7812      	ldrb	r2, [r2, #0]
 800903e:	1e10      	subs	r0, r2, #0
 8009040:	bf18      	it	ne
 8009042:	2001      	movne	r0, #1
 8009044:	b002      	add	sp, #8
 8009046:	4770      	bx	lr
 8009048:	4610      	mov	r0, r2
 800904a:	e7fb      	b.n	8009044 <__ascii_mbtowc+0x16>
 800904c:	f06f 0001 	mvn.w	r0, #1
 8009050:	e7f8      	b.n	8009044 <__ascii_mbtowc+0x16>

08009052 <_realloc_r>:
 8009052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009056:	4680      	mov	r8, r0
 8009058:	4614      	mov	r4, r2
 800905a:	460e      	mov	r6, r1
 800905c:	b921      	cbnz	r1, 8009068 <_realloc_r+0x16>
 800905e:	4611      	mov	r1, r2
 8009060:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009064:	f7fd be40 	b.w	8006ce8 <_malloc_r>
 8009068:	b92a      	cbnz	r2, 8009076 <_realloc_r+0x24>
 800906a:	f7fd fdcd 	bl	8006c08 <_free_r>
 800906e:	4625      	mov	r5, r4
 8009070:	4628      	mov	r0, r5
 8009072:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009076:	f000 f842 	bl	80090fe <_malloc_usable_size_r>
 800907a:	4284      	cmp	r4, r0
 800907c:	4607      	mov	r7, r0
 800907e:	d802      	bhi.n	8009086 <_realloc_r+0x34>
 8009080:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009084:	d812      	bhi.n	80090ac <_realloc_r+0x5a>
 8009086:	4621      	mov	r1, r4
 8009088:	4640      	mov	r0, r8
 800908a:	f7fd fe2d 	bl	8006ce8 <_malloc_r>
 800908e:	4605      	mov	r5, r0
 8009090:	2800      	cmp	r0, #0
 8009092:	d0ed      	beq.n	8009070 <_realloc_r+0x1e>
 8009094:	42bc      	cmp	r4, r7
 8009096:	4622      	mov	r2, r4
 8009098:	4631      	mov	r1, r6
 800909a:	bf28      	it	cs
 800909c:	463a      	movcs	r2, r7
 800909e:	f7ff fc27 	bl	80088f0 <memcpy>
 80090a2:	4631      	mov	r1, r6
 80090a4:	4640      	mov	r0, r8
 80090a6:	f7fd fdaf 	bl	8006c08 <_free_r>
 80090aa:	e7e1      	b.n	8009070 <_realloc_r+0x1e>
 80090ac:	4635      	mov	r5, r6
 80090ae:	e7df      	b.n	8009070 <_realloc_r+0x1e>

080090b0 <__ascii_wctomb>:
 80090b0:	4603      	mov	r3, r0
 80090b2:	4608      	mov	r0, r1
 80090b4:	b141      	cbz	r1, 80090c8 <__ascii_wctomb+0x18>
 80090b6:	2aff      	cmp	r2, #255	; 0xff
 80090b8:	d904      	bls.n	80090c4 <__ascii_wctomb+0x14>
 80090ba:	228a      	movs	r2, #138	; 0x8a
 80090bc:	f04f 30ff 	mov.w	r0, #4294967295
 80090c0:	601a      	str	r2, [r3, #0]
 80090c2:	4770      	bx	lr
 80090c4:	2001      	movs	r0, #1
 80090c6:	700a      	strb	r2, [r1, #0]
 80090c8:	4770      	bx	lr
	...

080090cc <fiprintf>:
 80090cc:	b40e      	push	{r1, r2, r3}
 80090ce:	b503      	push	{r0, r1, lr}
 80090d0:	4601      	mov	r1, r0
 80090d2:	ab03      	add	r3, sp, #12
 80090d4:	4805      	ldr	r0, [pc, #20]	; (80090ec <fiprintf+0x20>)
 80090d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80090da:	6800      	ldr	r0, [r0, #0]
 80090dc:	9301      	str	r3, [sp, #4]
 80090de:	f000 f83d 	bl	800915c <_vfiprintf_r>
 80090e2:	b002      	add	sp, #8
 80090e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80090e8:	b003      	add	sp, #12
 80090ea:	4770      	bx	lr
 80090ec:	20000064 	.word	0x20000064

080090f0 <abort>:
 80090f0:	2006      	movs	r0, #6
 80090f2:	b508      	push	{r3, lr}
 80090f4:	f000 fa0a 	bl	800950c <raise>
 80090f8:	2001      	movs	r0, #1
 80090fa:	f7f8 fd2a 	bl	8001b52 <_exit>

080090fe <_malloc_usable_size_r>:
 80090fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009102:	1f18      	subs	r0, r3, #4
 8009104:	2b00      	cmp	r3, #0
 8009106:	bfbc      	itt	lt
 8009108:	580b      	ldrlt	r3, [r1, r0]
 800910a:	18c0      	addlt	r0, r0, r3
 800910c:	4770      	bx	lr

0800910e <__sfputc_r>:
 800910e:	6893      	ldr	r3, [r2, #8]
 8009110:	b410      	push	{r4}
 8009112:	3b01      	subs	r3, #1
 8009114:	2b00      	cmp	r3, #0
 8009116:	6093      	str	r3, [r2, #8]
 8009118:	da07      	bge.n	800912a <__sfputc_r+0x1c>
 800911a:	6994      	ldr	r4, [r2, #24]
 800911c:	42a3      	cmp	r3, r4
 800911e:	db01      	blt.n	8009124 <__sfputc_r+0x16>
 8009120:	290a      	cmp	r1, #10
 8009122:	d102      	bne.n	800912a <__sfputc_r+0x1c>
 8009124:	bc10      	pop	{r4}
 8009126:	f000 b933 	b.w	8009390 <__swbuf_r>
 800912a:	6813      	ldr	r3, [r2, #0]
 800912c:	1c58      	adds	r0, r3, #1
 800912e:	6010      	str	r0, [r2, #0]
 8009130:	7019      	strb	r1, [r3, #0]
 8009132:	4608      	mov	r0, r1
 8009134:	bc10      	pop	{r4}
 8009136:	4770      	bx	lr

08009138 <__sfputs_r>:
 8009138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800913a:	4606      	mov	r6, r0
 800913c:	460f      	mov	r7, r1
 800913e:	4614      	mov	r4, r2
 8009140:	18d5      	adds	r5, r2, r3
 8009142:	42ac      	cmp	r4, r5
 8009144:	d101      	bne.n	800914a <__sfputs_r+0x12>
 8009146:	2000      	movs	r0, #0
 8009148:	e007      	b.n	800915a <__sfputs_r+0x22>
 800914a:	463a      	mov	r2, r7
 800914c:	4630      	mov	r0, r6
 800914e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009152:	f7ff ffdc 	bl	800910e <__sfputc_r>
 8009156:	1c43      	adds	r3, r0, #1
 8009158:	d1f3      	bne.n	8009142 <__sfputs_r+0xa>
 800915a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800915c <_vfiprintf_r>:
 800915c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009160:	460d      	mov	r5, r1
 8009162:	4614      	mov	r4, r2
 8009164:	4698      	mov	r8, r3
 8009166:	4606      	mov	r6, r0
 8009168:	b09d      	sub	sp, #116	; 0x74
 800916a:	b118      	cbz	r0, 8009174 <_vfiprintf_r+0x18>
 800916c:	6a03      	ldr	r3, [r0, #32]
 800916e:	b90b      	cbnz	r3, 8009174 <_vfiprintf_r+0x18>
 8009170:	f7fc fd90 	bl	8005c94 <__sinit>
 8009174:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009176:	07d9      	lsls	r1, r3, #31
 8009178:	d405      	bmi.n	8009186 <_vfiprintf_r+0x2a>
 800917a:	89ab      	ldrh	r3, [r5, #12]
 800917c:	059a      	lsls	r2, r3, #22
 800917e:	d402      	bmi.n	8009186 <_vfiprintf_r+0x2a>
 8009180:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009182:	f7fc febe 	bl	8005f02 <__retarget_lock_acquire_recursive>
 8009186:	89ab      	ldrh	r3, [r5, #12]
 8009188:	071b      	lsls	r3, r3, #28
 800918a:	d501      	bpl.n	8009190 <_vfiprintf_r+0x34>
 800918c:	692b      	ldr	r3, [r5, #16]
 800918e:	b99b      	cbnz	r3, 80091b8 <_vfiprintf_r+0x5c>
 8009190:	4629      	mov	r1, r5
 8009192:	4630      	mov	r0, r6
 8009194:	f000 f93a 	bl	800940c <__swsetup_r>
 8009198:	b170      	cbz	r0, 80091b8 <_vfiprintf_r+0x5c>
 800919a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800919c:	07dc      	lsls	r4, r3, #31
 800919e:	d504      	bpl.n	80091aa <_vfiprintf_r+0x4e>
 80091a0:	f04f 30ff 	mov.w	r0, #4294967295
 80091a4:	b01d      	add	sp, #116	; 0x74
 80091a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091aa:	89ab      	ldrh	r3, [r5, #12]
 80091ac:	0598      	lsls	r0, r3, #22
 80091ae:	d4f7      	bmi.n	80091a0 <_vfiprintf_r+0x44>
 80091b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091b2:	f7fc fea7 	bl	8005f04 <__retarget_lock_release_recursive>
 80091b6:	e7f3      	b.n	80091a0 <_vfiprintf_r+0x44>
 80091b8:	2300      	movs	r3, #0
 80091ba:	9309      	str	r3, [sp, #36]	; 0x24
 80091bc:	2320      	movs	r3, #32
 80091be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80091c2:	2330      	movs	r3, #48	; 0x30
 80091c4:	f04f 0901 	mov.w	r9, #1
 80091c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80091cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800937c <_vfiprintf_r+0x220>
 80091d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80091d4:	4623      	mov	r3, r4
 80091d6:	469a      	mov	sl, r3
 80091d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091dc:	b10a      	cbz	r2, 80091e2 <_vfiprintf_r+0x86>
 80091de:	2a25      	cmp	r2, #37	; 0x25
 80091e0:	d1f9      	bne.n	80091d6 <_vfiprintf_r+0x7a>
 80091e2:	ebba 0b04 	subs.w	fp, sl, r4
 80091e6:	d00b      	beq.n	8009200 <_vfiprintf_r+0xa4>
 80091e8:	465b      	mov	r3, fp
 80091ea:	4622      	mov	r2, r4
 80091ec:	4629      	mov	r1, r5
 80091ee:	4630      	mov	r0, r6
 80091f0:	f7ff ffa2 	bl	8009138 <__sfputs_r>
 80091f4:	3001      	adds	r0, #1
 80091f6:	f000 80a9 	beq.w	800934c <_vfiprintf_r+0x1f0>
 80091fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091fc:	445a      	add	r2, fp
 80091fe:	9209      	str	r2, [sp, #36]	; 0x24
 8009200:	f89a 3000 	ldrb.w	r3, [sl]
 8009204:	2b00      	cmp	r3, #0
 8009206:	f000 80a1 	beq.w	800934c <_vfiprintf_r+0x1f0>
 800920a:	2300      	movs	r3, #0
 800920c:	f04f 32ff 	mov.w	r2, #4294967295
 8009210:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009214:	f10a 0a01 	add.w	sl, sl, #1
 8009218:	9304      	str	r3, [sp, #16]
 800921a:	9307      	str	r3, [sp, #28]
 800921c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009220:	931a      	str	r3, [sp, #104]	; 0x68
 8009222:	4654      	mov	r4, sl
 8009224:	2205      	movs	r2, #5
 8009226:	f814 1b01 	ldrb.w	r1, [r4], #1
 800922a:	4854      	ldr	r0, [pc, #336]	; (800937c <_vfiprintf_r+0x220>)
 800922c:	f7fc fe6b 	bl	8005f06 <memchr>
 8009230:	9a04      	ldr	r2, [sp, #16]
 8009232:	b9d8      	cbnz	r0, 800926c <_vfiprintf_r+0x110>
 8009234:	06d1      	lsls	r1, r2, #27
 8009236:	bf44      	itt	mi
 8009238:	2320      	movmi	r3, #32
 800923a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800923e:	0713      	lsls	r3, r2, #28
 8009240:	bf44      	itt	mi
 8009242:	232b      	movmi	r3, #43	; 0x2b
 8009244:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009248:	f89a 3000 	ldrb.w	r3, [sl]
 800924c:	2b2a      	cmp	r3, #42	; 0x2a
 800924e:	d015      	beq.n	800927c <_vfiprintf_r+0x120>
 8009250:	4654      	mov	r4, sl
 8009252:	2000      	movs	r0, #0
 8009254:	f04f 0c0a 	mov.w	ip, #10
 8009258:	9a07      	ldr	r2, [sp, #28]
 800925a:	4621      	mov	r1, r4
 800925c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009260:	3b30      	subs	r3, #48	; 0x30
 8009262:	2b09      	cmp	r3, #9
 8009264:	d94d      	bls.n	8009302 <_vfiprintf_r+0x1a6>
 8009266:	b1b0      	cbz	r0, 8009296 <_vfiprintf_r+0x13a>
 8009268:	9207      	str	r2, [sp, #28]
 800926a:	e014      	b.n	8009296 <_vfiprintf_r+0x13a>
 800926c:	eba0 0308 	sub.w	r3, r0, r8
 8009270:	fa09 f303 	lsl.w	r3, r9, r3
 8009274:	4313      	orrs	r3, r2
 8009276:	46a2      	mov	sl, r4
 8009278:	9304      	str	r3, [sp, #16]
 800927a:	e7d2      	b.n	8009222 <_vfiprintf_r+0xc6>
 800927c:	9b03      	ldr	r3, [sp, #12]
 800927e:	1d19      	adds	r1, r3, #4
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	9103      	str	r1, [sp, #12]
 8009284:	2b00      	cmp	r3, #0
 8009286:	bfbb      	ittet	lt
 8009288:	425b      	neglt	r3, r3
 800928a:	f042 0202 	orrlt.w	r2, r2, #2
 800928e:	9307      	strge	r3, [sp, #28]
 8009290:	9307      	strlt	r3, [sp, #28]
 8009292:	bfb8      	it	lt
 8009294:	9204      	strlt	r2, [sp, #16]
 8009296:	7823      	ldrb	r3, [r4, #0]
 8009298:	2b2e      	cmp	r3, #46	; 0x2e
 800929a:	d10c      	bne.n	80092b6 <_vfiprintf_r+0x15a>
 800929c:	7863      	ldrb	r3, [r4, #1]
 800929e:	2b2a      	cmp	r3, #42	; 0x2a
 80092a0:	d134      	bne.n	800930c <_vfiprintf_r+0x1b0>
 80092a2:	9b03      	ldr	r3, [sp, #12]
 80092a4:	3402      	adds	r4, #2
 80092a6:	1d1a      	adds	r2, r3, #4
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	9203      	str	r2, [sp, #12]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	bfb8      	it	lt
 80092b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80092b4:	9305      	str	r3, [sp, #20]
 80092b6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009380 <_vfiprintf_r+0x224>
 80092ba:	2203      	movs	r2, #3
 80092bc:	4650      	mov	r0, sl
 80092be:	7821      	ldrb	r1, [r4, #0]
 80092c0:	f7fc fe21 	bl	8005f06 <memchr>
 80092c4:	b138      	cbz	r0, 80092d6 <_vfiprintf_r+0x17a>
 80092c6:	2240      	movs	r2, #64	; 0x40
 80092c8:	9b04      	ldr	r3, [sp, #16]
 80092ca:	eba0 000a 	sub.w	r0, r0, sl
 80092ce:	4082      	lsls	r2, r0
 80092d0:	4313      	orrs	r3, r2
 80092d2:	3401      	adds	r4, #1
 80092d4:	9304      	str	r3, [sp, #16]
 80092d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092da:	2206      	movs	r2, #6
 80092dc:	4829      	ldr	r0, [pc, #164]	; (8009384 <_vfiprintf_r+0x228>)
 80092de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80092e2:	f7fc fe10 	bl	8005f06 <memchr>
 80092e6:	2800      	cmp	r0, #0
 80092e8:	d03f      	beq.n	800936a <_vfiprintf_r+0x20e>
 80092ea:	4b27      	ldr	r3, [pc, #156]	; (8009388 <_vfiprintf_r+0x22c>)
 80092ec:	bb1b      	cbnz	r3, 8009336 <_vfiprintf_r+0x1da>
 80092ee:	9b03      	ldr	r3, [sp, #12]
 80092f0:	3307      	adds	r3, #7
 80092f2:	f023 0307 	bic.w	r3, r3, #7
 80092f6:	3308      	adds	r3, #8
 80092f8:	9303      	str	r3, [sp, #12]
 80092fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092fc:	443b      	add	r3, r7
 80092fe:	9309      	str	r3, [sp, #36]	; 0x24
 8009300:	e768      	b.n	80091d4 <_vfiprintf_r+0x78>
 8009302:	460c      	mov	r4, r1
 8009304:	2001      	movs	r0, #1
 8009306:	fb0c 3202 	mla	r2, ip, r2, r3
 800930a:	e7a6      	b.n	800925a <_vfiprintf_r+0xfe>
 800930c:	2300      	movs	r3, #0
 800930e:	f04f 0c0a 	mov.w	ip, #10
 8009312:	4619      	mov	r1, r3
 8009314:	3401      	adds	r4, #1
 8009316:	9305      	str	r3, [sp, #20]
 8009318:	4620      	mov	r0, r4
 800931a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800931e:	3a30      	subs	r2, #48	; 0x30
 8009320:	2a09      	cmp	r2, #9
 8009322:	d903      	bls.n	800932c <_vfiprintf_r+0x1d0>
 8009324:	2b00      	cmp	r3, #0
 8009326:	d0c6      	beq.n	80092b6 <_vfiprintf_r+0x15a>
 8009328:	9105      	str	r1, [sp, #20]
 800932a:	e7c4      	b.n	80092b6 <_vfiprintf_r+0x15a>
 800932c:	4604      	mov	r4, r0
 800932e:	2301      	movs	r3, #1
 8009330:	fb0c 2101 	mla	r1, ip, r1, r2
 8009334:	e7f0      	b.n	8009318 <_vfiprintf_r+0x1bc>
 8009336:	ab03      	add	r3, sp, #12
 8009338:	9300      	str	r3, [sp, #0]
 800933a:	462a      	mov	r2, r5
 800933c:	4630      	mov	r0, r6
 800933e:	4b13      	ldr	r3, [pc, #76]	; (800938c <_vfiprintf_r+0x230>)
 8009340:	a904      	add	r1, sp, #16
 8009342:	f7fb fe4b 	bl	8004fdc <_printf_float>
 8009346:	4607      	mov	r7, r0
 8009348:	1c78      	adds	r0, r7, #1
 800934a:	d1d6      	bne.n	80092fa <_vfiprintf_r+0x19e>
 800934c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800934e:	07d9      	lsls	r1, r3, #31
 8009350:	d405      	bmi.n	800935e <_vfiprintf_r+0x202>
 8009352:	89ab      	ldrh	r3, [r5, #12]
 8009354:	059a      	lsls	r2, r3, #22
 8009356:	d402      	bmi.n	800935e <_vfiprintf_r+0x202>
 8009358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800935a:	f7fc fdd3 	bl	8005f04 <__retarget_lock_release_recursive>
 800935e:	89ab      	ldrh	r3, [r5, #12]
 8009360:	065b      	lsls	r3, r3, #25
 8009362:	f53f af1d 	bmi.w	80091a0 <_vfiprintf_r+0x44>
 8009366:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009368:	e71c      	b.n	80091a4 <_vfiprintf_r+0x48>
 800936a:	ab03      	add	r3, sp, #12
 800936c:	9300      	str	r3, [sp, #0]
 800936e:	462a      	mov	r2, r5
 8009370:	4630      	mov	r0, r6
 8009372:	4b06      	ldr	r3, [pc, #24]	; (800938c <_vfiprintf_r+0x230>)
 8009374:	a904      	add	r1, sp, #16
 8009376:	f7fc f8d1 	bl	800551c <_printf_i>
 800937a:	e7e4      	b.n	8009346 <_vfiprintf_r+0x1ea>
 800937c:	08009a61 	.word	0x08009a61
 8009380:	08009a67 	.word	0x08009a67
 8009384:	08009a6b 	.word	0x08009a6b
 8009388:	08004fdd 	.word	0x08004fdd
 800938c:	08009139 	.word	0x08009139

08009390 <__swbuf_r>:
 8009390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009392:	460e      	mov	r6, r1
 8009394:	4614      	mov	r4, r2
 8009396:	4605      	mov	r5, r0
 8009398:	b118      	cbz	r0, 80093a2 <__swbuf_r+0x12>
 800939a:	6a03      	ldr	r3, [r0, #32]
 800939c:	b90b      	cbnz	r3, 80093a2 <__swbuf_r+0x12>
 800939e:	f7fc fc79 	bl	8005c94 <__sinit>
 80093a2:	69a3      	ldr	r3, [r4, #24]
 80093a4:	60a3      	str	r3, [r4, #8]
 80093a6:	89a3      	ldrh	r3, [r4, #12]
 80093a8:	071a      	lsls	r2, r3, #28
 80093aa:	d525      	bpl.n	80093f8 <__swbuf_r+0x68>
 80093ac:	6923      	ldr	r3, [r4, #16]
 80093ae:	b31b      	cbz	r3, 80093f8 <__swbuf_r+0x68>
 80093b0:	6823      	ldr	r3, [r4, #0]
 80093b2:	6922      	ldr	r2, [r4, #16]
 80093b4:	b2f6      	uxtb	r6, r6
 80093b6:	1a98      	subs	r0, r3, r2
 80093b8:	6963      	ldr	r3, [r4, #20]
 80093ba:	4637      	mov	r7, r6
 80093bc:	4283      	cmp	r3, r0
 80093be:	dc04      	bgt.n	80093ca <__swbuf_r+0x3a>
 80093c0:	4621      	mov	r1, r4
 80093c2:	4628      	mov	r0, r5
 80093c4:	f7ff fa30 	bl	8008828 <_fflush_r>
 80093c8:	b9e0      	cbnz	r0, 8009404 <__swbuf_r+0x74>
 80093ca:	68a3      	ldr	r3, [r4, #8]
 80093cc:	3b01      	subs	r3, #1
 80093ce:	60a3      	str	r3, [r4, #8]
 80093d0:	6823      	ldr	r3, [r4, #0]
 80093d2:	1c5a      	adds	r2, r3, #1
 80093d4:	6022      	str	r2, [r4, #0]
 80093d6:	701e      	strb	r6, [r3, #0]
 80093d8:	6962      	ldr	r2, [r4, #20]
 80093da:	1c43      	adds	r3, r0, #1
 80093dc:	429a      	cmp	r2, r3
 80093de:	d004      	beq.n	80093ea <__swbuf_r+0x5a>
 80093e0:	89a3      	ldrh	r3, [r4, #12]
 80093e2:	07db      	lsls	r3, r3, #31
 80093e4:	d506      	bpl.n	80093f4 <__swbuf_r+0x64>
 80093e6:	2e0a      	cmp	r6, #10
 80093e8:	d104      	bne.n	80093f4 <__swbuf_r+0x64>
 80093ea:	4621      	mov	r1, r4
 80093ec:	4628      	mov	r0, r5
 80093ee:	f7ff fa1b 	bl	8008828 <_fflush_r>
 80093f2:	b938      	cbnz	r0, 8009404 <__swbuf_r+0x74>
 80093f4:	4638      	mov	r0, r7
 80093f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093f8:	4621      	mov	r1, r4
 80093fa:	4628      	mov	r0, r5
 80093fc:	f000 f806 	bl	800940c <__swsetup_r>
 8009400:	2800      	cmp	r0, #0
 8009402:	d0d5      	beq.n	80093b0 <__swbuf_r+0x20>
 8009404:	f04f 37ff 	mov.w	r7, #4294967295
 8009408:	e7f4      	b.n	80093f4 <__swbuf_r+0x64>
	...

0800940c <__swsetup_r>:
 800940c:	b538      	push	{r3, r4, r5, lr}
 800940e:	4b2a      	ldr	r3, [pc, #168]	; (80094b8 <__swsetup_r+0xac>)
 8009410:	4605      	mov	r5, r0
 8009412:	6818      	ldr	r0, [r3, #0]
 8009414:	460c      	mov	r4, r1
 8009416:	b118      	cbz	r0, 8009420 <__swsetup_r+0x14>
 8009418:	6a03      	ldr	r3, [r0, #32]
 800941a:	b90b      	cbnz	r3, 8009420 <__swsetup_r+0x14>
 800941c:	f7fc fc3a 	bl	8005c94 <__sinit>
 8009420:	89a3      	ldrh	r3, [r4, #12]
 8009422:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009426:	0718      	lsls	r0, r3, #28
 8009428:	d422      	bmi.n	8009470 <__swsetup_r+0x64>
 800942a:	06d9      	lsls	r1, r3, #27
 800942c:	d407      	bmi.n	800943e <__swsetup_r+0x32>
 800942e:	2309      	movs	r3, #9
 8009430:	602b      	str	r3, [r5, #0]
 8009432:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009436:	f04f 30ff 	mov.w	r0, #4294967295
 800943a:	81a3      	strh	r3, [r4, #12]
 800943c:	e034      	b.n	80094a8 <__swsetup_r+0x9c>
 800943e:	0758      	lsls	r0, r3, #29
 8009440:	d512      	bpl.n	8009468 <__swsetup_r+0x5c>
 8009442:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009444:	b141      	cbz	r1, 8009458 <__swsetup_r+0x4c>
 8009446:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800944a:	4299      	cmp	r1, r3
 800944c:	d002      	beq.n	8009454 <__swsetup_r+0x48>
 800944e:	4628      	mov	r0, r5
 8009450:	f7fd fbda 	bl	8006c08 <_free_r>
 8009454:	2300      	movs	r3, #0
 8009456:	6363      	str	r3, [r4, #52]	; 0x34
 8009458:	89a3      	ldrh	r3, [r4, #12]
 800945a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800945e:	81a3      	strh	r3, [r4, #12]
 8009460:	2300      	movs	r3, #0
 8009462:	6063      	str	r3, [r4, #4]
 8009464:	6923      	ldr	r3, [r4, #16]
 8009466:	6023      	str	r3, [r4, #0]
 8009468:	89a3      	ldrh	r3, [r4, #12]
 800946a:	f043 0308 	orr.w	r3, r3, #8
 800946e:	81a3      	strh	r3, [r4, #12]
 8009470:	6923      	ldr	r3, [r4, #16]
 8009472:	b94b      	cbnz	r3, 8009488 <__swsetup_r+0x7c>
 8009474:	89a3      	ldrh	r3, [r4, #12]
 8009476:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800947a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800947e:	d003      	beq.n	8009488 <__swsetup_r+0x7c>
 8009480:	4621      	mov	r1, r4
 8009482:	4628      	mov	r0, r5
 8009484:	f000 f883 	bl	800958e <__smakebuf_r>
 8009488:	89a0      	ldrh	r0, [r4, #12]
 800948a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800948e:	f010 0301 	ands.w	r3, r0, #1
 8009492:	d00a      	beq.n	80094aa <__swsetup_r+0x9e>
 8009494:	2300      	movs	r3, #0
 8009496:	60a3      	str	r3, [r4, #8]
 8009498:	6963      	ldr	r3, [r4, #20]
 800949a:	425b      	negs	r3, r3
 800949c:	61a3      	str	r3, [r4, #24]
 800949e:	6923      	ldr	r3, [r4, #16]
 80094a0:	b943      	cbnz	r3, 80094b4 <__swsetup_r+0xa8>
 80094a2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80094a6:	d1c4      	bne.n	8009432 <__swsetup_r+0x26>
 80094a8:	bd38      	pop	{r3, r4, r5, pc}
 80094aa:	0781      	lsls	r1, r0, #30
 80094ac:	bf58      	it	pl
 80094ae:	6963      	ldrpl	r3, [r4, #20]
 80094b0:	60a3      	str	r3, [r4, #8]
 80094b2:	e7f4      	b.n	800949e <__swsetup_r+0x92>
 80094b4:	2000      	movs	r0, #0
 80094b6:	e7f7      	b.n	80094a8 <__swsetup_r+0x9c>
 80094b8:	20000064 	.word	0x20000064

080094bc <_raise_r>:
 80094bc:	291f      	cmp	r1, #31
 80094be:	b538      	push	{r3, r4, r5, lr}
 80094c0:	4604      	mov	r4, r0
 80094c2:	460d      	mov	r5, r1
 80094c4:	d904      	bls.n	80094d0 <_raise_r+0x14>
 80094c6:	2316      	movs	r3, #22
 80094c8:	6003      	str	r3, [r0, #0]
 80094ca:	f04f 30ff 	mov.w	r0, #4294967295
 80094ce:	bd38      	pop	{r3, r4, r5, pc}
 80094d0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80094d2:	b112      	cbz	r2, 80094da <_raise_r+0x1e>
 80094d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80094d8:	b94b      	cbnz	r3, 80094ee <_raise_r+0x32>
 80094da:	4620      	mov	r0, r4
 80094dc:	f000 f830 	bl	8009540 <_getpid_r>
 80094e0:	462a      	mov	r2, r5
 80094e2:	4601      	mov	r1, r0
 80094e4:	4620      	mov	r0, r4
 80094e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094ea:	f000 b817 	b.w	800951c <_kill_r>
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d00a      	beq.n	8009508 <_raise_r+0x4c>
 80094f2:	1c59      	adds	r1, r3, #1
 80094f4:	d103      	bne.n	80094fe <_raise_r+0x42>
 80094f6:	2316      	movs	r3, #22
 80094f8:	6003      	str	r3, [r0, #0]
 80094fa:	2001      	movs	r0, #1
 80094fc:	e7e7      	b.n	80094ce <_raise_r+0x12>
 80094fe:	2400      	movs	r4, #0
 8009500:	4628      	mov	r0, r5
 8009502:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009506:	4798      	blx	r3
 8009508:	2000      	movs	r0, #0
 800950a:	e7e0      	b.n	80094ce <_raise_r+0x12>

0800950c <raise>:
 800950c:	4b02      	ldr	r3, [pc, #8]	; (8009518 <raise+0xc>)
 800950e:	4601      	mov	r1, r0
 8009510:	6818      	ldr	r0, [r3, #0]
 8009512:	f7ff bfd3 	b.w	80094bc <_raise_r>
 8009516:	bf00      	nop
 8009518:	20000064 	.word	0x20000064

0800951c <_kill_r>:
 800951c:	b538      	push	{r3, r4, r5, lr}
 800951e:	2300      	movs	r3, #0
 8009520:	4d06      	ldr	r5, [pc, #24]	; (800953c <_kill_r+0x20>)
 8009522:	4604      	mov	r4, r0
 8009524:	4608      	mov	r0, r1
 8009526:	4611      	mov	r1, r2
 8009528:	602b      	str	r3, [r5, #0]
 800952a:	f7f8 fb02 	bl	8001b32 <_kill>
 800952e:	1c43      	adds	r3, r0, #1
 8009530:	d102      	bne.n	8009538 <_kill_r+0x1c>
 8009532:	682b      	ldr	r3, [r5, #0]
 8009534:	b103      	cbz	r3, 8009538 <_kill_r+0x1c>
 8009536:	6023      	str	r3, [r4, #0]
 8009538:	bd38      	pop	{r3, r4, r5, pc}
 800953a:	bf00      	nop
 800953c:	20000498 	.word	0x20000498

08009540 <_getpid_r>:
 8009540:	f7f8 baf0 	b.w	8001b24 <_getpid>

08009544 <__swhatbuf_r>:
 8009544:	b570      	push	{r4, r5, r6, lr}
 8009546:	460c      	mov	r4, r1
 8009548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800954c:	4615      	mov	r5, r2
 800954e:	2900      	cmp	r1, #0
 8009550:	461e      	mov	r6, r3
 8009552:	b096      	sub	sp, #88	; 0x58
 8009554:	da0c      	bge.n	8009570 <__swhatbuf_r+0x2c>
 8009556:	89a3      	ldrh	r3, [r4, #12]
 8009558:	2100      	movs	r1, #0
 800955a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800955e:	bf0c      	ite	eq
 8009560:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009564:	2340      	movne	r3, #64	; 0x40
 8009566:	2000      	movs	r0, #0
 8009568:	6031      	str	r1, [r6, #0]
 800956a:	602b      	str	r3, [r5, #0]
 800956c:	b016      	add	sp, #88	; 0x58
 800956e:	bd70      	pop	{r4, r5, r6, pc}
 8009570:	466a      	mov	r2, sp
 8009572:	f000 f849 	bl	8009608 <_fstat_r>
 8009576:	2800      	cmp	r0, #0
 8009578:	dbed      	blt.n	8009556 <__swhatbuf_r+0x12>
 800957a:	9901      	ldr	r1, [sp, #4]
 800957c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009580:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009584:	4259      	negs	r1, r3
 8009586:	4159      	adcs	r1, r3
 8009588:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800958c:	e7eb      	b.n	8009566 <__swhatbuf_r+0x22>

0800958e <__smakebuf_r>:
 800958e:	898b      	ldrh	r3, [r1, #12]
 8009590:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009592:	079d      	lsls	r5, r3, #30
 8009594:	4606      	mov	r6, r0
 8009596:	460c      	mov	r4, r1
 8009598:	d507      	bpl.n	80095aa <__smakebuf_r+0x1c>
 800959a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800959e:	6023      	str	r3, [r4, #0]
 80095a0:	6123      	str	r3, [r4, #16]
 80095a2:	2301      	movs	r3, #1
 80095a4:	6163      	str	r3, [r4, #20]
 80095a6:	b002      	add	sp, #8
 80095a8:	bd70      	pop	{r4, r5, r6, pc}
 80095aa:	466a      	mov	r2, sp
 80095ac:	ab01      	add	r3, sp, #4
 80095ae:	f7ff ffc9 	bl	8009544 <__swhatbuf_r>
 80095b2:	9900      	ldr	r1, [sp, #0]
 80095b4:	4605      	mov	r5, r0
 80095b6:	4630      	mov	r0, r6
 80095b8:	f7fd fb96 	bl	8006ce8 <_malloc_r>
 80095bc:	b948      	cbnz	r0, 80095d2 <__smakebuf_r+0x44>
 80095be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095c2:	059a      	lsls	r2, r3, #22
 80095c4:	d4ef      	bmi.n	80095a6 <__smakebuf_r+0x18>
 80095c6:	f023 0303 	bic.w	r3, r3, #3
 80095ca:	f043 0302 	orr.w	r3, r3, #2
 80095ce:	81a3      	strh	r3, [r4, #12]
 80095d0:	e7e3      	b.n	800959a <__smakebuf_r+0xc>
 80095d2:	89a3      	ldrh	r3, [r4, #12]
 80095d4:	6020      	str	r0, [r4, #0]
 80095d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095da:	81a3      	strh	r3, [r4, #12]
 80095dc:	9b00      	ldr	r3, [sp, #0]
 80095de:	6120      	str	r0, [r4, #16]
 80095e0:	6163      	str	r3, [r4, #20]
 80095e2:	9b01      	ldr	r3, [sp, #4]
 80095e4:	b15b      	cbz	r3, 80095fe <__smakebuf_r+0x70>
 80095e6:	4630      	mov	r0, r6
 80095e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095ec:	f000 f81e 	bl	800962c <_isatty_r>
 80095f0:	b128      	cbz	r0, 80095fe <__smakebuf_r+0x70>
 80095f2:	89a3      	ldrh	r3, [r4, #12]
 80095f4:	f023 0303 	bic.w	r3, r3, #3
 80095f8:	f043 0301 	orr.w	r3, r3, #1
 80095fc:	81a3      	strh	r3, [r4, #12]
 80095fe:	89a3      	ldrh	r3, [r4, #12]
 8009600:	431d      	orrs	r5, r3
 8009602:	81a5      	strh	r5, [r4, #12]
 8009604:	e7cf      	b.n	80095a6 <__smakebuf_r+0x18>
	...

08009608 <_fstat_r>:
 8009608:	b538      	push	{r3, r4, r5, lr}
 800960a:	2300      	movs	r3, #0
 800960c:	4d06      	ldr	r5, [pc, #24]	; (8009628 <_fstat_r+0x20>)
 800960e:	4604      	mov	r4, r0
 8009610:	4608      	mov	r0, r1
 8009612:	4611      	mov	r1, r2
 8009614:	602b      	str	r3, [r5, #0]
 8009616:	f7f8 faea 	bl	8001bee <_fstat>
 800961a:	1c43      	adds	r3, r0, #1
 800961c:	d102      	bne.n	8009624 <_fstat_r+0x1c>
 800961e:	682b      	ldr	r3, [r5, #0]
 8009620:	b103      	cbz	r3, 8009624 <_fstat_r+0x1c>
 8009622:	6023      	str	r3, [r4, #0]
 8009624:	bd38      	pop	{r3, r4, r5, pc}
 8009626:	bf00      	nop
 8009628:	20000498 	.word	0x20000498

0800962c <_isatty_r>:
 800962c:	b538      	push	{r3, r4, r5, lr}
 800962e:	2300      	movs	r3, #0
 8009630:	4d05      	ldr	r5, [pc, #20]	; (8009648 <_isatty_r+0x1c>)
 8009632:	4604      	mov	r4, r0
 8009634:	4608      	mov	r0, r1
 8009636:	602b      	str	r3, [r5, #0]
 8009638:	f7f8 fae8 	bl	8001c0c <_isatty>
 800963c:	1c43      	adds	r3, r0, #1
 800963e:	d102      	bne.n	8009646 <_isatty_r+0x1a>
 8009640:	682b      	ldr	r3, [r5, #0]
 8009642:	b103      	cbz	r3, 8009646 <_isatty_r+0x1a>
 8009644:	6023      	str	r3, [r4, #0]
 8009646:	bd38      	pop	{r3, r4, r5, pc}
 8009648:	20000498 	.word	0x20000498

0800964c <_init>:
 800964c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800964e:	bf00      	nop
 8009650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009652:	bc08      	pop	{r3}
 8009654:	469e      	mov	lr, r3
 8009656:	4770      	bx	lr

08009658 <_fini>:
 8009658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800965a:	bf00      	nop
 800965c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800965e:	bc08      	pop	{r3}
 8009660:	469e      	mov	lr, r3
 8009662:	4770      	bx	lr
