TimeQuest Timing Analyzer report for uartProject
Wed Dec 06 22:59:55 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 13. Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 14. Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 15. Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 16. Slow 1200mV 85C Model Setup: 'clk'
 17. Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 18. Slow 1200mV 85C Model Hold: 'clk'
 19. Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 20. Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 21. Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 41. Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 42. Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 43. Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 44. Slow 1200mV 0C Model Setup: 'clk'
 45. Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 46. Slow 1200mV 0C Model Hold: 'clk'
 47. Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 48. Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 49. Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Slow 1200mV 0C Model Metastability Report
 62. Fast 1200mV 0C Model Setup Summary
 63. Fast 1200mV 0C Model Hold Summary
 64. Fast 1200mV 0C Model Recovery Summary
 65. Fast 1200mV 0C Model Removal Summary
 66. Fast 1200mV 0C Model Minimum Pulse Width Summary
 67. Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 68. Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 69. Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 70. Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 71. Fast 1200mV 0C Model Setup: 'clk'
 72. Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 73. Fast 1200mV 0C Model Hold: 'clk'
 74. Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 75. Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 76. Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Propagation Delay
 87. Minimum Propagation Delay
 88. Fast 1200mV 0C Model Metastability Report
 89. Multicorner Timing Analysis Summary
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Progagation Delay
 95. Minimum Progagation Delay
 96. Board Trace Model Assignments
 97. Input Transition Times
 98. Signal Integrity Metrics (Slow 1200mv 0c Model)
 99. Signal Integrity Metrics (Slow 1200mv 85c Model)
100. Signal Integrity Metrics (Fast 1200mv 0c Model)
101. Setup Transfers
102. Hold Transfers
103. Report TCCS
104. Report RSKM
105. Unconstrained Paths
106. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; uartProject                                                       ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                                            ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q }   ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q }  ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q } ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q } ;
+--------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                                            ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                     ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 299.22 MHz ; 299.22 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;                                                               ;
; 333.22 MHz ; 333.22 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;                                                               ;
; 356.63 MHz ; 356.63 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;                                                               ;
; 405.68 MHz ; 405.68 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;                                                               ;
; 427.17 MHz ; 250.0 MHz       ; clk                                                                                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -2.347 ; -101.821      ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -2.342 ; -18.695       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.804 ; -11.817       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -1.465 ; -7.444        ;
; clk                                                                                                                            ; -1.341 ; -10.559       ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -1.099 ; -3.663        ;
; clk                                                                                                                            ; -0.654 ; -5.224        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -0.430 ; -1.528        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.405  ; 0.000         ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 0.405  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                            ; -3.000 ; -13.280       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.285 ; -75.815       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -1.285 ; -14.135       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.285 ; -10.280       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -1.285 ; -10.280       ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                             ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.347 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.358      ;
; -2.346 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.357      ;
; -2.336 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.347      ;
; -2.335 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.346      ;
; -2.256 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.267      ;
; -2.255 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.266      ;
; -2.255 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.266      ;
; -2.254 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.265      ;
; -2.215 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.226      ;
; -2.214 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.225      ;
; -2.051 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.062      ;
; -2.050 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.487     ; 2.061      ;
; -2.001 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.920      ;
; -2.001 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.920      ;
; -2.001 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.920      ;
; -2.001 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.920      ;
; -2.001 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.920      ;
; -2.001 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.920      ;
; -2.001 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.920      ;
; -2.001 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.920      ;
; -2.001 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.920      ;
; -2.001 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.920      ;
; -1.998 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.917      ;
; -1.998 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.917      ;
; -1.998 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.917      ;
; -1.998 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.917      ;
; -1.998 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.917      ;
; -1.998 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.917      ;
; -1.998 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.917      ;
; -1.998 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.917      ;
; -1.998 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.917      ;
; -1.998 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.917      ;
; -1.926 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.847      ;
; -1.926 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.847      ;
; -1.926 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.847      ;
; -1.926 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.847      ;
; -1.926 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.847      ;
; -1.926 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.847      ;
; -1.926 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.847      ;
; -1.898 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.817      ;
; -1.898 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.817      ;
; -1.898 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.817      ;
; -1.898 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.817      ;
; -1.898 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.817      ;
; -1.898 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.817      ;
; -1.898 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.817      ;
; -1.898 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.817      ;
; -1.898 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.817      ;
; -1.898 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.817      ;
; -1.894 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.815      ;
; -1.894 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.815      ;
; -1.894 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.815      ;
; -1.894 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.815      ;
; -1.894 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.815      ;
; -1.894 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.815      ;
; -1.894 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.077     ; 2.815      ;
; -1.871 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.791      ;
; -1.871 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.791      ;
; -1.871 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.791      ;
; -1.871 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.791      ;
; -1.871 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.791      ;
; -1.871 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.791      ;
; -1.866 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.785      ;
; -1.866 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.785      ;
; -1.866 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.785      ;
; -1.866 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.785      ;
; -1.866 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.785      ;
; -1.866 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.785      ;
; -1.866 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.785      ;
; -1.866 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.785      ;
; -1.866 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.785      ;
; -1.866 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.785      ;
; -1.864 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.784      ;
; -1.864 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.784      ;
; -1.864 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.784      ;
; -1.864 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.784      ;
; -1.864 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.784      ;
; -1.864 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.784      ;
; -1.848 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.768      ;
; -1.816 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.736      ;
; -1.811 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.730      ;
; -1.811 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.730      ;
; -1.811 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.730      ;
; -1.811 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.730      ;
; -1.811 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.730      ;
; -1.811 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.730      ;
; -1.811 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.730      ;
; -1.811 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.730      ;
; -1.811 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.730      ;
; -1.811 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.079     ; 2.730      ;
; -1.789 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.489     ; 1.798      ;
; -1.754 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.336      ; 3.088      ;
; -1.754 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.336      ; 3.088      ;
; -1.754 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.336      ; 3.088      ;
; -1.754 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.336      ; 3.088      ;
; -1.754 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.336      ; 3.088      ;
; -1.754 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.336      ; 3.088      ;
; -1.754 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.336      ; 3.088      ;
; -1.752 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.336      ; 3.086      ;
; -1.752 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.336      ; 3.086      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.342 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.131     ; 3.229      ;
; -2.252 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.131     ; 3.139      ;
; -2.111 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.123      ; 3.252      ;
; -2.105 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.131     ; 2.992      ;
; -2.073 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.775      ;
; -2.073 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.775      ;
; -2.073 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.775      ;
; -2.029 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.131     ; 2.916      ;
; -2.002 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.704      ;
; -2.002 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.704      ;
; -2.002 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.704      ;
; -1.986 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.956      ;
; -1.986 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.956      ;
; -1.986 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.956      ;
; -1.981 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.956      ;
; -1.949 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.123      ; 3.090      ;
; -1.886 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.856      ;
; -1.886 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.856      ;
; -1.886 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.856      ;
; -1.881 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.856      ;
; -1.855 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.557      ;
; -1.855 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.557      ;
; -1.855 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.557      ;
; -1.849 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.050     ; 2.817      ;
; -1.849 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.050     ; 2.817      ;
; -1.842 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.817      ;
; -1.769 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.969      ;
; -1.769 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.969      ;
; -1.769 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.969      ;
; -1.769 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.969      ;
; -1.760 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.462      ;
; -1.760 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.462      ;
; -1.760 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.316     ; 2.462      ;
; -1.739 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.709      ;
; -1.739 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.709      ;
; -1.739 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.709      ;
; -1.734 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.709      ;
; -1.687 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.050     ; 2.655      ;
; -1.687 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.050     ; 2.655      ;
; -1.686 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.123      ; 2.827      ;
; -1.680 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.655      ;
; -1.673 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.643      ;
; -1.673 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.643      ;
; -1.673 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.643      ;
; -1.668 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.643      ;
; -1.607 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.807      ;
; -1.607 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.807      ;
; -1.607 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.807      ;
; -1.607 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.807      ;
; -1.405 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.050     ; 2.373      ;
; -1.405 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.050     ; 2.373      ;
; -1.398 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.373      ;
; -1.354 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.554      ;
; -1.354 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.554      ;
; -1.354 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.554      ;
; -1.354 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.182      ; 2.554      ;
; -0.748 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.718      ;
; -0.726 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.696      ;
; -0.721 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.696      ;
; -0.595 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.565      ;
; -0.573 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.543      ;
; -0.568 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.543      ;
; -0.274 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.269      ; 2.283      ;
; -0.008 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.081      ; 1.829      ;
; -0.008 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.081      ; 1.829      ;
; -0.008 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.081      ; 1.829      ;
; 0.055  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.325      ; 2.010      ;
; 0.055  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.325      ; 2.010      ;
; 0.055  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.325      ; 2.010      ;
; 0.055  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.325      ; 2.010      ;
; 0.339  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.269      ; 2.170      ;
; 0.560  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.081      ; 1.761      ;
; 0.563  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.081      ; 1.758      ;
; 0.563  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.081      ; 1.758      ;
; 0.617  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.190      ; 2.313      ;
; 0.678  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.325      ; 1.887      ;
; 0.678  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.325      ; 1.887      ;
; 0.678  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.325      ; 1.887      ;
; 0.678  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.325      ; 1.887      ;
; 0.685  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.190      ; 2.245      ;
; 0.722  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.190      ; 2.208      ;
; 1.114  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.190      ; 2.316      ;
; 1.227  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.190      ; 2.203      ;
; 1.261  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.190      ; 2.169      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.804 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.724      ;
; -1.804 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.724      ;
; -1.791 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.711      ;
; -1.782 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.702      ;
; -1.781 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.701      ;
; -1.781 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.701      ;
; -1.751 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.671      ;
; -1.715 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.635      ;
; -1.715 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.635      ;
; -1.714 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.634      ;
; -1.714 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.634      ;
; -1.674 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.594      ;
; -1.674 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.594      ;
; -1.653 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.573      ;
; -1.622 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.542      ;
; -1.587 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.507      ;
; -1.564 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.484      ;
; -1.563 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.483      ;
; -1.561 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.481      ;
; -1.550 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.470      ;
; -1.523 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.443      ;
; -1.510 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.430      ;
; -1.510 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.430      ;
; -1.359 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.279      ;
; -1.321 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.241      ;
; -1.293 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.213      ;
; -1.290 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.210      ;
; -1.282 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.202      ;
; -1.232 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.152      ;
; -1.231 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.151      ;
; -1.191 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.111      ;
; -1.185 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.105      ;
; -1.152 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.072      ;
; -1.145 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.065      ;
; -1.090 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 2.010      ;
; -1.061 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.981      ;
; -1.050 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.970      ;
; -1.050 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.970      ;
; -1.027 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.947      ;
; -1.025 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.945      ;
; -1.014 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.934      ;
; -0.981 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.901      ;
; -0.968 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.888      ;
; -0.965 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.885      ;
; -0.941 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.861      ;
; -0.939 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.859      ;
; -0.886 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.806      ;
; -0.864 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.784      ;
; -0.861 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.781      ;
; -0.816 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.736      ;
; -0.775 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.695      ;
; -0.611 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.531      ;
; -0.510 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 1.430      ;
; 0.155  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.078     ; 0.765      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.465 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.435      ;
; -1.359 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.329      ;
; -1.224 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.194      ;
; -1.219 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.189      ;
; -1.174 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.144      ;
; -1.118 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.088      ;
; -1.113 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.083      ;
; -1.051 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.021      ;
; -1.042 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 2.012      ;
; -0.967 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.937      ;
; -0.949 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.919      ;
; -0.948 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.918      ;
; -0.933 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.903      ;
; -0.928 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.898      ;
; -0.843 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.813      ;
; -0.842 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.812      ;
; -0.820 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.790      ;
; -0.819 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.789      ;
; -0.810 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.780      ;
; -0.805 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.775      ;
; -0.801 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.771      ;
; -0.796 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.766      ;
; -0.726 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.696      ;
; -0.721 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.691      ;
; -0.714 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.684      ;
; -0.713 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.683      ;
; -0.682 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.652      ;
; -0.658 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.628      ;
; -0.657 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.627      ;
; -0.535 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.505      ;
; -0.534 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.504      ;
; -0.529 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.499      ;
; -0.528 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.498      ;
; -0.526 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.496      ;
; -0.525 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.495      ;
; -0.451 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.421      ;
; -0.450 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.420      ;
; -0.271 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 1.241      ;
; -0.027 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 0.997      ;
; -0.025 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 0.995      ;
; 0.005  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 0.965      ;
; 0.009  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 0.961      ;
; 0.009  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.048     ; 0.961      ;
; 0.210  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 0.765      ;
; 0.324  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 3.442      ; 3.868      ;
; 0.375  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 3.442      ; 3.817      ;
; 0.378  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 3.442      ; 3.814      ;
; 0.426  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 3.442      ; 3.766      ;
; 0.813  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 3.442      ; 3.879      ;
; 0.891  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 3.442      ; 3.801      ;
; 0.895  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 3.442      ; 3.797      ;
; 0.944  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 3.442      ; 3.748      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.341 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.308      ;
; -1.318 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.285      ;
; -1.318 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.285      ;
; -1.318 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.285      ;
; -1.318 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.285      ;
; -1.318 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.285      ;
; -1.318 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.285      ;
; -1.310 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 2.285      ;
; -1.303 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.270      ;
; -1.303 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.270      ;
; -1.303 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.270      ;
; -1.303 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.270      ;
; -1.303 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.270      ;
; -1.303 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.270      ;
; -1.303 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.270      ;
; -1.300 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.267      ;
; -1.281 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.248      ;
; -1.281 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.248      ;
; -1.281 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.248      ;
; -1.281 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.248      ;
; -1.281 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.248      ;
; -1.281 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.248      ;
; -1.278 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.245      ;
; -1.273 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 2.248      ;
; -1.239 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.206      ;
; -1.206 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.173      ;
; -1.206 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.173      ;
; -1.206 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.173      ;
; -1.206 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.173      ;
; -1.206 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.173      ;
; -1.206 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.173      ;
; -1.206 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.173      ;
; -1.204 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.171      ;
; -1.203 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.170      ;
; -1.174 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.141      ;
; -1.172 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.139      ;
; -1.115 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.082      ;
; -1.115 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.082      ;
; -1.115 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.082      ;
; -1.112 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 2.079      ;
; -0.951 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.918      ;
; -0.951 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.918      ;
; -0.951 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.918      ;
; -0.951 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.918      ;
; -0.951 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.918      ;
; -0.951 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.918      ;
; -0.948 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.915      ;
; -0.943 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.918      ;
; -0.775 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.742      ;
; -0.752 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.719      ;
; -0.752 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.719      ;
; -0.752 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.719      ;
; -0.752 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.719      ;
; -0.752 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.719      ;
; -0.752 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.051     ; 1.719      ;
; -0.744 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.043     ; 1.719      ;
; -0.177 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.874      ; 2.781      ;
; -0.142 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.874      ; 2.746      ;
; -0.112 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.874      ; 2.716      ;
; -0.110 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.874      ; 2.714      ;
; -0.097 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.874      ; 2.701      ;
; -0.012 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.874      ; 2.616      ;
; 0.157  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.874      ; 2.447      ;
; 0.177  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.874      ; 2.427      ;
; 0.344  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.874      ; 2.760      ;
; 0.380  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.874      ; 2.724      ;
; 0.388  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.874      ; 2.716      ;
; 0.390  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.874      ; 2.714      ;
; 0.406  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.874      ; 2.698      ;
; 0.446  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.874      ; 2.658      ;
; 0.668  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.874      ; 2.436      ;
; 0.684  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.874      ; 2.420      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.099 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.302      ; 1.631      ;
; -1.071 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.302      ; 1.659      ;
; -1.071 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.302      ; 1.659      ;
; -0.499 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.302      ; 1.731      ;
; -0.499 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.302      ; 1.731      ;
; -0.492 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.302      ; 1.738      ;
; -0.130 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.400      ; 1.698      ;
; -0.130 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.400      ; 1.698      ;
; -0.129 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.400      ; 1.699      ;
; -0.033 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.400      ; 1.795      ;
; 0.100  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.146      ; 1.674      ;
; 0.100  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.146      ; 1.674      ;
; 0.100  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.146      ; 1.674      ;
; 0.102  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.342      ; 1.872      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 0.669      ;
; 0.474  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.400      ; 1.802      ;
; 0.491  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.400      ; 1.819      ;
; 0.492  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.400      ; 1.820      ;
; 0.514  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.400      ; 1.842      ;
; 0.600  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.342      ; 1.870      ;
; 0.662  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.146      ; 1.736      ;
; 0.662  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.146      ; 1.736      ;
; 0.666  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.146      ; 1.740      ;
; 0.909  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 1.411      ;
; 1.093  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.327      ;
; 1.106  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.340      ;
; 1.108  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.342      ;
; 1.138  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.372      ;
; 1.143  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.372      ;
; 1.182  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.416      ;
; 1.237  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 1.739      ;
; 1.261  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.490      ;
; 1.298  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.532      ;
; 1.326  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.560      ;
; 1.333  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.050      ; 1.569      ;
; 1.361  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 1.863      ;
; 1.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.050      ; 1.676      ;
; 1.442  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.671      ;
; 1.476  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 1.978      ;
; 1.476  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 1.978      ;
; 1.477  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 1.979      ;
; 1.534  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.050      ; 1.770      ;
; 1.544  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.773      ;
; 1.575  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.809      ;
; 1.575  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.809      ;
; 1.576  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.810      ;
; 1.579  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.808      ;
; 1.596  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 2.098      ;
; 1.596  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 2.098      ;
; 1.597  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 2.099      ;
; 1.720  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 2.222      ;
; 1.720  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 2.222      ;
; 1.721  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.316      ; 2.223      ;
; 1.996  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.050      ; 2.232      ;
; 1.996  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.050      ; 2.232      ;
; 2.035  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.261      ; 2.482      ;
; 2.186  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 2.420      ;
; 2.186  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 2.420      ;
; 2.270  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.274      ;
; 2.270  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.274      ;
; 2.270  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.274      ;
; 2.318  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.261      ; 2.765      ;
; 2.321  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.017      ; 2.524      ;
; 2.353  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 2.587      ;
; 2.353  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 2.587      ;
; 2.353  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 2.587      ;
; 2.410  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.050      ; 2.646      ;
; 2.410  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.414      ;
; 2.410  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.414      ;
; 2.410  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.414      ;
; 2.442  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.261      ; 2.889      ;
; 2.454  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.017      ; 2.657      ;
; 2.495  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 2.729      ;
; 2.572  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.576      ;
; 2.572  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.576      ;
; 2.572  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.576      ;
; 2.579  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.583      ;
; 2.579  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.583      ;
; 2.579  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.182     ; 2.583      ;
; 2.616  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.017      ; 2.819      ;
; 2.630  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.017      ; 2.833      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.654 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.942      ; 1.726      ;
; -0.654 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.942      ; 1.726      ;
; -0.654 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.942      ; 1.726      ;
; -0.654 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.942      ; 1.726      ;
; -0.654 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.942      ; 1.726      ;
; -0.654 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.942      ; 1.726      ;
; -0.654 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.942      ; 1.726      ;
; -0.646 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.942      ; 1.734      ;
; -0.102 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.942      ; 1.778      ;
; -0.075 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.942      ; 1.805      ;
; -0.075 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.942      ; 1.805      ;
; -0.075 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.942      ; 1.805      ;
; -0.075 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.942      ; 1.805      ;
; -0.075 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.942      ; 1.805      ;
; -0.075 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.942      ; 1.805      ;
; -0.075 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.942      ; 1.805      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.043      ; 0.669      ;
; 0.486  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 0.723      ;
; 0.487  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 0.724      ;
; 0.969  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.206      ;
; 1.058  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.295      ;
; 1.202  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.439      ;
; 1.317  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.554      ;
; 1.344  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.581      ;
; 1.344  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.581      ;
; 1.344  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.581      ;
; 1.344  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.581      ;
; 1.346  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.583      ;
; 1.356  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.593      ;
; 1.447  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.684      ;
; 1.448  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.685      ;
; 1.449  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.686      ;
; 1.457  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.694      ;
; 1.468  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.705      ;
; 1.469  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.706      ;
; 1.482  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.719      ;
; 1.523  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.760      ;
; 1.523  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.760      ;
; 1.523  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.760      ;
; 1.523  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.760      ;
; 1.523  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.760      ;
; 1.531  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.768      ;
; 1.551  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.788      ;
; 1.554  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.791      ;
; 1.591  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.828      ;
; 1.592  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.829      ;
; 1.593  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.830      ;
; 1.626  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.863      ;
; 1.677  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.914      ;
; 1.678  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.915      ;
; 1.679  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.916      ;
; 1.680  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.917      ;
; 1.688  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 1.925      ;
; 1.783  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.020      ;
; 1.783  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.020      ;
; 1.791  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.028      ;
; 1.863  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.100      ;
; 1.863  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.100      ;
; 1.863  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.100      ;
; 1.863  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.100      ;
; 1.871  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.108      ;
; 1.878  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.115      ;
; 1.886  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.123      ;
; 1.890  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.127      ;
; 1.890  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.127      ;
; 1.890  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.127      ;
; 1.890  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.127      ;
; 1.890  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.127      ;
; 1.890  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.051      ; 2.127      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.430 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 3.605      ; 3.593      ;
; -0.383 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 3.605      ; 3.640      ;
; -0.380 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 3.605      ; 3.643      ;
; -0.335 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 3.605      ; 3.688      ;
; 0.079  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 3.605      ; 3.602      ;
; 0.124  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 3.605      ; 3.647      ;
; 0.127  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 3.605      ; 3.650      ;
; 0.189  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 3.605      ; 3.712      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 0.669      ;
; 0.445  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 0.674      ;
; 0.607  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 0.841      ;
; 0.607  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 0.841      ;
; 0.611  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 0.845      ;
; 0.668  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 0.902      ;
; 0.670  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 0.904      ;
; 0.859  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.093      ;
; 1.006  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.240      ;
; 1.007  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.241      ;
; 1.007  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.241      ;
; 1.050  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.284      ;
; 1.051  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.285      ;
; 1.068  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.302      ;
; 1.069  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.303      ;
; 1.073  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.307      ;
; 1.074  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.308      ;
; 1.077  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.311      ;
; 1.090  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.324      ;
; 1.160  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.394      ;
; 1.200  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.434      ;
; 1.214  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.448      ;
; 1.215  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.449      ;
; 1.219  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.453      ;
; 1.228  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.462      ;
; 1.229  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.463      ;
; 1.230  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.464      ;
; 1.276  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.510      ;
; 1.292  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.526      ;
; 1.293  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.527      ;
; 1.315  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.549      ;
; 1.320  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.554      ;
; 1.338  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.572      ;
; 1.343  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.577      ;
; 1.376  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.610      ;
; 1.430  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.664      ;
; 1.436  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.670      ;
; 1.454  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.688      ;
; 1.479  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.713      ;
; 1.525  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.759      ;
; 1.569  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.803      ;
; 1.592  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.826      ;
; 1.748  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 1.982      ;
; 1.894  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 2.128      ;
; 1.972  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.048      ; 2.206      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.405 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.674      ;
; 0.649 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.913      ;
; 0.762 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.026      ;
; 0.852 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.116      ;
; 0.863 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.127      ;
; 1.019 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.283      ;
; 1.092 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.356      ;
; 1.100 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.364      ;
; 1.114 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.378      ;
; 1.115 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.379      ;
; 1.196 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.460      ;
; 1.215 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.479      ;
; 1.231 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.495      ;
; 1.252 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.516      ;
; 1.266 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.530      ;
; 1.271 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.535      ;
; 1.352 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.616      ;
; 1.354 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.618      ;
; 1.380 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.644      ;
; 1.382 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.646      ;
; 1.391 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.655      ;
; 1.420 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.684      ;
; 1.445 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.709      ;
; 1.460 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.724      ;
; 1.469 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.733      ;
; 1.472 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.736      ;
; 1.495 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.759      ;
; 1.531 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.795      ;
; 1.541 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.805      ;
; 1.551 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.815      ;
; 1.630 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.894      ;
; 1.631 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.895      ;
; 1.646 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.910      ;
; 1.657 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.921      ;
; 1.704 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.968      ;
; 1.705 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.969      ;
; 1.755 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 2.019      ;
; 1.785 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 2.049      ;
; 1.786 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 2.050      ;
; 1.874 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 2.138      ;
; 1.875 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 2.139      ;
; 1.901 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 2.165      ;
; 1.902 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 2.166      ;
; 2.096 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 2.360      ;
; 2.177 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 2.441      ;
; 2.266 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 2.530      ;
; 2.293 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 2.557      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock                                                                                                                 ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.405 ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.674      ;
; 0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.717      ;
; 0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.717      ;
; 0.454 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.718      ;
; 0.576 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.840      ;
; 0.576 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 0.841      ;
; 0.577 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.841      ;
; 0.577 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.841      ;
; 0.578 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 0.843      ;
; 0.594 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 0.859      ;
; 0.628 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.350      ;
; 0.633 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.511      ; 1.330      ;
; 0.637 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 0.902      ;
; 0.639 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 0.904      ;
; 0.646 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.096      ; 0.928      ;
; 0.648 ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.912      ;
; 0.649 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.371      ;
; 0.655 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.377      ;
; 0.658 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.380      ;
; 0.660 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.383      ;
; 0.662 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 0.929      ;
; 0.664 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.928      ;
; 0.665 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.929      ;
; 0.674 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.396      ;
; 0.676 ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.940      ;
; 0.680 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.944      ;
; 0.684 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 0.949      ;
; 0.712 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.976      ;
; 0.715 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 0.979      ;
; 0.740 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.004      ;
; 0.747 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.011      ;
; 0.750 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.014      ;
; 0.771 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 1.036      ;
; 0.775 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.497      ;
; 0.778 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.500      ;
; 0.781 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.503      ;
; 0.825 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.089      ;
; 0.826 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.082      ;
; 0.876 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.140      ;
; 0.885 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.149      ;
; 0.886 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.150      ;
; 0.887 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.151      ;
; 0.888 ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.097      ; 1.171      ;
; 0.912 ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.097      ; 1.195      ;
; 0.937 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.122      ; 1.245      ;
; 0.938 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.510      ; 1.634      ;
; 0.941 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.122      ; 1.249      ;
; 0.949 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.510      ; 1.645      ;
; 0.961 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.683      ;
; 0.964 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.686      ;
; 0.966 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.510      ; 1.662      ;
; 0.966 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.688      ;
; 0.967 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.689      ;
; 0.967 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.510      ; 1.663      ;
; 0.969 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.691      ;
; 0.970 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.692      ;
; 0.971 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.693      ;
; 0.972 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.694      ;
; 0.978 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.097      ; 1.261      ;
; 0.979 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.097      ; 1.262      ;
; 0.983 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.097      ; 1.266      ;
; 0.984 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.097      ; 1.267      ;
; 0.984 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.097      ; 1.267      ;
; 0.985 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.097      ; 1.268      ;
; 0.990 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.077      ; 1.253      ;
; 0.991 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.079      ; 1.256      ;
; 0.996 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.077      ; 1.259      ;
; 0.998 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.262      ;
; 0.999 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.510      ; 1.695      ;
; 0.999 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.510      ; 1.695      ;
; 1.007 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.271      ;
; 1.009 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.273      ;
; 1.013 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.277      ;
; 1.013 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.277      ;
; 1.016 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.510      ; 1.712      ;
; 1.019 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.363     ; 0.842      ;
; 1.023 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.287      ;
; 1.024 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.288      ;
; 1.026 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.290      ;
; 1.030 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.536      ; 1.752      ;
; 1.032 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.296      ;
; 1.032 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.288      ;
; 1.035 ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.097      ; 1.318      ;
; 1.039 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.078      ; 1.303      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.201  ; 0.389        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.201  ; 0.389        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.201  ; 0.389        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.201  ; 0.389        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.201  ; 0.389        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.201  ; 0.389        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.201  ; 0.389        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.201  ; 0.389        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.354  ; 0.354        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.389  ; 0.609        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.389  ; 0.609        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.389  ; 0.609        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.389  ; 0.609        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.389  ; 0.609        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.389  ; 0.609        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.389  ; 0.609        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.389  ; 0.609        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
; 0.645  ; 0.645        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.645  ; 0.645        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.645  ; 0.645        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.645  ; 0.645        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.645  ; 0.645        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.645  ; 0.645        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.645  ; 0.645        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.645  ; 0.645        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                                                                                        ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ;
; 0.230  ; 0.418        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.230  ; 0.418        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.230  ; 0.418        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.230  ; 0.418        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.230  ; 0.418        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.230  ; 0.418        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.230  ; 0.418        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.236  ; 0.424        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ;
; 0.237  ; 0.425        ; 0.188          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.278  ; 0.466        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.310  ; 0.530        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.310  ; 0.530        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.310  ; 0.530        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.319  ; 0.507        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|combout                                                                                       ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|dataa                                                                                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|dataa                                                                                         ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|combout                                                                                       ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                      ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                        ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                             ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                   ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                             ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                               ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                        ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                         ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0|datab                                                                                                 ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0|datab                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                                               ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 2.211 ; 2.663 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 2.128 ; 2.566 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                                                  ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.064 ; -1.513 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.482 ; -1.894 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                             ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;        ; 5.301  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.411  ;        ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_state[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.592 ; 10.518 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.445 ; 10.364 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.592 ; 10.518 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.930  ; 9.868  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.293  ; 9.238  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.930  ; 9.868  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.008  ; 8.994  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.067  ; 9.052  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tx_message[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 11.357 ; 11.272 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[7]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.393 ; 10.330 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[8]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.891 ; 10.881 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[9]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 11.000 ; 10.971 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[10]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.871 ; 10.881 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[11]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.961 ; 10.990 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[28]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.350 ; 10.413 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[29]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 11.205 ; 11.199 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[30]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.591 ; 10.592 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[31]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 11.357 ; 11.272 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[32]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.592 ; 10.591 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 7.989  ; 7.902  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 8.062  ; 8.070  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.742  ;        ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;        ; 5.787  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 10.135 ; 10.158 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; ascii_char[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 11.113 ; 11.243 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.742  ; 9.729  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.415  ; 9.388  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.405  ; 9.407  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.064 ; 10.010 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[4]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 11.113 ; 11.243 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[5]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.012 ; 9.961  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[6]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.423  ; 9.402  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; ascii_chars[*]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.872 ; 10.985 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[0]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.742  ; 9.729  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[1]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.475  ; 9.448  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[2]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.415  ; 9.417  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[3]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.962  ; 9.905  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[4]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.741  ; 9.767  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[5]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.012 ; 9.961  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[6]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.433  ; 9.412  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[7]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.877  ; 9.945  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[8]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.235  ; 9.201  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[9]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.198  ; 9.183  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[10] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.518  ; 9.497  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[11] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.912  ; 8.903  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[12] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.548  ; 9.508  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[13] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.628  ; 9.552  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[14] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.314  ; 9.264  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[15] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.694 ; 10.786 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[16] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.989  ; 8.943  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[17] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.347  ; 9.309  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[18] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.733  ; 9.686  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[19] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.343  ; 9.283  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[20] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.895  ; 9.835  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[21] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.565  ; 9.527  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[22] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.709  ; 9.660  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[23] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.876  ; 9.848  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[24] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.064  ; 9.057  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[25] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.095  ; 9.055  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[26] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.372  ; 9.372  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[27] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.957  ; 8.917  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[28] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.777  ; 9.734  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[29] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.849  ; 9.824  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[30] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.583  ; 9.573  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[31] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.829  ; 9.835  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[32] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.757  ; 9.718  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[33] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.877  ; 9.982  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[34] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.491  ; 9.510  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[35] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.798 ; 10.908 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[37] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.872 ; 10.985 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[38] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.491 ; 10.612 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[41] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.489 ; 10.586 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; buffer_empty     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.638 ; 10.507 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.651  ;        ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; i_cnt[*]         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.561  ; 9.510  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[0]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.965  ; 8.923  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[1]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.088  ; 9.095  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[2]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.979  ; 8.938  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[3]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.561  ; 9.510  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; state            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.206  ; 9.149  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.797  ; 9.865  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.696  ; 9.753  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.797  ; 9.865  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.273  ; 9.317  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.526  ; 9.552  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.007  ; 9.025  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.226  ; 9.273  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.855  ; 8.891  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr_empty        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.869  ; 8.906  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tlc_state_change ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.845  ; 9.677  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tsr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 11.011 ; 11.076 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 11.011 ; 11.076 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.005  ; 9.006  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.187 ; 10.246 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.385  ; 9.394  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.197  ; 9.173  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.942  ; 8.986  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.257  ; 9.281  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[7]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.899  ; 8.947  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[8]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.617 ; 10.588 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx               ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 12.683 ; 12.617 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;        ; 5.663  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                     ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;        ; 5.114  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.222  ;        ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_state[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.041 ; 9.963  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.041 ; 9.963  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.185 ; 10.112 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.663  ; 8.648  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.938  ; 8.884  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.549  ; 9.488  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.663  ; 8.648  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.720  ; 8.704  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tx_message[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.860  ; 9.809  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[7]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.994  ; 9.932  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[8]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.312 ; 10.339 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[9]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.456 ; 10.324 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[10]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.329 ; 10.302 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[11]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.314 ; 10.446 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[28]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.952  ; 10.014 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[29]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.070 ; 10.031 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[30]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.024 ; 10.057 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[31]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.860  ; 9.809  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[32]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.057 ; 10.024 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 7.057  ; 6.985  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 7.641  ; 7.614  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.537  ;        ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;        ; 5.579  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 8.895  ; 8.938  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; ascii_char[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.025  ; 9.009  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.349  ; 9.336  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.036  ; 9.009  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.025  ; 9.026  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.658  ; 9.606  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[4]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.721 ; 10.848 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[5]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.609  ; 9.559  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[6]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.043  ; 9.021  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; ascii_chars[*]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.553  ; 8.543  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[0]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.349  ; 9.336  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[1]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.096  ; 9.069  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[2]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.035  ; 9.036  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[3]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.556  ; 9.501  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[4]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.349  ; 9.372  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[5]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.609  ; 9.559  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[6]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.053  ; 9.031  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[7]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.529  ; 9.598  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[8]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.864  ; 8.829  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[9]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.827  ; 8.812  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[10] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.135  ; 9.114  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[11] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.553  ; 8.543  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[12] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.163  ; 9.124  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[13] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.239  ; 9.165  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[14] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.941  ; 8.891  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[15] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.313 ; 10.404 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[16] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.629  ; 8.583  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[17] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.973  ; 8.935  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[18] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.342  ; 9.296  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[19] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.968  ; 8.909  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[20] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.495  ; 9.437  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[21] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.179  ; 9.143  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[22] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.318  ; 9.271  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[23] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.481  ; 9.452  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[24] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.698  ; 8.690  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[25] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.724  ; 8.684  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[26] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.994  ; 8.993  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[27] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.596  ; 8.557  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[28] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.386  ; 9.344  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[29] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.451  ; 9.426  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[30] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.193  ; 9.182  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[31] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.433  ; 9.438  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[32] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.365  ; 9.326  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[33] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.480  ; 9.579  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[34] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.104  ; 9.121  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[35] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.363 ; 10.467 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[37] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.435 ; 10.543 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[38] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.069 ; 10.184 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[41] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.067 ; 10.159 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; buffer_empty     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.387  ; 9.201  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.434  ;        ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; i_cnt[*]         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.604  ; 8.562  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[0]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.604  ; 8.562  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[1]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.722  ; 8.728  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[2]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.619  ; 8.579  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[3]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.175  ; 9.125  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; state            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.836  ; 8.780  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.496  ; 8.532  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.300  ; 9.356  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.401  ; 9.468  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.899  ; 8.942  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.140  ; 9.166  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.643  ; 8.663  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.853  ; 8.898  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.496  ; 8.532  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr_empty        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.506  ; 8.543  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tlc_state_change ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.273  ; 9.227  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tsr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.539  ; 8.586  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.567 ; 10.631 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.641  ; 8.642  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.774  ; 9.833  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.005  ; 9.015  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.824  ; 8.803  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.580  ; 8.624  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.883  ; 8.907  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[7]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.539  ; 8.586  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[8]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.242 ; 10.212 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx               ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 12.174 ; 12.113 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;        ; 5.433  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Propagation Delay                                                    ;
+----------------+-----------------+--------+--------+--------+--------+
; Input Port     ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+----------------+-----------------+--------+--------+--------+--------+
; baud_target[0] ; clk_baud_eighth ; 11.716 ; 11.739 ; 12.241 ; 12.264 ;
; baud_target[1] ; clk_baud_eighth ; 11.997 ; 12.020 ; 12.514 ; 12.537 ;
; baud_target[2] ; clk_baud_eighth ; 10.344 ; 10.416 ; 10.908 ; 10.851 ;
+----------------+-----------------+--------+--------+--------+--------+


+----------------------------------------------------------------------+
; Minimum Propagation Delay                                            ;
+----------------+-----------------+--------+--------+--------+--------+
; Input Port     ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+----------------+-----------------+--------+--------+--------+--------+
; baud_target[0] ; clk_baud_eighth ; 10.846 ; 10.802 ; 11.344 ; 11.300 ;
; baud_target[1] ; clk_baud_eighth ; 10.741 ; 10.687 ; 11.189 ; 11.179 ;
; baud_target[2] ; clk_baud_eighth ; 9.960  ; 10.016 ; 10.502 ; 10.444 ;
+----------------+-----------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                             ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                     ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 330.03 MHz ; 330.03 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;                                                               ;
; 364.43 MHz ; 364.43 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;                                                               ;
; 393.39 MHz ; 393.39 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;                                                               ;
; 449.84 MHz ; 437.64 MHz      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; limit due to minimum period restriction (tmin)                ;
; 472.14 MHz ; 250.0 MHz       ; clk                                                                                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -2.091 ; -87.785       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -2.030 ; -16.291       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.542 ; -9.933        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -1.223 ; -5.991        ;
; clk                                                                                                                            ; -1.118 ; -8.846        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -1.045 ; -3.488        ;
; clk                                                                                                                            ; -0.621 ; -4.961        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -0.477 ; -1.724        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.356  ; 0.000         ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 0.356  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                            ; -3.000 ; -13.280       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.285 ; -75.815       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -1.285 ; -14.135       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.285 ; -10.280       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -1.285 ; -10.280       ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                             ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.091 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 2.158      ;
; -2.091 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 2.158      ;
; -2.083 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 2.150      ;
; -2.083 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 2.150      ;
; -1.987 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 2.054      ;
; -1.987 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 2.054      ;
; -1.965 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 2.032      ;
; -1.965 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 2.032      ;
; -1.944 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 2.011      ;
; -1.944 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 2.011      ;
; -1.795 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 1.862      ;
; -1.795 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.432     ; 1.862      ;
; -1.744 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.672      ;
; -1.744 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.672      ;
; -1.744 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.672      ;
; -1.744 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.672      ;
; -1.744 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.672      ;
; -1.744 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.672      ;
; -1.744 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.672      ;
; -1.744 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.672      ;
; -1.744 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.672      ;
; -1.744 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.672      ;
; -1.743 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.671      ;
; -1.743 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.671      ;
; -1.673 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.603      ;
; -1.673 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.603      ;
; -1.673 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.603      ;
; -1.673 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.603      ;
; -1.673 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.603      ;
; -1.673 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.603      ;
; -1.673 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.603      ;
; -1.653 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.581      ;
; -1.653 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.581      ;
; -1.653 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.581      ;
; -1.653 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.581      ;
; -1.653 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.581      ;
; -1.653 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.581      ;
; -1.653 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.581      ;
; -1.653 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.581      ;
; -1.653 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.581      ;
; -1.653 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.581      ;
; -1.645 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.575      ;
; -1.645 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.575      ;
; -1.645 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.575      ;
; -1.645 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.575      ;
; -1.645 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.575      ;
; -1.645 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.575      ;
; -1.645 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.069     ; 2.575      ;
; -1.625 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.553      ;
; -1.625 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.553      ;
; -1.625 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.553      ;
; -1.625 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.553      ;
; -1.625 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.553      ;
; -1.625 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.553      ;
; -1.625 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.553      ;
; -1.625 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.553      ;
; -1.625 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.553      ;
; -1.625 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.553      ;
; -1.615 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.544      ;
; -1.615 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.544      ;
; -1.615 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.544      ;
; -1.615 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.544      ;
; -1.615 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.544      ;
; -1.615 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.544      ;
; -1.611 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.540      ;
; -1.611 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.540      ;
; -1.611 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.540      ;
; -1.611 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.540      ;
; -1.611 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.540      ;
; -1.611 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.540      ;
; -1.601 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.530      ;
; -1.573 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.502      ;
; -1.565 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.493      ;
; -1.565 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.493      ;
; -1.565 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.493      ;
; -1.565 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.493      ;
; -1.565 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.493      ;
; -1.565 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.493      ;
; -1.565 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.493      ;
; -1.565 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.493      ;
; -1.565 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.493      ;
; -1.565 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.071     ; 2.493      ;
; -1.555 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.434     ; 1.620      ;
; -1.522 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.312      ; 2.833      ;
; -1.522 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.312      ; 2.833      ;
; -1.522 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.312      ; 2.833      ;
; -1.522 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.312      ; 2.833      ;
; -1.522 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.312      ; 2.833      ;
; -1.522 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.312      ; 2.833      ;
; -1.522 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.312      ; 2.833      ;
; -1.521 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.312      ; 2.832      ;
; -1.521 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.312      ; 2.832      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.030 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.116     ; 2.933      ;
; -1.955 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.116     ; 2.858      ;
; -1.836 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.556      ;
; -1.836 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.556      ;
; -1.836 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.556      ;
; -1.804 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.116     ; 2.707      ;
; -1.789 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.126      ; 2.934      ;
; -1.761 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.481      ;
; -1.761 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.481      ;
; -1.761 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.481      ;
; -1.756 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.732      ;
; -1.756 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.732      ;
; -1.756 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.732      ;
; -1.752 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.732      ;
; -1.751 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.116     ; 2.654      ;
; -1.681 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.657      ;
; -1.681 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.657      ;
; -1.681 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.657      ;
; -1.677 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.657      ;
; -1.658 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.126      ; 2.803      ;
; -1.604 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.324      ;
; -1.604 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.324      ;
; -1.604 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.324      ;
; -1.574 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 2.548      ;
; -1.574 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 2.548      ;
; -1.568 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.548      ;
; -1.557 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.277      ;
; -1.557 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.277      ;
; -1.557 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.299     ; 2.277      ;
; -1.524 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.500      ;
; -1.524 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.500      ;
; -1.524 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.500      ;
; -1.523 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.718      ;
; -1.523 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.718      ;
; -1.523 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.718      ;
; -1.523 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.718      ;
; -1.520 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.500      ;
; -1.477 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.453      ;
; -1.477 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.453      ;
; -1.477 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 2.453      ;
; -1.473 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.453      ;
; -1.452 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 2.426      ;
; -1.452 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 2.426      ;
; -1.446 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.426      ;
; -1.407 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.602      ;
; -1.407 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.602      ;
; -1.407 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.602      ;
; -1.407 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.602      ;
; -1.393 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.126      ; 2.538      ;
; -1.187 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 2.161      ;
; -1.187 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 2.161      ;
; -1.181 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 2.161      ;
; -1.142 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.337      ;
; -1.142 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.337      ;
; -1.142 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.337      ;
; -1.142 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.176      ; 2.337      ;
; -0.587 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.563      ;
; -0.575 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.551      ;
; -0.571 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 1.551      ;
; -0.448 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.424      ;
; -0.436 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.043     ; 1.412      ;
; -0.432 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 1.412      ;
; -0.154 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.184      ; 2.060      ;
; 0.037  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.998      ; 1.683      ;
; 0.037  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.998      ; 1.683      ;
; 0.037  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.998      ; 1.683      ;
; 0.094  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.231      ; 1.859      ;
; 0.094  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.231      ; 1.859      ;
; 0.094  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.231      ; 1.859      ;
; 0.094  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.231      ; 1.859      ;
; 0.435  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.184      ; 1.971      ;
; 0.588  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.998      ; 1.632      ;
; 0.591  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.998      ; 1.629      ;
; 0.592  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.998      ; 1.628      ;
; 0.655  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.028      ; 2.095      ;
; 0.696  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.231      ; 1.757      ;
; 0.726  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.231      ; 1.727      ;
; 0.734  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.231      ; 1.719      ;
; 0.734  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.231      ; 1.719      ;
; 0.737  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.028      ; 2.013      ;
; 0.750  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 2.028      ; 2.000      ;
; 1.116  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.028      ; 2.134      ;
; 1.199  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.028      ; 2.051      ;
; 1.252  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 2.028      ; 1.998      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.542 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.471      ;
; -1.542 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.471      ;
; -1.534 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.463      ;
; -1.534 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.463      ;
; -1.533 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.462      ;
; -1.499 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.428      ;
; -1.494 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.423      ;
; -1.462 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.391      ;
; -1.462 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.391      ;
; -1.461 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.390      ;
; -1.461 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.390      ;
; -1.427 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.356      ;
; -1.427 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.356      ;
; -1.382 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.311      ;
; -1.360 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.289      ;
; -1.356 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.285      ;
; -1.318 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.247      ;
; -1.310 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.239      ;
; -1.302 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.231      ;
; -1.301 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.230      ;
; -1.284 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.213      ;
; -1.284 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.213      ;
; -1.267 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.196      ;
; -1.124 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.053      ;
; -1.092 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.021      ;
; -1.081 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.010      ;
; -1.073 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 2.002      ;
; -1.069 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.998      ;
; -1.012 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.941      ;
; -1.011 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.940      ;
; -0.981 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.910      ;
; -0.977 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.906      ;
; -0.955 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.884      ;
; -0.938 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.867      ;
; -0.890 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.819      ;
; -0.871 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.800      ;
; -0.863 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.792      ;
; -0.847 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.776      ;
; -0.847 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.776      ;
; -0.839 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.768      ;
; -0.834 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.763      ;
; -0.795 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.724      ;
; -0.792 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.721      ;
; -0.789 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.718      ;
; -0.760 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.689      ;
; -0.745 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.674      ;
; -0.698 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.627      ;
; -0.688 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.617      ;
; -0.685 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.614      ;
; -0.651 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.580      ;
; -0.608 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.537      ;
; -0.459 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.388      ;
; -0.365 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 1.294      ;
; 0.246  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.070     ; 0.683      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.223 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 2.197      ;
; -1.132 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 2.106      ;
; -0.999 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.973      ;
; -0.993 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.967      ;
; -0.964 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.938      ;
; -0.908 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.882      ;
; -0.902 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.876      ;
; -0.850 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.824      ;
; -0.843 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.817      ;
; -0.781 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.755      ;
; -0.754 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.728      ;
; -0.752 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.726      ;
; -0.740 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.714      ;
; -0.734 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.708      ;
; -0.663 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.637      ;
; -0.661 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.635      ;
; -0.635 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.609      ;
; -0.635 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.609      ;
; -0.626 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.600      ;
; -0.620 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.594      ;
; -0.619 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.593      ;
; -0.613 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.587      ;
; -0.557 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.531      ;
; -0.551 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.525      ;
; -0.544 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.518      ;
; -0.544 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.518      ;
; -0.520 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.494      ;
; -0.495 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.469      ;
; -0.493 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.467      ;
; -0.381 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.355      ;
; -0.379 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.353      ;
; -0.376 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.350      ;
; -0.376 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.350      ;
; -0.374 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.348      ;
; -0.372 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.346      ;
; -0.312 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.286      ;
; -0.310 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.284      ;
; -0.140 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 1.114      ;
; 0.076  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 0.898      ;
; 0.078  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 0.896      ;
; 0.095  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 0.879      ;
; 0.099  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 0.875      ;
; 0.100  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.045     ; 0.874      ;
; 0.297  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.039     ; 0.683      ;
; 0.324  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 3.180      ; 3.588      ;
; 0.374  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 3.180      ; 3.538      ;
; 0.377  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 3.180      ; 3.535      ;
; 0.416  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 3.180      ; 3.496      ;
; 0.909  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 3.180      ; 3.503      ;
; 0.986  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 3.180      ; 3.426      ;
; 0.990  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 3.180      ; 3.422      ;
; 1.035  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 3.180      ; 3.377      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.118 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.091      ;
; -1.105 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.078      ;
; -1.105 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.078      ;
; -1.105 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.078      ;
; -1.105 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.078      ;
; -1.105 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.078      ;
; -1.105 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.078      ;
; -1.098 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 2.078      ;
; -1.095 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.068      ;
; -1.095 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.068      ;
; -1.095 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.068      ;
; -1.095 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.068      ;
; -1.095 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.068      ;
; -1.095 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.068      ;
; -1.095 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.068      ;
; -1.078 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.051      ;
; -1.078 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.051      ;
; -1.078 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.051      ;
; -1.078 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.051      ;
; -1.078 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.051      ;
; -1.078 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.051      ;
; -1.075 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.048      ;
; -1.071 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 2.051      ;
; -1.058 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 2.031      ;
; -1.019 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.992      ;
; -1.019 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.992      ;
; -1.019 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.992      ;
; -1.019 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.992      ;
; -1.019 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.992      ;
; -1.019 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.992      ;
; -1.019 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.992      ;
; -0.999 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.972      ;
; -0.995 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.968      ;
; -0.981 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.954      ;
; -0.944 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.917      ;
; -0.942 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.915      ;
; -0.935 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.908      ;
; -0.935 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.908      ;
; -0.935 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.908      ;
; -0.915 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.888      ;
; -0.784 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.757      ;
; -0.784 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.757      ;
; -0.784 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.757      ;
; -0.784 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.757      ;
; -0.784 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.757      ;
; -0.784 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.757      ;
; -0.777 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.757      ;
; -0.764 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.737      ;
; -0.613 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.586      ;
; -0.600 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.573      ;
; -0.600 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.573      ;
; -0.600 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.573      ;
; -0.600 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.573      ;
; -0.600 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.573      ;
; -0.600 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.046     ; 1.573      ;
; -0.593 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.039     ; 1.573      ;
; -0.029 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.739      ; 2.480      ;
; -0.015 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.739      ; 2.466      ;
; -0.002 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.739      ; 2.453      ;
; 0.022  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.739      ; 2.429      ;
; 0.024  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.739      ; 2.427      ;
; 0.101  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.739      ; 2.350      ;
; 0.208  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.739      ; 2.243      ;
; 0.245  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 1.739      ; 2.206      ;
; 0.374  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.739      ; 2.577      ;
; 0.418  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.739      ; 2.533      ;
; 0.420  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.739      ; 2.531      ;
; 0.434  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.739      ; 2.517      ;
; 0.447  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.739      ; 2.504      ;
; 0.494  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.739      ; 2.457      ;
; 0.675  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.739      ; 2.276      ;
; 0.678  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 1.739      ; 2.273      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.045 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.132      ; 1.481      ;
; -1.003 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.132      ; 1.523      ;
; -1.003 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 2.132      ; 1.523      ;
; -0.450 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.132      ; 1.576      ;
; -0.448 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.132      ; 1.578      ;
; -0.448 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 2.132      ; 1.578      ;
; -0.134 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.300      ; 1.560      ;
; -0.134 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.300      ; 1.560      ;
; -0.133 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.300      ; 1.561      ;
; -0.036 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.300      ; 1.658      ;
; 0.063  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.251      ; 1.708      ;
; 0.078  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.058      ; 1.530      ;
; 0.078  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.058      ; 1.530      ;
; 0.078  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.058      ; 1.530      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 0.597      ;
; 0.420  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.300      ; 1.614      ;
; 0.430  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.300      ; 1.624      ;
; 0.431  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.300      ; 1.625      ;
; 0.450  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.300      ; 1.644      ;
; 0.545  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.251      ; 1.690      ;
; 0.609  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.058      ; 1.561      ;
; 0.609  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.058      ; 1.561      ;
; 0.616  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.058      ; 1.568      ;
; 0.842  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 1.312      ;
; 0.979  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.193      ;
; 0.980  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.194      ;
; 1.014  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.228      ;
; 1.032  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.246      ;
; 1.035  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.245      ;
; 1.075  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.289      ;
; 1.143  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.353      ;
; 1.143  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 1.613      ;
; 1.179  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.393      ;
; 1.206  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.422      ;
; 1.221  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.435      ;
; 1.254  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 1.724      ;
; 1.325  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.535      ;
; 1.329  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.545      ;
; 1.361  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 1.831      ;
; 1.361  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 1.831      ;
; 1.362  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 1.832      ;
; 1.399  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.615      ;
; 1.410  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.620      ;
; 1.456  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.670      ;
; 1.456  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.670      ;
; 1.457  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 1.671      ;
; 1.459  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 1.929      ;
; 1.460  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 1.930      ;
; 1.464  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 1.674      ;
; 1.475  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 1.945      ;
; 1.586  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 2.056      ;
; 1.586  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 2.056      ;
; 1.587  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.299      ; 2.057      ;
; 1.837  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 2.053      ;
; 1.837  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 2.053      ;
; 1.843  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.253      ; 2.267      ;
; 1.983  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 2.197      ;
; 1.983  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 2.197      ;
; 2.074  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.069      ;
; 2.074  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.069      ;
; 2.074  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.069      ;
; 2.092  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.020      ; 2.283      ;
; 2.102  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.253      ; 2.526      ;
; 2.151  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 2.365      ;
; 2.151  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 2.365      ;
; 2.151  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 2.365      ;
; 2.215  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.253      ; 2.639      ;
; 2.232  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 2.448      ;
; 2.238  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.020      ; 2.429      ;
; 2.242  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.237      ;
; 2.242  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.237      ;
; 2.242  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.237      ;
; 2.268  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.043      ; 2.482      ;
; 2.359  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.354      ;
; 2.359  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.354      ;
; 2.359  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.354      ;
; 2.366  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.361      ;
; 2.366  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.361      ;
; 2.366  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.176     ; 2.361      ;
; 2.377  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.020      ; 2.568      ;
; 2.384  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.020      ; 2.575      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.621 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.800      ; 1.583      ;
; -0.620 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.800      ; 1.584      ;
; -0.620 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.800      ; 1.584      ;
; -0.620 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.800      ; 1.584      ;
; -0.620 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.800      ; 1.584      ;
; -0.620 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.800      ; 1.584      ;
; -0.620 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.800      ; 1.584      ;
; -0.620 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 1.800      ; 1.584      ;
; -0.102 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.800      ; 1.602      ;
; -0.061 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.800      ; 1.643      ;
; -0.061 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.800      ; 1.643      ;
; -0.061 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.800      ; 1.643      ;
; -0.061 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.800      ; 1.643      ;
; -0.061 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.800      ; 1.643      ;
; -0.061 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.800      ; 1.643      ;
; -0.061 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 1.800      ; 1.643      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.039      ; 0.597      ;
; 0.439  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 0.656      ;
; 0.440  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 0.657      ;
; 0.894  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.111      ;
; 0.983  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.200      ;
; 1.107  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.324      ;
; 1.195  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.412      ;
; 1.222  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.439      ;
; 1.236  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.453      ;
; 1.236  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.453      ;
; 1.236  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.453      ;
; 1.236  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.453      ;
; 1.257  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.474      ;
; 1.315  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.532      ;
; 1.327  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.544      ;
; 1.329  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.546      ;
; 1.331  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.548      ;
; 1.331  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.548      ;
; 1.348  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.565      ;
; 1.369  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.586      ;
; 1.394  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.611      ;
; 1.395  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.612      ;
; 1.395  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.612      ;
; 1.395  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.612      ;
; 1.395  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.612      ;
; 1.395  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.612      ;
; 1.399  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.616      ;
; 1.439  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.656      ;
; 1.480  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.697      ;
; 1.480  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.697      ;
; 1.482  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.699      ;
; 1.498  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.715      ;
; 1.536  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.753      ;
; 1.537  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.754      ;
; 1.537  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.754      ;
; 1.537  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.754      ;
; 1.537  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.754      ;
; 1.624  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.841      ;
; 1.625  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.842      ;
; 1.625  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.842      ;
; 1.699  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.916      ;
; 1.707  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.924      ;
; 1.708  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.925      ;
; 1.708  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.925      ;
; 1.708  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.925      ;
; 1.720  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.937      ;
; 1.721  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.938      ;
; 1.740  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.957      ;
; 1.740  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.957      ;
; 1.740  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.957      ;
; 1.740  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.957      ;
; 1.740  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.957      ;
; 1.740  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.046      ; 1.957      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.477 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 3.330      ; 3.237      ;
; -0.435 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 3.330      ; 3.279      ;
; -0.431 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 3.330      ; 3.283      ;
; -0.381 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 3.330      ; 3.333      ;
; 0.130  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 3.330      ; 3.344      ;
; 0.168  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 3.330      ; 3.382      ;
; 0.171  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 3.330      ; 3.385      ;
; 0.233  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 3.330      ; 3.447      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 0.597      ;
; 0.398  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.039      ; 0.608      ;
; 0.547  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 0.763      ;
; 0.548  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 0.764      ;
; 0.551  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 0.767      ;
; 0.611  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 0.827      ;
; 0.612  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 0.828      ;
; 0.794  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.010      ;
; 0.912  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.128      ;
; 0.913  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.129      ;
; 0.914  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.130      ;
; 0.952  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.168      ;
; 0.953  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.169      ;
; 0.974  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.190      ;
; 0.975  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.191      ;
; 0.977  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.193      ;
; 0.978  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.194      ;
; 0.987  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.203      ;
; 0.995  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.211      ;
; 1.047  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.263      ;
; 1.091  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.307      ;
; 1.107  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.323      ;
; 1.108  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.324      ;
; 1.110  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.326      ;
; 1.124  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.340      ;
; 1.125  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.341      ;
; 1.127  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.343      ;
; 1.158  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.374      ;
; 1.176  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.392      ;
; 1.177  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.393      ;
; 1.193  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.409      ;
; 1.198  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.414      ;
; 1.215  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.431      ;
; 1.220  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.436      ;
; 1.255  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.471      ;
; 1.293  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.509      ;
; 1.299  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.515      ;
; 1.324  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.540      ;
; 1.344  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.560      ;
; 1.394  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.610      ;
; 1.434  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.650      ;
; 1.456  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.672      ;
; 1.606  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.822      ;
; 1.736  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 1.952      ;
; 1.805  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.045      ; 2.021      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.356 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.608      ;
; 0.598 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.839      ;
; 0.691 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.932      ;
; 0.788 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.029      ;
; 0.797 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.038      ;
; 0.949 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.190      ;
; 0.993 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.234      ;
; 1.003 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.244      ;
; 1.005 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.246      ;
; 1.016 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.257      ;
; 1.090 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.331      ;
; 1.102 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.343      ;
; 1.115 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.356      ;
; 1.131 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.372      ;
; 1.145 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.386      ;
; 1.161 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.402      ;
; 1.215 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.456      ;
; 1.216 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.457      ;
; 1.255 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.496      ;
; 1.258 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.499      ;
; 1.261 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.502      ;
; 1.307 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.548      ;
; 1.330 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.571      ;
; 1.334 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.575      ;
; 1.335 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.576      ;
; 1.354 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.595      ;
; 1.358 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.599      ;
; 1.395 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.636      ;
; 1.407 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.648      ;
; 1.419 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.660      ;
; 1.473 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.714      ;
; 1.486 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.727      ;
; 1.501 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.742      ;
; 1.510 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.751      ;
; 1.562 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.803      ;
; 1.562 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.803      ;
; 1.586 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.827      ;
; 1.634 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.875      ;
; 1.634 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.875      ;
; 1.713 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.954      ;
; 1.713 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.954      ;
; 1.737 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.978      ;
; 1.737 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.978      ;
; 1.926 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 2.167      ;
; 1.998 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 2.239      ;
; 2.077 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 2.318      ;
; 2.101 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 2.342      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock                                                                                                                 ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.356 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 0.597      ;
; 0.368 ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 0.608      ;
; 0.410 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.651      ;
; 0.418 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.659      ;
; 0.528 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.769      ;
; 0.528 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.071      ; 0.770      ;
; 0.529 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.770      ;
; 0.529 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.770      ;
; 0.529 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.071      ; 0.771      ;
; 0.554 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.071      ; 0.796      ;
; 0.567 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.468      ; 1.206      ;
; 0.573 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.236      ;
; 0.575 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.238      ;
; 0.576 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.239      ;
; 0.579 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.242      ;
; 0.579 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.242      ;
; 0.588 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.829      ;
; 0.591 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.085      ; 0.848      ;
; 0.593 ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 0.833      ;
; 0.601 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.264      ;
; 0.603 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.071      ; 0.845      ;
; 0.605 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.848      ;
; 0.608 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.849      ;
; 0.608 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.849      ;
; 0.608 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.849      ;
; 0.618 ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 0.858      ;
; 0.622 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 0.862      ;
; 0.636 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.877      ;
; 0.645 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 0.885      ;
; 0.655 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.896      ;
; 0.676 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.917      ;
; 0.683 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.346      ;
; 0.686 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.927      ;
; 0.686 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.349      ;
; 0.689 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.352      ;
; 0.696 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 0.937      ;
; 0.719 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.071      ; 0.961      ;
; 0.745 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.062      ; 0.978      ;
; 0.765 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.006      ;
; 0.776 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 1.016      ;
; 0.812 ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.088      ; 1.071      ;
; 0.817 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.058      ;
; 0.818 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.059      ;
; 0.819 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.060      ;
; 0.836 ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.088      ; 1.095      ;
; 0.839 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.467      ; 1.477      ;
; 0.850 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.467      ; 1.488      ;
; 0.857 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.467      ; 1.495      ;
; 0.858 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.467      ; 1.496      ;
; 0.860 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.523      ;
; 0.861 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.524      ;
; 0.861 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.110      ; 1.142      ;
; 0.863 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.526      ;
; 0.864 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.527      ;
; 0.866 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.529      ;
; 0.867 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.530      ;
; 0.867 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.530      ;
; 0.874 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.110      ; 1.155      ;
; 0.877 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.540      ;
; 0.881 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.467      ; 1.519      ;
; 0.881 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.467      ; 1.519      ;
; 0.892 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.133      ;
; 0.900 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.467      ; 1.538      ;
; 0.906 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.147      ;
; 0.907 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.492      ; 1.570      ;
; 0.909 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.088      ; 1.168      ;
; 0.909 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.088      ; 1.168      ;
; 0.911 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.152      ;
; 0.912 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.153      ;
; 0.914 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.088      ; 1.173      ;
; 0.915 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.088      ; 1.174      ;
; 0.915 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.088      ; 1.174      ;
; 0.916 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.088      ; 1.175      ;
; 0.919 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 1.159      ;
; 0.920 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 1.160      ;
; 0.925 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.166      ;
; 0.925 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.166      ;
; 0.926 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 1.166      ;
; 0.928 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.169      ;
; 0.928 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.467      ; 1.566      ;
; 0.933 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.069      ; 1.173      ;
; 0.933 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.467      ; 1.571      ;
; 0.934 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.070      ; 1.175      ;
; 0.936 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.336     ; 0.771      ;
; 0.941 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.467      ; 1.579      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.197  ; 0.383        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.197  ; 0.383        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.197  ; 0.383        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.197  ; 0.383        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.197  ; 0.383        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.197  ; 0.383        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.197  ; 0.383        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.197  ; 0.383        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.398  ; 0.616        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.616        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.616        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.616        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.616        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.616        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.616        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.398  ; 0.616        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                        ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.253  ; 0.471        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.241  ; 0.459        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.319  ; 0.505        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.353  ; 0.539        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|combout                                                                                       ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|dataa                                                                                         ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.521  ; 0.521        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|dataa                                                                                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|combout                                                                                       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.129  ; 0.347        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.129  ; 0.347        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.129  ; 0.347        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.129  ; 0.347        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.129  ; 0.347        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.129  ; 0.347        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.129  ; 0.347        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.129  ; 0.347        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                             ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                               ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                        ;
; 0.461  ; 0.647        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.461  ; 0.647        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.461  ; 0.647        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.461  ; 0.647        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.461  ; 0.647        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.461  ; 0.647        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.461  ; 0.647        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.461  ; 0.647        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                   ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                        ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                      ;
; 0.602  ; 0.602        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                             ;
; 0.602  ; 0.602        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                               ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                         ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.393        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.393        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.393        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.393        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.393        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.393        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.393        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.175  ; 0.393        ; 0.218          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.415  ; 0.601        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.415  ; 0.601        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.415  ; 0.601        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.415  ; 0.601        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.415  ; 0.601        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.415  ; 0.601        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.415  ; 0.601        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.415  ; 0.601        ; 0.186          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0|datab                                                                                                 ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0|datab                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                                               ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.988 ; 2.251 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 1.912 ; 2.128 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                                                  ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.940 ; -1.197 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.326 ; -1.521 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                             ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;        ; 4.734  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.887  ;        ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_state[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.616  ; 9.484  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.506  ; 9.323  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.616  ; 9.484  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.020  ; 8.889  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.426  ; 8.317  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.020  ; 8.889  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.157  ; 8.093  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.211  ; 8.148  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tx_message[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.358 ; 10.181 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[7]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.428  ; 9.318  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[8]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.809  ; 9.902  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[9]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.994  ; 9.887  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[10]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.892  ; 9.799  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[11]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.877  ; 9.984  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[28]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.338  ; 9.448  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[29]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.104 ; 10.181 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[30]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.540  ; 9.626  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[31]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.358 ; 10.142 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[32]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.626  ; 9.540  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 7.273  ; 7.112  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 7.366  ; 7.276  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.215  ;        ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;        ; 5.152  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 9.232  ; 9.185  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; ascii_char[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.062 ; 10.058 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.869  ; 8.772  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.538  ; 8.470  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.555  ; 8.476  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.163  ; 9.027  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[4]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.062 ; 10.058 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[5]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.105  ; 8.972  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[6]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.571  ; 8.474  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; ascii_chars[*]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.925  ; 9.887  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[0]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.869  ; 8.772  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[1]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.598  ; 8.530  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[2]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.565  ; 8.486  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[3]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.047  ; 8.934  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[4]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.859  ; 8.797  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[5]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.105  ; 8.972  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[6]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.581  ; 8.484  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[7]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.893  ; 8.896  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[8]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.390  ; 8.305  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[9]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.353  ; 8.291  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[10] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.652  ; 8.571  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[11] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.088  ; 8.036  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[12] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.695  ; 8.567  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[13] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.762  ; 8.612  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[14] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.474  ; 8.355  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[15] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.653  ; 9.659  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[16] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.166  ; 8.066  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[17] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.500  ; 8.393  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[18] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.856  ; 8.745  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[19] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.502  ; 8.371  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[20] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.012  ; 8.869  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[21] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.708  ; 8.580  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[22] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.832  ; 8.718  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[23] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.974  ; 8.894  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[24] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.231  ; 8.157  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[25] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.233  ; 8.172  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[26] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.523  ; 8.438  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[27] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.139  ; 8.036  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[28] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.878  ; 8.792  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[29] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.954  ; 8.864  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[30] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.701  ; 8.623  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[31] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.943  ; 8.870  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[32] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.874  ; 8.768  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[33] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.997  ; 8.989  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[34] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.610  ; 8.581  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[35] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.851  ; 9.814  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[37] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.925  ; 9.887  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[38] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.568  ; 9.546  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[41] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.574  ; 9.526  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; buffer_empty     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.663  ; 9.482  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.135  ;        ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; i_cnt[*]         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.699  ; 8.572  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[0]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.142  ; 8.039  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[1]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.254  ; 8.192  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[2]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.161  ; 8.063  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[3]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.699  ; 8.572  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; state            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.376  ; 8.244  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.827  ; 8.989  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.741  ; 8.859  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.827  ; 8.989  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.360  ; 8.467  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.572  ; 8.690  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.115  ; 8.207  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.316  ; 8.423  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.980  ; 8.076  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr_empty        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.000  ; 8.063  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tlc_state_change ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.954  ; 8.729  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tsr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.928  ; 10.113 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.928  ; 10.113 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.115  ; 8.184  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.178  ; 9.336  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.454  ; 8.549  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.288  ; 8.340  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.062  ; 8.164  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.334  ; 8.438  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[7]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.024  ; 8.130  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[8]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.507  ; 9.561  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx               ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 11.426 ; 11.561 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;        ; 5.041  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                     ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;        ; 4.549  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.698  ;        ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_state[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.124  ; 8.947  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.124  ; 8.947  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.229  ; 9.101  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 7.830  ; 7.767  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.090  ; 7.984  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.660  ; 8.533  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 7.830  ; 7.767  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 7.883  ; 7.821  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tx_message[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.889  ; 8.869  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[7]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.049  ; 8.942  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[8]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.271  ; 9.394  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[9]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.457  ; 9.315  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[10]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.384  ; 9.261  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[11]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.305  ; 9.447  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[28]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.962  ; 9.069  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[29]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.136  ; 9.014  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[30]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.011  ; 9.125  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[31]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 8.889  ; 8.869  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[32]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.125  ; 9.011  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 6.367  ; 6.283  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 6.962  ; 6.846  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.009  ;        ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;        ; 4.947  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 8.104  ; 8.067  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; ascii_char[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.171  ; 8.105  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.491  ; 8.397  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.171  ; 8.105  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.189  ; 8.112  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.774  ; 8.642  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[4]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.682  ; 9.680  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[5]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.718  ; 8.589  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[6]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.205  ; 8.111  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; ascii_chars[*]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.744  ; 7.691  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[0]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.491  ; 8.397  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[1]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.231  ; 8.165  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[2]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.199  ; 8.122  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[3]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.658  ; 8.549  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[4]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.479  ; 8.419  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[5]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.718  ; 8.589  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[6]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.215  ; 8.121  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[7]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.558  ; 8.562  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[8]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.033  ; 7.950  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[9]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.998  ; 7.938  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[10] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.286  ; 8.207  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[11] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.744  ; 7.692  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[12] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.325  ; 8.200  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[13] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.388  ; 8.243  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[14] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.114  ; 7.999  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[15] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.288  ; 9.295  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[16] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.819  ; 7.721  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[17] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.140  ; 8.036  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[18] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.480  ; 8.372  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[19] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.141  ; 8.014  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[20] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.629  ; 8.490  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[21] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.337  ; 8.213  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[22] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.456  ; 8.346  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[23] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.591  ; 8.514  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[24] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.878  ; 7.806  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[25] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.877  ; 7.819  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[26] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.158  ; 8.076  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[27] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.791  ; 7.691  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[28] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.500  ; 8.416  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[29] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.574  ; 8.486  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[30] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.325  ; 8.250  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[31] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.562  ; 8.491  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[32] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.497  ; 8.393  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[33] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.615  ; 8.606  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[34] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.238  ; 8.209  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[35] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.434  ; 9.397  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[37] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.506  ; 9.469  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[38] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.162  ; 9.140  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[41] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.169  ; 9.122  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; buffer_empty     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.510  ; 8.276  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.913  ;        ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; i_cnt[*]         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.795  ; 7.695  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[0]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.795  ; 7.695  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[1]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.903  ; 7.842  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[2]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.815  ; 7.719  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[3]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.329  ; 8.206  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; state            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.020  ; 7.892  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.637  ; 7.730  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.365  ; 8.479  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.450  ; 8.607  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.003  ; 8.107  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.206  ; 8.320  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.768  ; 7.858  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.959  ; 8.064  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.637  ; 7.730  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr_empty        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.653  ; 7.713  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tlc_state_change ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.420  ; 8.299  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tsr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.679  ; 7.782  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.505  ; 9.683  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.766  ; 7.834  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.786  ; 8.939  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.091  ; 8.184  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.931  ; 7.983  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.716  ; 7.815  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.977  ; 8.078  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[7]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 7.679  ; 7.782  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[8]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.148  ; 9.198  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx               ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.944 ; 11.075 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;        ; 4.819  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Propagation Delay                                                    ;
+----------------+-----------------+--------+--------+--------+--------+
; Input Port     ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+----------------+-----------------+--------+--------+--------+--------+
; baud_target[0] ; clk_baud_eighth ; 10.600 ; 10.548 ; 10.918 ; 10.871 ;
; baud_target[1] ; clk_baud_eighth ; 10.879 ; 10.823 ; 11.158 ; 11.111 ;
; baud_target[2] ; clk_baud_eighth ; 9.343  ; 9.363  ; 9.702  ; 9.605  ;
+----------------+-----------------+--------+--------+--------+--------+


+-------------------------------------------------------------------+
; Minimum Propagation Delay                                         ;
+----------------+-----------------+-------+-------+--------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR     ; FF    ;
+----------------+-----------------+-------+-------+--------+-------+
; baud_target[0] ; clk_baud_eighth ; 9.802 ; 9.690 ; 10.108 ; 9.996 ;
; baud_target[1] ; clk_baud_eighth ; 9.710 ; 9.598 ; 9.956  ; 9.881 ;
; baud_target[2] ; clk_baud_eighth ; 8.977 ; 8.993 ; 9.323  ; 9.227 ;
+----------------+-----------------+-------+-------+--------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -0.926 ; -20.805       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.574 ; -3.398        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.373 ; -1.701        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -0.169 ; -0.326        ;
; clk                                                                                                                            ; -0.108 ; -0.714        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.501 ; -1.765        ;
; clk                                                                                                                            ; -0.408 ; -3.249        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -0.032 ; -0.036        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.183  ; 0.000         ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 0.183  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                            ; -3.000 ; -11.240       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -1.000 ; -59.000       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -1.000 ; -11.000       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.000 ; -8.000        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -1.000 ; -8.000        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                             ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.926 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 1.151      ;
; -0.926 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 1.151      ;
; -0.910 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 1.135      ;
; -0.910 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 1.135      ;
; -0.878 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 1.103      ;
; -0.878 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 1.103      ;
; -0.878 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 1.103      ;
; -0.878 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 1.103      ;
; -0.851 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 1.076      ;
; -0.851 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 1.076      ;
; -0.766 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 0.991      ;
; -0.766 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.262     ; 0.991      ;
; -0.653 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.263     ; 0.877      ;
; -0.578 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.263     ; 0.802      ;
; -0.546 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.263     ; 0.770      ;
; -0.541 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.263     ; 0.765      ;
; -0.458 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.404      ;
; -0.458 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.404      ;
; -0.458 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.404      ;
; -0.458 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.404      ;
; -0.458 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.404      ;
; -0.458 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.404      ;
; -0.458 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.404      ;
; -0.458 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.404      ;
; -0.458 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.404      ;
; -0.458 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.404      ;
; -0.456 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.059     ; 0.884      ;
; -0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.399      ;
; -0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.399      ;
; -0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.399      ;
; -0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.399      ;
; -0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.399      ;
; -0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.399      ;
; -0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.399      ;
; -0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.399      ;
; -0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.399      ;
; -0.453 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.399      ;
; -0.440 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.068     ; 0.859      ;
; -0.434 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.068     ; 0.853      ;
; -0.402 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.348      ;
; -0.402 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.348      ;
; -0.402 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.348      ;
; -0.402 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.348      ;
; -0.402 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.348      ;
; -0.402 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.348      ;
; -0.402 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.348      ;
; -0.402 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.348      ;
; -0.402 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.348      ;
; -0.402 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.348      ;
; -0.400 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.347      ;
; -0.400 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.347      ;
; -0.400 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.347      ;
; -0.400 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.347      ;
; -0.400 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.347      ;
; -0.400 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.347      ;
; -0.400 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.347      ;
; -0.391 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.338      ;
; -0.391 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.338      ;
; -0.391 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.338      ;
; -0.391 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.338      ;
; -0.391 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.338      ;
; -0.391 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.338      ;
; -0.386 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.333      ;
; -0.386 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.333      ;
; -0.386 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.333      ;
; -0.386 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.333      ;
; -0.386 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.333      ;
; -0.386 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.333      ;
; -0.382 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.328      ;
; -0.382 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.328      ;
; -0.382 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.328      ;
; -0.382 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.328      ;
; -0.382 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.328      ;
; -0.382 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.328      ;
; -0.382 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.328      ;
; -0.382 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.328      ;
; -0.382 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.328      ;
; -0.382 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.328      ;
; -0.380 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.327      ;
; -0.380 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.327      ;
; -0.380 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.327      ;
; -0.380 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.327      ;
; -0.380 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.327      ;
; -0.380 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.327      ;
; -0.380 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.327      ;
; -0.372 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.319      ;
; -0.357 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.068     ; 0.776      ;
; -0.354 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.300      ;
; -0.354 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.300      ;
; -0.354 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.300      ;
; -0.354 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.300      ;
; -0.354 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.300      ;
; -0.354 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.300      ;
; -0.354 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.300      ;
; -0.354 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.300      ;
; -0.354 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.300      ;
; -0.354 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.041     ; 1.300      ;
; -0.354 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; -0.068     ; 0.773      ;
; -0.352 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.299      ;
; -0.335 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q            ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.282      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.574 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.061     ; 1.520      ;
; -0.557 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.061     ; 1.503      ;
; -0.501 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.060      ; 1.568      ;
; -0.481 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.061     ; 1.427      ;
; -0.433 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.290      ;
; -0.433 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.290      ;
; -0.433 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.290      ;
; -0.426 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.060      ; 1.493      ;
; -0.422 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.279      ;
; -0.422 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.279      ;
; -0.422 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.279      ;
; -0.412 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.061     ; 1.358      ;
; -0.382 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.364      ;
; -0.382 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.364      ;
; -0.382 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.364      ;
; -0.379 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.364      ;
; -0.372 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 1.355      ;
; -0.372 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 1.355      ;
; -0.370 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.355      ;
; -0.369 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.351      ;
; -0.369 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.351      ;
; -0.369 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.351      ;
; -0.366 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.351      ;
; -0.357 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.214      ;
; -0.357 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.214      ;
; -0.357 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.214      ;
; -0.336 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.429      ;
; -0.336 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.429      ;
; -0.336 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.429      ;
; -0.336 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.429      ;
; -0.306 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.288      ;
; -0.306 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.288      ;
; -0.306 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.288      ;
; -0.304 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.060      ; 1.371      ;
; -0.303 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.288      ;
; -0.297 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 1.280      ;
; -0.297 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 1.280      ;
; -0.295 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.280      ;
; -0.261 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.354      ;
; -0.261 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.354      ;
; -0.261 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.354      ;
; -0.261 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.354      ;
; -0.260 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.117      ;
; -0.260 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.117      ;
; -0.260 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.150     ; 1.117      ;
; -0.208 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.190      ;
; -0.208 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.190      ;
; -0.208 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.025     ; 1.190      ;
; -0.205 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.190      ;
; -0.147 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 1.130      ;
; -0.147 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 1.130      ;
; -0.145 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 1.130      ;
; -0.109 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.202      ;
; -0.109 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.202      ;
; -0.109 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.202      ;
; -0.109 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.086      ; 1.202      ;
; 0.119  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.601      ; 1.084      ;
; 0.185  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 0.798      ;
; 0.206  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 0.777      ;
; 0.208  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 0.777      ;
; 0.232  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.510      ; 0.880      ;
; 0.235  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.510      ; 0.877      ;
; 0.236  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.625      ; 0.991      ;
; 0.236  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.510      ; 0.876      ;
; 0.249  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.625      ; 0.978      ;
; 0.253  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 0.730      ;
; 0.274  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.024     ; 0.709      ;
; 0.276  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 0.709      ;
; 0.279  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.625      ; 0.948      ;
; 0.279  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 0.625      ; 0.948      ;
; 0.452  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.002      ; 1.152      ;
; 0.517  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.002      ; 1.087      ;
; 0.547  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.002      ; 1.057      ;
; 0.677  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.601      ; 1.026      ;
; 0.785  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.510      ; 0.827      ;
; 0.789  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.510      ; 0.823      ;
; 0.789  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.510      ; 0.823      ;
; 0.840  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.625      ; 0.887      ;
; 0.840  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.625      ; 0.887      ;
; 0.840  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.625      ; 0.887      ;
; 0.840  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 0.625      ; 0.887      ;
; 1.027  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.002      ; 1.077      ;
; 1.111  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.002      ; 0.993      ;
; 1.111  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.002      ; 0.993      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.373 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.320      ;
; -0.371 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.318      ;
; -0.371 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.318      ;
; -0.355 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.302      ;
; -0.355 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.302      ;
; -0.337 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.284      ;
; -0.323 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.270      ;
; -0.323 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.270      ;
; -0.323 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.270      ;
; -0.323 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.270      ;
; -0.310 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.257      ;
; -0.305 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.252      ;
; -0.296 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.243      ;
; -0.296 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.243      ;
; -0.289 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.236      ;
; -0.257 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.204      ;
; -0.257 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.204      ;
; -0.235 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.182      ;
; -0.232 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.179      ;
; -0.230 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.177      ;
; -0.225 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.172      ;
; -0.211 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.158      ;
; -0.211 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.158      ;
; -0.145 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.092      ;
; -0.138 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.085      ;
; -0.122 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.069      ;
; -0.102 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.049      ;
; -0.099 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.046      ;
; -0.090 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.037      ;
; -0.090 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.037      ;
; -0.063 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.010      ;
; -0.062 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 1.009      ;
; -0.037 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.984      ;
; -0.035 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.982      ;
; -0.032 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.979      ;
; -0.010 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.957      ;
; -0.004 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.951      ;
; 0.012  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.935      ;
; 0.022  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.925      ;
; 0.026  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.921      ;
; 0.040  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.907      ;
; 0.041  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.906      ;
; 0.044  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.903      ;
; 0.050  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.897      ;
; 0.051  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.896      ;
; 0.054  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.893      ;
; 0.075  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.872      ;
; 0.099  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.848      ;
; 0.102  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.845      ;
; 0.104  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.843      ;
; 0.131  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.816      ;
; 0.216  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.731      ;
; 0.244  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.703      ;
; 0.588  ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.040     ; 0.359      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.169 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.153      ;
; -0.112 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.096      ;
; -0.081 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.065      ;
; -0.076 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.060      ;
; -0.026 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.010      ;
; -0.024 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.008      ;
; -0.019 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 1.003      ;
; 0.031  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.953      ;
; 0.035  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.949      ;
; 0.059  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.925      ;
; 0.062  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.922      ;
; 0.063  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.921      ;
; 0.067  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.917      ;
; 0.081  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.903      ;
; 0.116  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.868      ;
; 0.119  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.865      ;
; 0.120  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.864      ;
; 0.121  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.863      ;
; 0.121  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.863      ;
; 0.123  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.861      ;
; 0.124  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.860      ;
; 0.128  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.856      ;
; 0.169  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.815      ;
; 0.174  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.810      ;
; 0.178  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.806      ;
; 0.178  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.806      ;
; 0.202  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.782      ;
; 0.206  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.778      ;
; 0.207  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.777      ;
; 0.259  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.725      ;
; 0.263  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.721      ;
; 0.263  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.721      ;
; 0.264  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.720      ;
; 0.264  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.720      ;
; 0.267  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.717      ;
; 0.309  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.675      ;
; 0.313  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.671      ;
; 0.385  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.599      ;
; 0.457  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.696      ; 1.851      ;
; 0.460  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.696      ; 1.848      ;
; 0.469  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.696      ; 1.839      ;
; 0.484  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.500        ; 1.696      ; 1.824      ;
; 0.504  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.480      ;
; 0.506  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.478      ;
; 0.535  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.449      ;
; 0.540  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.444      ;
; 0.541  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.023     ; 0.443      ;
; 0.626  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; -0.022     ; 0.359      ;
; 0.732  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.696      ; 2.076      ;
; 0.736  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.696      ; 2.072      ;
; 0.763  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.696      ; 2.045      ;
; 0.764  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.000        ; 1.696      ; 2.044      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.108 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.089      ;
; -0.106 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.087      ;
; -0.093 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.074      ;
; -0.084 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.065      ;
; -0.084 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.065      ;
; -0.084 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.065      ;
; -0.084 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.065      ;
; -0.084 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.065      ;
; -0.084 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.065      ;
; -0.080 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.022     ; 1.065      ;
; -0.079 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.060      ;
; -0.078 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.059      ;
; -0.077 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.058      ;
; -0.075 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.056      ;
; -0.070 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.051      ;
; -0.070 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.051      ;
; -0.070 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.051      ;
; -0.070 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.051      ;
; -0.070 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.051      ;
; -0.070 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.051      ;
; -0.070 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.051      ;
; -0.055 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.036      ;
; -0.055 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.036      ;
; -0.055 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.036      ;
; -0.055 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.036      ;
; -0.055 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.036      ;
; -0.055 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.036      ;
; -0.051 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.022     ; 1.036      ;
; -0.033 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 1.014      ;
; -0.010 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.991      ;
; -0.010 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.991      ;
; -0.010 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.991      ;
; -0.010 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.991      ;
; -0.010 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.991      ;
; -0.010 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.991      ;
; -0.010 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.991      ;
; -0.005 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.986      ;
; 0.011  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.970      ;
; 0.026  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.955      ;
; 0.034  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.947      ;
; 0.086  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.895      ;
; 0.109  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.872      ;
; 0.109  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.872      ;
; 0.109  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.872      ;
; 0.109  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.872      ;
; 0.109  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.872      ;
; 0.109  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.872      ;
; 0.113  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.022     ; 0.872      ;
; 0.147  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 0.950      ; 1.395      ;
; 0.171  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.810      ;
; 0.176  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 0.950      ; 1.366      ;
; 0.177  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 0.950      ; 1.365      ;
; 0.178  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 0.950      ; 1.364      ;
; 0.180  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 0.950      ; 1.362      ;
; 0.193  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.788      ;
; 0.193  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.788      ;
; 0.193  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.788      ;
; 0.193  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.788      ;
; 0.193  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.788      ;
; 0.193  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.026     ; 0.788      ;
; 0.197  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 1.000        ; -0.022     ; 0.788      ;
; 0.229  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 0.950      ; 1.313      ;
; 0.312  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 0.950      ; 1.230      ;
; 0.330  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.500        ; 0.950      ; 1.212      ;
; 0.768  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 0.950      ; 1.274      ;
; 0.787  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 0.950      ; 1.255      ;
; 0.808  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 0.950      ; 1.234      ;
; 0.810  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 0.950      ; 1.232      ;
; 0.815  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 0.950      ; 1.227      ;
; 0.820  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 0.950      ; 1.222      ;
; 0.893  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 0.950      ; 1.149      ;
; 0.911  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 1.000        ; 0.950      ; 1.131      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.501 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.056      ; 0.754      ;
; -0.501 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.056      ; 0.754      ;
; -0.490 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.056      ; 0.765      ;
; -0.083 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.662      ; 0.778      ;
; -0.083 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.662      ; 0.778      ;
; -0.083 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.662      ; 0.778      ;
; -0.024 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.662      ; 0.837      ;
; 0.026  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.541      ; 0.766      ;
; 0.027  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.541      ; 0.767      ;
; 0.028  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.541      ; 0.768      ;
; 0.030  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.636      ; 0.865      ;
; 0.048  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.056      ; 0.803      ;
; 0.048  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.056      ; 0.803      ;
; 0.063  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.056      ; 0.818      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.414  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 0.648      ;
; 0.488  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 0.597      ;
; 0.495  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 0.604      ;
; 0.496  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 0.605      ;
; 0.508  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.614      ;
; 0.508  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 0.616      ;
; 0.521  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.662      ; 0.882      ;
; 0.521  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.662      ; 0.882      ;
; 0.521  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.662      ; 0.882      ;
; 0.521  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.662      ; 0.882      ;
; 0.552  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 0.660      ;
; 0.556  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.636      ; 0.891      ;
; 0.559  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 0.793      ;
; 0.566  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.672      ;
; 0.573  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.541      ; 0.813      ;
; 0.573  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.541      ; 0.813      ;
; 0.573  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -0.500       ; 0.541      ; 0.813      ;
; 0.596  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 0.704      ;
; 0.605  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 0.713      ;
; 0.607  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 0.715      ;
; 0.619  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 0.853      ;
; 0.652  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 0.760      ;
; 0.655  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.761      ;
; 0.677  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 0.911      ;
; 0.677  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 0.911      ;
; 0.677  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 0.911      ;
; 0.697  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 0.805      ;
; 0.698  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.804      ;
; 0.709  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.815      ;
; 0.712  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 0.821      ;
; 0.712  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 0.821      ;
; 0.712  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 0.821      ;
; 0.721  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 0.955      ;
; 0.721  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 0.955      ;
; 0.721  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 0.955      ;
; 0.781  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 1.015      ;
; 0.781  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 1.015      ;
; 0.781  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.150      ; 1.015      ;
; 0.928  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 1.036      ;
; 0.928  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 1.036      ;
; 0.949  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.126      ; 1.159      ;
; 1.035  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 1.144      ;
; 1.035  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 1.144      ;
; 1.045  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 1.154      ;
; 1.045  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 1.154      ;
; 1.045  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 1.154      ;
; 1.077  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.075      ;
; 1.077  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.075      ;
; 1.077  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.075      ;
; 1.078  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.126      ; 1.288      ;
; 1.087  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.085      ;
; 1.087  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.085      ;
; 1.087  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.085      ;
; 1.104  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.024      ; 1.212      ;
; 1.105  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.011      ; 1.200      ;
; 1.126  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.011      ; 1.221      ;
; 1.138  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.126      ; 1.348      ;
; 1.168  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.166      ;
; 1.168  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.166      ;
; 1.168  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.166      ;
; 1.183  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.025      ; 1.292      ;
; 1.207  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.011      ; 1.302      ;
; 1.223  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.221      ;
; 1.223  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.221      ;
; 1.223  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.086     ; 1.221      ;
; 1.249  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.011      ; 1.344      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.408 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 0.986      ; 0.787      ;
; -0.408 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 0.986      ; 0.787      ;
; -0.408 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 0.986      ; 0.787      ;
; -0.408 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 0.986      ; 0.787      ;
; -0.408 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 0.986      ; 0.787      ;
; -0.408 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 0.986      ; 0.787      ;
; -0.408 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 0.986      ; 0.787      ;
; -0.393 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; 0.000        ; 0.986      ; 0.802      ;
; 0.147  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 0.986      ; 0.842      ;
; 0.147  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 0.986      ; 0.842      ;
; 0.147  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 0.986      ; 0.842      ;
; 0.147  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 0.986      ; 0.842      ;
; 0.147  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 0.986      ; 0.842      ;
; 0.147  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 0.986      ; 0.842      ;
; 0.147  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 0.986      ; 0.842      ;
; 0.158  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk         ; -0.500       ; 0.986      ; 0.853      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.223  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.333      ;
; 0.224  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.334      ;
; 0.432  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.542      ;
; 0.476  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.586      ;
; 0.546  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.656      ;
; 0.596  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.706      ;
; 0.606  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.716      ;
; 0.606  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.716      ;
; 0.606  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.716      ;
; 0.606  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.716      ;
; 0.608  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.718      ;
; 0.617  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.727      ;
; 0.646  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.756      ;
; 0.654  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.764      ;
; 0.655  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.765      ;
; 0.656  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.766      ;
; 0.664  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.774      ;
; 0.667  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.777      ;
; 0.672  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.782      ;
; 0.690  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.800      ;
; 0.702  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.812      ;
; 0.702  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.812      ;
; 0.702  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.812      ;
; 0.702  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.812      ;
; 0.702  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.812      ;
; 0.717  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.827      ;
; 0.722  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.832      ;
; 0.725  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.835      ;
; 0.726  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.836      ;
; 0.727  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.837      ;
; 0.738  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.848      ;
; 0.767  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.877      ;
; 0.768  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.878      ;
; 0.769  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.879      ;
; 0.775  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.885      ;
; 0.790  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.900      ;
; 0.826  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.936      ;
; 0.826  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.936      ;
; 0.841  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.951      ;
; 0.852  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.962      ;
; 0.852  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.962      ;
; 0.852  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.962      ;
; 0.852  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.962      ;
; 0.852  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.962      ;
; 0.852  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.962      ;
; 0.855  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.965      ;
; 0.855  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.965      ;
; 0.855  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.965      ;
; 0.863  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.973      ;
; 0.864  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.974      ;
; 0.870  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.980      ;
; 0.879  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; clk                                                                                                                           ; clk         ; 0.000        ; 0.026      ; 0.989      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.032 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.778      ; 1.935      ;
; -0.004 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.778      ; 1.963      ;
; 0.023  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.778      ; 1.990      ;
; 0.026  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 1.778      ; 1.993      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.022      ; 0.314      ;
; 0.276  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.778      ; 1.743      ;
; 0.283  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.390      ;
; 0.283  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.390      ;
; 0.287  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.394      ;
; 0.289  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.778      ; 1.756      ;
; 0.299  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.778      ; 1.766      ;
; 0.301  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.408      ;
; 0.303  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.500       ; 1.778      ; 1.770      ;
; 0.303  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.410      ;
; 0.388  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.495      ;
; 0.453  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.560      ;
; 0.466  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.573      ;
; 0.469  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.576      ;
; 0.488  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.595      ;
; 0.489  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.596      ;
; 0.489  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.596      ;
; 0.492  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.599      ;
; 0.492  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.599      ;
; 0.498  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.605      ;
; 0.500  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.607      ;
; 0.501  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.608      ;
; 0.525  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.632      ;
; 0.551  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.658      ;
; 0.554  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.661      ;
; 0.555  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.662      ;
; 0.559  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.666      ;
; 0.560  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.667      ;
; 0.561  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.668      ;
; 0.564  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.671      ;
; 0.593  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.700      ;
; 0.598  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.705      ;
; 0.599  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.706      ;
; 0.611  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.718      ;
; 0.616  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.723      ;
; 0.620  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.727      ;
; 0.625  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.732      ;
; 0.632  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.739      ;
; 0.648  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.755      ;
; 0.650  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.757      ;
; 0.670  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.777      ;
; 0.671  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.778      ;
; 0.683  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.790      ;
; 0.706  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.813      ;
; 0.715  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.822      ;
; 0.778  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.885      ;
; 0.849  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.956      ;
; 0.888  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.023      ; 0.995      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock                                                                                                                   ; Latch Clock                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.183 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.314      ;
; 0.289 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.413      ;
; 0.355 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.479      ;
; 0.385 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.509      ;
; 0.388 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.512      ;
; 0.458 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.582      ;
; 0.491 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.615      ;
; 0.496 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.620      ;
; 0.497 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.621      ;
; 0.508 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.632      ;
; 0.539 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.663      ;
; 0.558 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.682      ;
; 0.568 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.692      ;
; 0.574 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.698      ;
; 0.576 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.700      ;
; 0.579 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.703      ;
; 0.614 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.738      ;
; 0.628 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.752      ;
; 0.630 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.754      ;
; 0.645 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.769      ;
; 0.646 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.770      ;
; 0.648 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.772      ;
; 0.657 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.781      ;
; 0.665 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.789      ;
; 0.672 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.796      ;
; 0.682 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.806      ;
; 0.701 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.825      ;
; 0.706 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.830      ;
; 0.706 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.830      ;
; 0.713 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.837      ;
; 0.743 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.867      ;
; 0.750 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.874      ;
; 0.763 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.887      ;
; 0.765 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.889      ;
; 0.778 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.902      ;
; 0.779 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.903      ;
; 0.819 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.943      ;
; 0.820 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.944      ;
; 0.820 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.944      ;
; 0.863 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.987      ;
; 0.864 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.988      ;
; 0.878 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 1.002      ;
; 0.879 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 1.003      ;
; 0.965 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 1.089      ;
; 1.006 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 1.130      ;
; 1.050 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 1.174      ;
; 1.065 ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 1.189      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock                                                                                                                 ; Latch Clock                                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.183 ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.314      ;
; 0.200 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 0.325      ;
; 0.211 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.335      ;
; 0.258 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.386      ;
; 0.276 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.244      ; 0.604      ;
; 0.277 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.613      ;
; 0.285 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.409      ;
; 0.286 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.622      ;
; 0.287 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.411      ;
; 0.294 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.049      ; 0.427      ;
; 0.296 ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.420      ;
; 0.300 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.428      ;
; 0.308 ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.432      ;
; 0.313 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.437      ;
; 0.327 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.663      ;
; 0.328 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.452      ;
; 0.329 ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.453      ;
; 0.330 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 0.455      ;
; 0.332 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.668      ;
; 0.335 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.671      ;
; 0.337 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.463      ;
; 0.338 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.674      ;
; 0.339 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.463      ;
; 0.347 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.471      ;
; 0.364 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.488      ;
; 0.369 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.493      ;
; 0.378 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.714      ;
; 0.381 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.505      ;
; 0.381 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.717      ;
; 0.384 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.720      ;
; 0.397 ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.060      ; 0.541      ;
; 0.399 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.523      ;
; 0.400 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.524      ;
; 0.400 ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.524      ;
; 0.408 ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.060      ; 0.552      ;
; 0.419 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.058      ; 0.561      ;
; 0.420 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.058      ; 0.562      ;
; 0.441 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.565      ;
; 0.442 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.566      ;
; 0.447 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.571      ;
; 0.452 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.060      ; 0.596      ;
; 0.452 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.060      ; 0.596      ;
; 0.455 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.791      ;
; 0.457 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.060      ; 0.601      ;
; 0.458 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.060      ; 0.602      ;
; 0.459 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.060      ; 0.603      ;
; 0.460 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.060      ; 0.606      ;
; 0.463 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.799      ;
; 0.465 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; -0.163     ; 0.386      ;
; 0.465 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.243      ; 0.792      ;
; 0.467 ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.060      ; 0.611      ;
; 0.470 ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.060      ; 0.614      ;
; 0.472 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.243      ; 0.799      ;
; 0.473 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.243      ; 0.800      ;
; 0.475 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.811      ;
; 0.476 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.243      ; 0.803      ;
; 0.476 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.812      ;
; 0.477 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.042      ; 0.603      ;
; 0.478 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.602      ;
; 0.478 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.814      ;
; 0.479 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.815      ;
; 0.481 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.817      ;
; 0.483 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.252      ; 0.819      ;
; 0.486 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.610      ;
; 0.487 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.611      ;
; 0.487 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.611      ;
; 0.488 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.612      ;
; 0.489 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.613      ;
; 0.491 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.041      ; 0.616      ;
; 0.491 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.615      ;
; 0.494 ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.618      ;
; 0.494 ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0.000        ; 0.040      ; 0.618      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; -0.030 ; 0.154        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -0.030 ; 0.154        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -0.030 ; 0.154        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -0.030 ; 0.154        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -0.030 ; 0.154        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -0.030 ; 0.154        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -0.030 ; 0.154        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -0.030 ; 0.154        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                   ;
; 0.630  ; 0.846        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.630  ; 0.846        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.630  ; 0.846        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.630  ; 0.846        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.630  ; 0.846        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.630  ; 0.846        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.630  ; 0.846        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.630  ; 0.846        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.850  ; 0.850        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.850  ; 0.850        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.850  ; 0.850        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.850  ; 0.850        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.850  ; 0.850        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.850  ; 0.850        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.850  ; 0.850        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.850  ; 0.850        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                                                                                        ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk|t_q                                                                            ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.117  ; 0.301        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.118  ; 0.302        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk|t_q                                                                         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk|t_q                                                                         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q                                                 ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q                                                 ;
+--------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.199  ; 0.383        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.199  ; 0.383        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.199  ; 0.383        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q   ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q   ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|combout                                                                                       ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|dataa                                                                                         ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|q                                                                           ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|dataa                                                                                         ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux4_high|out0~1|combout                                                                                       ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|combout                                                                                          ;
; 0.601  ; 0.601        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|baud_mux|mux2_msb|out0|datad                                                                                            ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                           ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                           ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_8|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                          ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.224  ; 0.408        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.370  ; 0.586        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.370  ; 0.586        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.370  ; 0.586        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.370  ; 0.586        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.370  ; 0.586        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.370  ; 0.586        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.370  ; 0.586        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.370  ; 0.586        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                             ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                               ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                      ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|counter_reg|\loop0:0:dff|jk|t_q|q                                                                                   ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_150|Equal0|datad                                                                                                        ;
; 0.541  ; 0.541        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0|combout                                                                                                      ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|inclk[0]                                                                                             ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_150|Equal0~clkctrl|outclk                                                                                               ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|state_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                                   ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                                   ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                                   ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst3|timer_cntr|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                         ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0|datab                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|counter_reg|\loop0:0:dff|jk|t_q|q                                                                            ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Rise       ; inst11|clk_div_41|Equal0|datab                                                                                                 ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_41|Equal0|combout                                                                                               ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:0:dff|jk|t_q|clk                                                                         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:1:dff|jk|t_q|clk                                                                         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:2:dff|jk|t_q|clk                                                                         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:3:dff|jk|t_q|clk                                                                         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:4:dff|jk|t_q|clk                                                                         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:5:dff|jk|t_q|clk                                                                         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:6:dff|jk|t_q|clk                                                                         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Fall       ; inst11|clk_div_256|counter_reg|\loop0:7:dff|jk|t_q|clk                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                                               ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 1.063 ; 1.808 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 1.031 ; 1.793 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                                                  ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.506 ; -1.243 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -0.716 ; -1.457 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                           ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;       ; 2.921 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 2.830 ;       ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_state[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.453 ; 5.623 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.355 ; 5.527 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.453 ; 5.623 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.135 ; 5.273 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.821 ; 4.914 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.135 ; 5.273 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.672 ; 4.765 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.709 ; 4.807 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tx_message[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.898 ; 5.994 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[7]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.377 ; 5.532 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[8]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.812 ; 5.609 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[9]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.667 ; 5.849 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[10]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.599 ; 5.802 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[11]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.839 ; 5.657 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[28]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.552 ; 5.397 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[29]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.898 ; 5.763 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[30]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.623 ; 5.439 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[31]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.780 ; 5.994 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[32]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.439 ; 5.623 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 4.033 ; 4.165 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 4.013 ; 4.193 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 2.926 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;       ; 3.134 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 5.102 ; 5.249 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; ascii_char[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.944 ; 6.156 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.015 ; 5.180 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.843 ; 4.965 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.846 ; 4.992 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.176 ; 5.349 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[4]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.944 ; 6.156 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[5]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.123 ; 5.297 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[6]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.848 ; 4.985 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; ascii_chars[*]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.707 ; 5.888 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[0]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.015 ; 5.180 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[1]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.903 ; 5.025 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[2]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.856 ; 5.002 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[3]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.112 ; 5.265 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[4]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.001 ; 5.157 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[5]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.123 ; 5.297 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[6]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.858 ; 4.995 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[7]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.313 ; 5.428 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[8]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.759 ; 4.849 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[9]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.750 ; 4.842 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[10] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.911 ; 5.027 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[11] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.608 ; 4.684 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[12] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.899 ; 5.038 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[13] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.940 ; 5.073 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[14] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.818 ; 4.934 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[15] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.707 ; 5.851 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[16] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.652 ; 4.745 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[17] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.841 ; 4.968 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[18] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.999 ; 5.118 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[19] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.826 ; 4.941 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[20] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.085 ; 5.237 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[21] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.914 ; 5.048 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[22] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.981 ; 5.097 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[23] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.119 ; 5.264 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[24] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.668 ; 4.786 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[25] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.658 ; 4.729 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[26] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.819 ; 4.964 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[27] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.619 ; 4.716 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[28] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.068 ; 5.198 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[29] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.057 ; 5.200 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[30] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.911 ; 5.045 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[31] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.044 ; 5.186 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[32] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.007 ; 5.131 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[33] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.113 ; 5.314 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[34] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.866 ; 4.973 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[35] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.552 ; 5.824 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[37] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.611 ; 5.888 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[38] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.406 ; 5.657 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[41] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.412 ; 5.649 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; buffer_empty     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.412 ; 5.491 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 2.911 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; i_cnt[*]         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.909 ; 5.049 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[0]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.617 ; 4.714 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[1]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.691 ; 4.815 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[2]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.655 ; 4.748 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[3]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.909 ; 5.049 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; state            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.741 ; 4.853 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.213 ; 5.058 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.137 ; 5.002 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.213 ; 5.058 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.931 ; 4.805 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.041 ; 4.891 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.774 ; 4.663 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.889 ; 4.763 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.674 ; 4.577 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr_empty        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.665 ; 4.583 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tlc_state_change ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.055 ; 5.117 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tsr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.904 ; 5.684 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.904 ; 5.684 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.762 ; 4.649 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.430 ; 5.248 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.977 ; 4.845 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.878 ; 4.750 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.742 ; 4.646 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.904 ; 4.776 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[7]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.709 ; 4.614 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[8]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.813 ; 5.661 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx               ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 6.863 ; 6.498 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;       ; 3.102 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                   ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;       ; 2.823 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 2.736 ;       ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_state[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.157 ; 5.323 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.157 ; 5.323 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.248 ; 5.412 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.502 ; 4.592 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.646 ; 4.736 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.948 ; 5.081 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.502 ; 4.592 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.538 ; 4.633 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tx_message[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.158 ; 5.089 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[7]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.176 ; 5.324 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[8]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.526 ; 5.341 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[9]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.422 ; 5.482 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[10]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.331 ; 5.516 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[11]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.472 ; 5.412 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[28]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.344 ; 5.196 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[29]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.158 ; 5.326 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[30]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.345 ; 5.177 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[31]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.172 ; 5.089 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[32]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.177 ; 5.345 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.626 ; 3.689 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.809 ; 3.971 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 2.825 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;       ; 3.028 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 4.489 ; 4.660 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; ascii_char[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.655 ; 4.772 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.824 ; 4.983 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.655 ; 4.772 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.661 ; 4.802 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.978 ; 5.146 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[4]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.749 ; 5.955 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[5]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.927 ; 5.096 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[6]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.663 ; 4.795 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; ascii_chars[*]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.434 ; 4.507 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[0]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.824 ; 4.983 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[1]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.715 ; 4.832 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[2]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.671 ; 4.812 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[3]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.914 ; 5.062 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[4]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.806 ; 4.956 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[5]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.927 ; 5.096 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[6]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.673 ; 4.805 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[7]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.143 ; 5.256 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[8]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.578 ; 4.665 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[9]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.569 ; 4.659 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[10] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.725 ; 4.837 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[11] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.434 ; 4.507 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[12] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.713 ; 4.846 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[13] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.751 ; 4.880 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[14] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.636 ; 4.748 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[15] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.521 ; 5.662 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[16] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.476 ; 4.567 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[17] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.658 ; 4.781 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[18] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.808 ; 4.923 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[19] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.645 ; 4.755 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[20] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.890 ; 5.038 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[21] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.726 ; 4.855 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[22] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.791 ; 4.904 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[23] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.920 ; 5.060 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[24] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.489 ; 4.604 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[25] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.478 ; 4.546 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[26] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.635 ; 4.775 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[27] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.443 ; 4.537 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[28] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.871 ; 4.997 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[29] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.863 ; 5.001 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[30] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.721 ; 4.849 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[31] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.851 ; 4.989 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[32] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.816 ; 4.936 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[33] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.919 ; 5.112 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[34] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.677 ; 4.780 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[35] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.339 ; 5.601 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[37] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.397 ; 5.664 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[38] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.199 ; 5.441 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[41] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.205 ; 5.434 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; buffer_empty     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.812 ; 4.865 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 2.807 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; i_cnt[*]         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.442 ; 4.536 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[0]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.442 ; 4.536 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[1]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.513 ; 4.634 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[2]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.481 ; 4.571 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[3]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.721 ; 4.857 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; state            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.562 ; 4.671 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.497 ; 4.403 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.938 ; 4.809 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.015 ; 4.865 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.745 ; 4.623 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.850 ; 4.704 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.594 ; 4.487 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.704 ; 4.581 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.497 ; 4.403 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr_empty        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.486 ; 4.407 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tlc_state_change ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.776 ; 4.906 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tsr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.529 ; 4.438 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.672 ; 5.461 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.581 ; 4.471 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.221 ; 5.046 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.787 ; 4.659 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.692 ; 4.568 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.562 ; 4.469 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.718 ; 4.594 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[7]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.529 ; 4.438 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[8]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.625 ; 5.477 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx               ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 6.595 ; 6.244 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;       ; 2.982 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+----------------+-----------------+-------+-------+-------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+----------------+-----------------+-------+-------+-------+-------+
; baud_target[0] ; clk_baud_eighth ; 6.017 ; 6.164 ; 6.779 ; 6.926 ;
; baud_target[1] ; clk_baud_eighth ; 6.138 ; 6.285 ; 6.926 ; 7.073 ;
; baud_target[2] ; clk_baud_eighth ; 5.381 ; 5.529 ; 6.171 ; 6.249 ;
+----------------+-----------------+-------+-------+-------+-------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+----------------+-----------------+-------+-------+-------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+----------------+-----------------+-------+-------+-------+-------+
; baud_target[0] ; clk_baud_eighth ; 5.572 ; 5.702 ; 6.309 ; 6.439 ;
; baud_target[1] ; clk_baud_eighth ; 5.530 ; 5.647 ; 6.265 ; 6.405 ;
; baud_target[2] ; clk_baud_eighth ; 5.185 ; 5.316 ; 5.954 ; 6.028 ;
+----------------+-----------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                                           ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                ; -2.347   ; -1.099  ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                                                                            ; -1.341   ; -0.654  ; N/A      ; N/A     ; -3.000              ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -1.804   ; 0.183   ; N/A      ; N/A     ; -1.285              ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -2.342   ; -1.099  ; N/A      ; N/A     ; -1.285              ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -1.465   ; -0.477  ; N/A      ; N/A     ; -1.285              ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -2.347   ; 0.183   ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                                                                                 ; -150.336 ; -10.415 ; 0.0      ; 0.0     ; -123.79             ;
;  clk                                                                                                                            ; -10.559  ; -5.224  ; N/A      ; N/A     ; -13.280             ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -11.817  ; 0.000   ; N/A      ; N/A     ; -10.280             ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; -18.695  ; -3.663  ; N/A      ; N/A     ; -14.135             ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; -7.444   ; -1.724  ; N/A      ; N/A     ; -10.280             ;
;  tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -101.821 ; 0.000   ; N/A      ; N/A     ; -75.815             ;
+---------------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                                               ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 2.211 ; 2.663 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 2.128 ; 2.566 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                                                  ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; -0.506 ; -1.197 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; car_sensor ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; -0.716 ; -1.457 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                             ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;        ; 5.301  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.411  ;        ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_state[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.592 ; 10.518 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.445 ; 10.364 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.592 ; 10.518 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.930  ; 9.868  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.293  ; 9.238  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.930  ; 9.868  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.008  ; 8.994  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 9.067  ; 9.052  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tx_message[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 11.357 ; 11.272 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[7]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.393 ; 10.330 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[8]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.891 ; 10.881 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[9]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 11.000 ; 10.971 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[10]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.871 ; 10.881 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[11]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.961 ; 10.990 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[28]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.350 ; 10.413 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[29]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 11.205 ; 11.199 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[30]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.591 ; 10.592 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[31]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 11.357 ; 11.272 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[32]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 10.592 ; 10.591 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 7.989  ; 7.902  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 8.062  ; 8.070  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 5.742  ;        ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;        ; 5.787  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 10.135 ; 10.158 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; ascii_char[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 11.113 ; 11.243 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.742  ; 9.729  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.415  ; 9.388  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.405  ; 9.407  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.064 ; 10.010 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[4]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 11.113 ; 11.243 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[5]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.012 ; 9.961  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[6]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.423  ; 9.402  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; ascii_chars[*]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.872 ; 10.985 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[0]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.742  ; 9.729  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[1]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.475  ; 9.448  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[2]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.415  ; 9.417  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[3]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.962  ; 9.905  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[4]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.741  ; 9.767  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[5]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.012 ; 9.961  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[6]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.433  ; 9.412  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[7]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.877  ; 9.945  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[8]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.235  ; 9.201  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[9]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.198  ; 9.183  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[10] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.518  ; 9.497  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[11] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.912  ; 8.903  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[12] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.548  ; 9.508  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[13] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.628  ; 9.552  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[14] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.314  ; 9.264  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[15] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.694 ; 10.786 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[16] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.989  ; 8.943  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[17] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.347  ; 9.309  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[18] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.733  ; 9.686  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[19] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.343  ; 9.283  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[20] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.895  ; 9.835  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[21] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.565  ; 9.527  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[22] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.709  ; 9.660  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[23] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.876  ; 9.848  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[24] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.064  ; 9.057  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[25] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.095  ; 9.055  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[26] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.372  ; 9.372  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[27] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.957  ; 8.917  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[28] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.777  ; 9.734  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[29] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.849  ; 9.824  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[30] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.583  ; 9.573  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[31] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.829  ; 9.835  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[32] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.757  ; 9.718  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[33] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.877  ; 9.982  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[34] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.491  ; 9.510  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[35] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.798 ; 10.908 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[37] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.872 ; 10.985 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[38] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.491 ; 10.612 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[41] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.489 ; 10.586 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; buffer_empty     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.638 ; 10.507 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.651  ;        ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; i_cnt[*]         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.561  ; 9.510  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[0]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.965  ; 8.923  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[1]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.088  ; 9.095  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[2]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.979  ; 8.938  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[3]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.561  ; 9.510  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; state            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.206  ; 9.149  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.797  ; 9.865  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.696  ; 9.753  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.797  ; 9.865  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.273  ; 9.317  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.526  ; 9.552  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.007  ; 9.025  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.226  ; 9.273  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.855  ; 8.891  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr_empty        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.869  ; 8.906  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tlc_state_change ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.845  ; 9.677  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tsr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 11.011 ; 11.076 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 11.011 ; 11.076 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.005  ; 9.006  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.187 ; 10.246 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.385  ; 9.394  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.197  ; 9.173  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.942  ; 8.986  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 9.257  ; 9.281  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[7]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 8.899  ; 8.947  ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[8]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 10.617 ; 10.588 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx               ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 12.683 ; 12.617 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;        ; 5.663  ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                   ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;       ; 2.823 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 2.736 ;       ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_state[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.157 ; 5.323 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.157 ; 5.323 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_state[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.248 ; 5.412 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tlc_timer[*]     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.502 ; 4.592 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[0]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.646 ; 4.736 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[1]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.948 ; 5.081 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[2]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.502 ; 4.592 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tlc_timer[3]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 4.538 ; 4.633 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; tx_message[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.158 ; 5.089 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[7]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.176 ; 5.324 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[8]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.526 ; 5.341 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[9]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.422 ; 5.482 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[10]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.331 ; 5.516 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[11]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.472 ; 5.412 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[28]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.344 ; 5.196 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[29]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.158 ; 5.326 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[30]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.345 ; 5.177 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[31]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.172 ; 5.089 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
;  tx_message[32]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 5.177 ; 5.345 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ;
; clk_1hz          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.626 ; 3.689 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 3.809 ; 3.971 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 2.825 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;       ; 3.028 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ;
; clk_baud_eighth  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 4.489 ; 4.660 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ;
; ascii_char[*]    ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.655 ; 4.772 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[0]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.824 ; 4.983 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[1]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.655 ; 4.772 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[2]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.661 ; 4.802 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[3]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.978 ; 5.146 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[4]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.749 ; 5.955 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[5]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.927 ; 5.096 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_char[6]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.663 ; 4.795 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; ascii_chars[*]   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.434 ; 4.507 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[0]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.824 ; 4.983 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[1]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.715 ; 4.832 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[2]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.671 ; 4.812 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[3]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.914 ; 5.062 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[4]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.806 ; 4.956 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[5]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.927 ; 5.096 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[6]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.673 ; 4.805 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[7]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.143 ; 5.256 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[8]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.578 ; 4.665 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[9]  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.569 ; 4.659 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[10] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.725 ; 4.837 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[11] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.434 ; 4.507 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[12] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.713 ; 4.846 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[13] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.751 ; 4.880 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[14] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.636 ; 4.748 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[15] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.521 ; 5.662 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[16] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.476 ; 4.567 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[17] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.658 ; 4.781 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[18] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.808 ; 4.923 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[19] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.645 ; 4.755 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[20] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.890 ; 5.038 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[21] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.726 ; 4.855 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[22] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.791 ; 4.904 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[23] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.920 ; 5.060 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[24] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.489 ; 4.604 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[25] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.478 ; 4.546 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[26] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.635 ; 4.775 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[27] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.443 ; 4.537 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[28] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.871 ; 4.997 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[29] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.863 ; 5.001 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[30] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.721 ; 4.849 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[31] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.851 ; 4.989 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[32] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.816 ; 4.936 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[33] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.919 ; 5.112 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[34] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.677 ; 4.780 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[35] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.339 ; 5.601 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[37] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.397 ; 5.664 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[38] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.199 ; 5.441 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  ascii_chars[41] ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.205 ; 5.434 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; buffer_empty     ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.812 ; 4.865 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 2.807 ;       ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; i_cnt[*]         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.442 ; 4.536 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[0]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.442 ; 4.536 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[1]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.513 ; 4.634 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[2]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.481 ; 4.571 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  i_cnt[3]        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.721 ; 4.857 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; state            ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.562 ; 4.671 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.497 ; 4.403 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.938 ; 4.809 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.015 ; 4.865 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.745 ; 4.623 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.850 ; 4.704 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.594 ; 4.487 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.704 ; 4.581 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tdr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.497 ; 4.403 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tdr_empty        ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.486 ; 4.407 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tlc_state_change ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.776 ; 4.906 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tsr[*]           ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.529 ; 4.438 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[0]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.672 ; 5.461 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[1]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.581 ; 4.471 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[2]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.221 ; 5.046 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[3]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.787 ; 4.659 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[4]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.692 ; 4.568 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[5]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.562 ; 4.469 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[6]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.718 ; 4.594 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[7]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 4.529 ; 4.438 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
;  tsr[8]          ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 5.625 ; 5.477 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; tx               ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 6.595 ; 6.244 ; Rise       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
; clk_baud         ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;       ; 2.982 ; Fall       ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ;
+------------------+--------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Progagation Delay                                                    ;
+----------------+-----------------+--------+--------+--------+--------+
; Input Port     ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+----------------+-----------------+--------+--------+--------+--------+
; baud_target[0] ; clk_baud_eighth ; 11.716 ; 11.739 ; 12.241 ; 12.264 ;
; baud_target[1] ; clk_baud_eighth ; 11.997 ; 12.020 ; 12.514 ; 12.537 ;
; baud_target[2] ; clk_baud_eighth ; 10.344 ; 10.416 ; 10.908 ; 10.851 ;
+----------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Progagation Delay                                        ;
+----------------+-----------------+-------+-------+-------+-------+
; Input Port     ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+----------------+-----------------+-------+-------+-------+-------+
; baud_target[0] ; clk_baud_eighth ; 5.572 ; 5.702 ; 6.309 ; 6.439 ;
; baud_target[1] ; clk_baud_eighth ; 5.530 ; 5.647 ; 6.265 ; 6.405 ;
; baud_target[2] ; clk_baud_eighth ; 5.185 ; 5.316 ; 5.954 ; 6.028 ;
+----------------+-----------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk_1hz          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tlc_state_change ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_baud         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tdr_empty        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; buffer_empty     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_baud_eighth  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_char[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_char[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_char[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_char[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_char[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_char[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_char[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[41]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[40]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[39]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[38]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[37]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[36]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[35]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[34]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[33]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[32]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[31]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[30]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[29]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[28]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[27]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[26]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[25]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[24]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[23]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[22]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[21]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[20]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[19]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ascii_chars[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i_cnt[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i_cnt[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i_cnt[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i_cnt[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tdr[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tdr[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tdr[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tdr[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tdr[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tdr[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tdr[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tlc_state[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tlc_state[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tlc_timer[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tlc_timer[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tlc_timer[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tlc_timer[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tsr[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tsr[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tsr[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tsr[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tsr[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tsr[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tsr[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tsr[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tsr[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tsr[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[41]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[40]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[39]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[38]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[37]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[36]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[35]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[34]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[33]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[32]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_message[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; car_sensor              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; global_reset            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; baud_target[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; baud_target[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; baud_target[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_1hz          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tlc_state_change ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; clk_baud         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; state            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tdr_empty        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; buffer_empty     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; clk_baud_eighth  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ascii_char[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ascii_char[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ascii_char[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[41]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[40]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[39]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[38]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[37]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[36]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[35]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[34]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ascii_chars[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ascii_chars[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; i_cnt[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; i_cnt[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; i_cnt[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; i_cnt[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tdr[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tdr[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tdr[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tdr[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tdr[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tdr[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tdr[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; tlc_state[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tlc_state[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tlc_timer[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tlc_timer[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tlc_timer[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tlc_timer[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tsr[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tsr[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; tsr[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tsr[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tsr[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tsr[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tsr[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tsr[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tsr[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tsr[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[41]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[40]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[39]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[38]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; tx_message[37]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[36]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[35]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[34]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[33]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[32]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; tx_message[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; tx_message[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx_message[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_1hz          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tlc_state_change ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; clk_baud         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; state            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tdr_empty        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; buffer_empty     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; clk_baud_eighth  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ascii_char[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[41]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[40]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[39]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[38]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[37]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[36]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[35]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[34]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ascii_chars[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ascii_chars[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; i_cnt[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; i_cnt[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; i_cnt[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; i_cnt[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tdr[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tdr[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tdr[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tdr[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tdr[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tdr[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tdr[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; tlc_state[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tlc_state[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tlc_timer[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tlc_timer[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tlc_timer[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tlc_timer[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tsr[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tsr[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; tsr[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tsr[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tsr[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tsr[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tsr[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tsr[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tsr[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tsr[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[41]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[40]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[39]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[38]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; tx_message[37]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[36]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[35]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[34]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[33]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[32]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; tx_message[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; tx_message[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_1hz          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tlc_state_change ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; clk_baud         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; state            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tdr_empty        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; buffer_empty     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; clk_baud_eighth  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_char[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_char[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ascii_char[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_char[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_char[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ascii_char[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[41]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[40]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[39]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[38]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[37]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[36]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[35]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[34]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ascii_chars[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ascii_chars[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ascii_chars[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ascii_chars[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; i_cnt[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; i_cnt[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; i_cnt[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; i_cnt[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tdr[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tdr[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tdr[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tdr[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tdr[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tdr[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tdr[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; tlc_state[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tlc_state[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tlc_timer[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tsr[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tsr[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; tsr[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tsr[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tsr[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tsr[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tsr[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tsr[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tsr[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tsr[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[41]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[40]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[39]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[38]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; tx_message[37]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[36]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[35]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[34]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[33]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[32]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; tx_message[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; tx_message[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_message[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_message[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                     ; To Clock                                                                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                            ; clk                                                                                                                            ; 84       ; 0        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; clk                                                                                                                            ; 16       ; 16       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 796      ; 0        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 0        ; 38       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 0        ; 0        ; 0        ; 56       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 0        ; 0        ; 4        ; 4        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0        ; 0        ; 0        ; 121      ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 6        ; 6        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 16       ; 16       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 93       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                     ; To Clock                                                                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                            ; clk                                                                                                                            ; 84       ; 0        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; clk                                                                                                                            ; 16       ; 16       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 796      ; 0        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; 0        ; 38       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 0        ; 0        ; 0        ; 56       ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q  ; 0        ; 0        ; 4        ; 4        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; 0        ; 0        ; 0        ; 121      ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q   ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 6        ; 6        ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 16       ; 16       ; 0        ; 0        ;
; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q ; 93       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 104   ; 104  ;
; Unconstrained Output Ports      ; 90    ; 90   ;
; Unconstrained Output Port Paths ; 124   ; 124  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 06 22:59:52 2023
Info: Command: quartus_sta uartProject -c uartProject
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uartProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q
    Info (332105): create_clock -period 1.000 -name tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q
    Info (332105): create_clock -period 1.000 -name tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.347
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.347      -101.821 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -2.342       -18.695 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.804       -11.817 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.465        -7.444 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.341       -10.559 clk 
Info (332146): Worst-case hold slack is -1.099
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.099        -3.663 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.654        -5.224 clk 
    Info (332119):    -0.430        -1.528 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.405         0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.405         0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -13.280 clk 
    Info (332119):    -1.285       -75.815 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.285       -14.135 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.285       -10.280 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.285       -10.280 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.091
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.091       -87.785 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -2.030       -16.291 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.542        -9.933 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.223        -5.991 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.118        -8.846 clk 
Info (332146): Worst-case hold slack is -1.045
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.045        -3.488 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.621        -4.961 clk 
    Info (332119):    -0.477        -1.724 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.356         0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.356         0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -13.280 clk 
    Info (332119):    -1.285       -75.815 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.285       -14.135 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.285       -10.280 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.285       -10.280 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.926
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.926       -20.805 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.574        -3.398 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.373        -1.701 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.169        -0.326 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.108        -0.714 clk 
Info (332146): Worst-case hold slack is -0.501
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.501        -1.765 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -0.408        -3.249 clk 
    Info (332119):    -0.032        -0.036 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.183         0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):     0.183         0.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -11.240 clk 
    Info (332119):    -1.000       -59.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000       -11.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000        -8.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
    Info (332119):    -1.000        -8.000 tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4664 megabytes
    Info: Processing ended: Wed Dec 06 22:59:55 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


