****************************************
Report : qor
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Sun Mar 15 20:40:02 2020
****************************************

Report timing status: Processing group FEEDTHROUGH (total endpoints 1)...100% done.
Report timing status: Processing group REGIN (total endpoints 1)...100% done.
Report timing status: Processing group REGOUT (total endpoints 1)...100% done.
Report timing status: Processing group core_clk (total endpoints 1)...100% done.
  Timing Path Group 'FEEDTHROUGH' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           23
  Critical Path Length:                   3.696
  Critical Path Slack:                    3.204
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGIN' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           27
  Critical Path Length:                   4.278
  Critical Path Slack:                    2.928
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGOUT' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           57
  Critical Path Length:                   6.343
  Critical Path Slack:                    0.557
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'core_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           57
  Critical Path Length:                   9.132
  Critical Path Slack:                   -1.918
  Total Negative Slack:                -943.496
  No. of Violating Paths:                   707
  ---------------------------------------------

Report timing status: Processing group FEEDTHROUGH (total endpoints 1)...100% done.
Report timing status: Processing group REGIN (total endpoints 1)...100% done.
Report timing status: Processing group REGOUT (total endpoints 1)...100% done.
Report timing status: Processing group core_clk (total endpoints 1)...100% done.
  Timing Path Group 'FEEDTHROUGH' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.200
  Critical Path Slack:                    0.300
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REGIN' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.251
  Critical Path Slack:                   -0.123
  Total Negative Slack:                  -1.814
  No. of Violating Paths:                    16
  ---------------------------------------------

  Timing Path Group 'REGOUT' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   0.528
  Critical Path Slack:                    0.628
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'core_clk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.450
  Critical Path Slack:                    0.078
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                  539
  Hierarchical Port Count:                85419
  Leaf Cell Count:                        84158
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:             199764.438
  Total cell area:                  2635874.750
  Design Area:                      2835639.250
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           294864
  max_capacitance Count:                     12
  min_capacitance Count:                    688
  max_transition Count:                      54
  max_capacitance Cost:                 -56.615
  min_capacitance Cost:                 -68.794
  max_transition Cost:                   -0.637
  Total DRC Cost:                      -126.045
  ---------------------------------------------

1
