##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyILO
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for SlowClock
		4.5::Critical Path Report for SlowClock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
		5.2::Critical Path Report for (CyILO:R vs. SlowClock:R)
		5.3::Critical Path Report for (CyILO:R vs. SlowClock_1:R)
		5.4::Critical Path Report for (SlowClock:R vs. CyILO:R)
		5.5::Critical Path Report for (SlowClock:R vs. SlowClock:R)
		5.6::Critical Path Report for (SlowClock_1:R vs. CyILO:R)
		5.7::Critical Path Report for (SlowClock_1:R vs. SlowClock:R)
		5.8::Critical Path Report for (SlowClock_1:R vs. SlowClock_1:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. CyILO:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. SlowClock:R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. SlowClock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK     | Frequency: 37.78 MHz   | Target: 24.00 MHz  | 
Clock: CyILO         | Frequency: 135.30 MHz  | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | Frequency: 108.49 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                    | Target: 24.00 MHz  | 
Clock: SlowClock     | Frequency: 37.78 MHz   | Target: 0.00 MHz   | 
Clock: SlowClock_1   | Frequency: 37.99 MHz   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK     CyILO          41666.7          22528        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     SlowClock      41666.7          15197        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     SlowClock_1    41666.7          15347        N/A              N/A         N/A              N/A         N/A              N/A         
CyILO         CyILO          1e+009           999992609    N/A              N/A         N/A              N/A         N/A              N/A         
CyILO         SlowClock      1e+009           999983700    N/A              N/A         N/A              N/A         N/A              N/A         
CyILO         SlowClock_1    1e+009           999983713    N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock     CyILO          1e+009           1000000142   N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock     SlowClock      2.5e+010         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock_1   CyILO          1e+009           1000000156   N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock_1   SlowClock      41666.7          32450        N/A              N/A         N/A              N/A         N/A              N/A         
SlowClock_1   SlowClock_1    2.5e+010         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.78 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : Net_721/main_0
Capture Clock  : Net_721/clock_0
Path slack     : 15197p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22960
-------------------------------------   ----- 
End-of-path arrival time (ps)           22960
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb  iocell3      17908  17908  15197  RISE       1
Net_721/main_0                   macrocell9    5052  22960  15197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyILO
***********************************
Clock: CyILO
Frequency: 135.30 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999992609p

Capture Clock Arrival Time                          0
+ Clock path delay                               8119
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000004609

Launch Clock Arrival Time                      0
+ Clock path delay                      8119
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           12000
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q       macrocell13   1250   9369  999992609  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell13   2631  12000  999992609  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 108.49 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_4/main_1
Capture Clock  : Net_130_4/clock_0
Path slack     : 32450p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  32450  RISE       1
Net_130_4/main_1  macrocell5    4457   5707  32450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SlowClock
***************************************
Clock: SlowClock
Frequency: 37.78 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : Net_721/main_0
Capture Clock  : Net_721/clock_0
Path slack     : 15197p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22960
-------------------------------------   ----- 
End-of-path arrival time (ps)           22960
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb  iocell3      17908  17908  15197  RISE       1
Net_721/main_0                   macrocell9    5052  22960  15197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SlowClock_1
*****************************************
Clock: SlowClock_1
Frequency: 37.99 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : Net_853/main_0
Capture Clock  : Net_853/clock_0
Path slack     : 15347p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock_1:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22810
-------------------------------------   ----- 
End-of-path arrival time (ps)           22810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1      18153  18153  15347  RISE       1
Net_853/main_0                      macrocell10   4657  22810  15347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyILO:R vs. CyILO:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999992609p

Capture Clock Arrival Time                          0
+ Clock path delay                               8119
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000004609

Launch Clock Arrival Time                      0
+ Clock path delay                      8119
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           12000
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q       macrocell13   1250   9369  999992609  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell13   2631  12000  999992609  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1


5.2::Critical Path Report for (CyILO:R vs. SlowClock:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_721/main_1
Capture Clock  : Net_721/clock_0
Path slack     : 999983700p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyILO:R#25 vs. SlowClock:R#2)   1000000000
- Setup time                                         -3510
---------------------------------------------   ---------- 
End-of-path required time (ps)                   999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      8119
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           12790
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      8119   8119  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q  macrocell11   1250   9369  999983700  RISE       1
Net_721/main_1                macrocell9    3421  12790  999983700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1


5.3::Critical Path Report for (CyILO:R vs. SlowClock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : Net_853/main_1
Capture Clock  : Net_853/clock_0
Path slack     : 999983713p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyILO:R#25 vs. SlowClock_1:R#2)   1000000000
- Setup time                                           -3510
-----------------------------------------------   ---------- 
End-of-path required time (ps)                     999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      8119
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           12777
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q  macrocell13   1250   9369  999983713  RISE       1
Net_853/main_1                macrocell10   3408  12777  999983713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1


5.4::Critical Path Report for (SlowClock:R vs. CyILO:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 1000000142p

Capture Clock Arrival Time                              0
+ Clock path delay                                   8119
+ Cycle adjust (SlowClock:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1000004609

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT       slack  edge  Fanout
---------------------------------  -----------  -----  -----  ----------  ----  ------
\PulseConvert_1:out_sample\/q      macrocell12   1250   1250  1000000142  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell11   3217   4467  1000000142  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      8119   8119  RISE       1


5.5::Critical Path Report for (SlowClock:R vs. SlowClock:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_4/main_4
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999990480p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990480  RISE       1
Net_130_4/main_4  macrocell5    4760   6010  24999990480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1


5.6::Critical Path Report for (SlowClock_1:R vs. CyILO:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_2
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 1000000156p

Capture Clock Arrival Time                                0
+ Clock path delay                                     8119
+ Cycle adjust (SlowClock_1:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   1000004609

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT       slack  edge  Fanout
---------------------------------  -----------  -----  -----  ----------  ----  ------
\PulseConvert_2:out_sample\/q      macrocell14   1250   1250  1000000156  RISE       1
\PulseConvert_2:in_sample\/main_2  macrocell13   3203   4453  1000000156  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1


5.7::Critical Path Report for (SlowClock_1:R vs. SlowClock:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_4/main_1
Capture Clock  : Net_130_4/clock_0
Path slack     : 32450p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  32450  RISE       1
Net_130_4/main_1  macrocell5    4457   5707  32450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1


5.8::Critical Path Report for (SlowClock_1:R vs. SlowClock_1:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 24999991315p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
Net_853/q                           macrocell10   1250   1250  24999991315  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell14   3925   5175  24999991315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. CyILO:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 22528p

Capture Clock Arrival Time                             0
+ Clock path delay                                  8119
+ Cycle adjust (CyBUS_CLK:R#24000 vs. CyILO:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     46276

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23747
-------------------------------------   ----- 
End-of-path arrival time (ps)           23747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb    iocell3      17908  17908  22528  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell11   5839  23747  22528  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      8119   8119  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. SlowClock:R)
************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : Net_721/main_0
Capture Clock  : Net_721/clock_0
Path slack     : 15197p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22960
-------------------------------------   ----- 
End-of-path arrival time (ps)           22960
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb  iocell3      17908  17908  15197  RISE       1
Net_721/main_0                   macrocell9    5052  22960  15197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. SlowClock_1:R)
**************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : Net_853/main_0
Capture Clock  : Net_853/clock_0
Path slack     : 15347p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock_1:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22810
-------------------------------------   ----- 
End-of-path arrival time (ps)           22810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1      18153  18153  15347  RISE       1
Net_853/main_0                      macrocell10   4657  22810  15347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : Net_721/main_0
Capture Clock  : Net_721/clock_0
Path slack     : 15197p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22960
-------------------------------------   ----- 
End-of-path arrival time (ps)           22960
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb  iocell3      17908  17908  15197  RISE       1
Net_721/main_0                   macrocell9    5052  22960  15197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 15197p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22960
-------------------------------------   ----- 
End-of-path arrival time (ps)           22960
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb     iocell3      17908  17908  15197  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell12   5052  22960  15197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : Net_853/main_0
Capture Clock  : Net_853/clock_0
Path slack     : 15347p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock_1:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22810
-------------------------------------   ----- 
End-of-path arrival time (ps)           22810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1      18153  18153  15347  RISE       1
Net_853/main_0                      macrocell10   4657  22810  15347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : \PulseConvert_2:out_sample\/main_0
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 15347p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#600000 vs. SlowClock_1:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22810
-------------------------------------   ----- 
End-of-path arrival time (ps)           22810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1      18153  18153  15347  RISE       1
\PulseConvert_2:out_sample\/main_0  macrocell14   4657  22810  15347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Sampler_Count(0)/fb
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 22528p

Capture Clock Arrival Time                             0
+ Clock path delay                                  8119
+ Cycle adjust (CyBUS_CLK:R#24000 vs. CyILO:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     46276

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23747
-------------------------------------   ----- 
End-of-path arrival time (ps)           23747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Sampler_Count(0)/in_clock                       iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Sampler_Count(0)/fb    iocell3      17908  17908  22528  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell11   5839  23747  22528  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      8119   8119  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_Sampler_Completed_Sample(0)/fb
Path End       : \PulseConvert_2:in_sample\/main_0
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 22559p

Capture Clock Arrival Time                             0
+ Clock path delay                                  8119
+ Cycle adjust (CyBUS_CLK:R#24000 vs. CyILO:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     46276

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23717
-------------------------------------   ----- 
End-of-path arrival time (ps)           23717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_Sampler_Completed_Sample(0)/in_clock                    iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_Sampler_Completed_Sample(0)/fb  iocell1      18153  18153  22559  RISE       1
\PulseConvert_2:in_sample\/main_0   macrocell13   5564  23717  22559  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_4/main_1
Capture Clock  : Net_130_4/clock_0
Path slack     : 32450p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  32450  RISE       1
Net_130_4/main_1  macrocell5    4457   5707  32450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_5/main_1
Capture Clock  : Net_130_5/clock_0
Path slack     : 32450p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  32450  RISE       1
Net_130_5/main_1  macrocell6    4457   5707  32450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_6/main_1
Capture Clock  : Net_130_6/clock_0
Path slack     : 32450p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  32450  RISE       1
Net_130_6/main_1  macrocell7    4457   5707  32450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_7/main_1
Capture Clock  : Net_130_7/clock_0
Path slack     : 32450p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  32450  RISE       1
Net_130_7/main_1  macrocell8    4457   5707  32450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_0/main_1
Capture Clock  : Net_130_0/clock_0
Path slack     : 32982p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  32450  RISE       1
Net_130_0/main_1  macrocell1    3925   5175  32982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_1/main_1
Capture Clock  : Net_130_1/clock_0
Path slack     : 32982p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  32450  RISE       1
Net_130_1/main_1  macrocell2    3925   5175  32982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_2/main_1
Capture Clock  : Net_130_2/clock_0
Path slack     : 32982p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  32450  RISE       1
Net_130_2/main_1  macrocell3    3925   5175  32982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : Net_130_3/main_1
Capture Clock  : Net_130_3/clock_0
Path slack     : 32982p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (period of common ancestor clock between SlowClock_1 SlowClock)   41667
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_853/q         macrocell10   1250   1250  32450  RISE       1
Net_130_3/main_1  macrocell4    3925   5175  32982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_721/main_1
Capture Clock  : Net_721/clock_0
Path slack     : 999983700p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyILO:R#25 vs. SlowClock:R#2)   1000000000
- Setup time                                         -3510
---------------------------------------------   ---------- 
End-of-path required time (ps)                   999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      8119
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           12790
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      8119   8119  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q  macrocell11   1250   9369  999983700  RISE       1
Net_721/main_1                macrocell9    3421  12790  999983700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 999983700p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyILO:R#25 vs. SlowClock:R#2)   1000000000
- Setup time                                         -3510
---------------------------------------------   ---------- 
End-of-path required time (ps)                   999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      8119
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           12790
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      8119   8119  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q        macrocell11   1250   9369  999983700  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell12   3421  12790  999983700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : Net_853/main_1
Capture Clock  : Net_853/clock_0
Path slack     : 999983713p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyILO:R#25 vs. SlowClock_1:R#2)   1000000000
- Setup time                                           -3510
-----------------------------------------------   ---------- 
End-of-path required time (ps)                     999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      8119
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           12777
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q  macrocell13   1250   9369  999983713  RISE       1
Net_853/main_1                macrocell10   3408  12777  999983713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_2
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 999983713p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyILO:R#25 vs. SlowClock_1:R#2)   1000000000
- Setup time                                           -3510
-----------------------------------------------   ---------- 
End-of-path required time (ps)                     999996490

Launch Clock Arrival Time                      0
+ Clock path delay                      8119
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           12777
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q        macrocell13   1250   9369  999983713  RISE       1
\PulseConvert_2:out_sample\/main_2  macrocell14   3408  12777  999983713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 999992609p

Capture Clock Arrival Time                          0
+ Clock path delay                               8119
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000004609

Launch Clock Arrival Time                      0
+ Clock path delay                      8119
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           12000
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_2:in_sample\/q       macrocell13   1250   9369  999992609  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell13   2631  12000  999992609  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 999992612p

Capture Clock Arrival Time                          0
+ Clock path delay                               8119
+ Cycle adjust (CyILO:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                    -3510
----------------------------------------   ---------- 
End-of-path required time (ps)             1000004609

Launch Clock Arrival Time                      0
+ Clock path delay                      8119
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           11997
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      8119   8119  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\PulseConvert_1:in_sample\/q       macrocell11   1250   9369  999992612  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell11   2628  11997  999992612  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      8119   8119  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 1000000142p

Capture Clock Arrival Time                              0
+ Clock path delay                                   8119
+ Cycle adjust (SlowClock:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1000004609

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT       slack  edge  Fanout
---------------------------------  -----------  -----  -----  ----------  ----  ------
\PulseConvert_1:out_sample\/q      macrocell12   1250   1250  1000000142  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell11   3217   4467  1000000142  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell11      8119   8119  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_2
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 1000000156p

Capture Clock Arrival Time                                0
+ Clock path delay                                     8119
+ Cycle adjust (SlowClock_1:R#1 vs. CyILO:R#2)   1000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   1000004609

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT       slack  edge  Fanout
---------------------------------  -----------  -----  -----  ----------  ----  ------
\PulseConvert_2:out_sample\/q      macrocell14   1250   1250  1000000156  RISE       1
\PulseConvert_2:in_sample\/main_2  macrocell13   3203   4453  1000000156  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_1k                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                     macrocell13      8119   8119  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_4/main_4
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999990480p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990480  RISE       1
Net_130_4/main_4  macrocell5    4760   6010  24999990480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_5/main_5
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999990480p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990480  RISE       1
Net_130_5/main_5  macrocell6    4760   6010  24999990480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_6/main_6
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999990480p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990480  RISE       1
Net_130_6/main_6  macrocell7    4760   6010  24999990480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_7/main_7
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999990480p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990480  RISE       1
Net_130_7/main_7  macrocell8    4760   6010  24999990480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_4/main_0
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999990490p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999990490  RISE       1
Net_130_4/main_0  macrocell5    4750   6000  24999990490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_5/main_0
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999990490p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999990490  RISE       1
Net_130_5/main_0  macrocell6    4750   6000  24999990490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_6/main_0
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999990490p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999990490  RISE       1
Net_130_6/main_0  macrocell7    4750   6000  24999990490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_7/main_0
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999990490p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999990490  RISE       1
Net_130_7/main_0  macrocell8    4750   6000  24999990490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 24999990503p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
Net_721/q                           macrocell9    1250   1250  24999990490  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell12   4737   5987  24999990503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_2/main_2
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999990520p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990480  RISE       1
Net_130_2/main_2  macrocell3    4720   5970  24999990520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_2/q
Path End       : Net_130_3/main_3
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999990520p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_2/q       macrocell3    1250   1250  24999990480  RISE       1
Net_130_3/main_3  macrocell4    4720   5970  24999990520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_4/main_2
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999990550p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell5    1250   1250  24999990550  RISE       1
Net_130_4/main_2  macrocell5    4690   5940  24999990550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_5/main_3
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999990550p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell5    1250   1250  24999990550  RISE       1
Net_130_5/main_3  macrocell6    4690   5940  24999990550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_6/main_4
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999990550p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell5    1250   1250  24999990550  RISE       1
Net_130_6/main_4  macrocell7    4690   5940  24999990550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_4/q
Path End       : Net_130_7/main_5
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999990550p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_4/q       macrocell5    1250   1250  24999990550  RISE       1
Net_130_7/main_5  macrocell8    4690   5940  24999990550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_6/q
Path End       : Net_130_6/main_2
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999990833p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_6/q       macrocell7    1250   1250  24999990833  RISE       1
Net_130_6/main_2  macrocell7    4407   5657  24999990833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_6/q
Path End       : Net_130_7/main_3
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999990833p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_6/q       macrocell7    1250   1250  24999990833  RISE       1
Net_130_7/main_3  macrocell8    4407   5657  24999990833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_0/main_2
Capture Clock  : Net_130_0/clock_0
Path slack     : 24999991055p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999991055  RISE       1
Net_130_0/main_2  macrocell1    4185   5435  24999991055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_1/main_3
Capture Clock  : Net_130_1/clock_0
Path slack     : 24999991055p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999991055  RISE       1
Net_130_1/main_3  macrocell2    4185   5435  24999991055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_2/main_4
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999991055p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999991055  RISE       1
Net_130_2/main_4  macrocell3    4185   5435  24999991055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_3/main_5
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999991055p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999991055  RISE       1
Net_130_3/main_5  macrocell4    4185   5435  24999991055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_4/main_6
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999991058p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999991055  RISE       1
Net_130_4/main_6  macrocell5    4182   5432  24999991058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_5/main_7
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999991058p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999991055  RISE       1
Net_130_5/main_7  macrocell6    4182   5432  24999991058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_6/main_8
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999991058p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999991055  RISE       1
Net_130_6/main_8  macrocell7    4182   5432  24999991058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_0/q
Path End       : Net_130_7/main_9
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999991058p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_0/q       macrocell1    1250   1250  24999991055  RISE       1
Net_130_7/main_9  macrocell8    4182   5432  24999991058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_0/main_0
Capture Clock  : Net_130_0/clock_0
Path slack     : 24999991184p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999990490  RISE       1
Net_130_0/main_0  macrocell1    4056   5306  24999991184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_1/main_0
Capture Clock  : Net_130_1/clock_0
Path slack     : 24999991184p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999990490  RISE       1
Net_130_1/main_0  macrocell2    4056   5306  24999991184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_2/main_0
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999991184p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999990490  RISE       1
Net_130_2/main_0  macrocell3    4056   5306  24999991184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_721/q
Path End       : Net_130_3/main_0
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999991184p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_721/q         macrocell9    1250   1250  24999990490  RISE       1
Net_130_3/main_0  macrocell4    4056   5306  24999991184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 24999991315p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
Net_853/q                           macrocell10   1250   1250  24999991315  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell14   3925   5175  24999991315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_3/main_2
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999992168p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell4    1250   1250  24999992168  RISE       1
Net_130_3/main_2  macrocell4    3072   4322  24999992168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_4/main_3
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999992172p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell4    1250   1250  24999992168  RISE       1
Net_130_4/main_3  macrocell5    3068   4318  24999992172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_5/main_4
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992172p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell4    1250   1250  24999992168  RISE       1
Net_130_5/main_4  macrocell6    3068   4318  24999992172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_6/main_5
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992172p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell4    1250   1250  24999992168  RISE       1
Net_130_6/main_5  macrocell7    3068   4318  24999992172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_3/q
Path End       : Net_130_7/main_6
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992172p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_3/q       macrocell4    1250   1250  24999992168  RISE       1
Net_130_7/main_6  macrocell8    3068   4318  24999992172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_1/main_2
Capture Clock  : Net_130_1/clock_0
Path slack     : 24999992180p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992180  RISE       1
Net_130_1/main_2  macrocell2    3060   4310  24999992180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_2/main_3
Capture Clock  : Net_130_2/clock_0
Path slack     : 24999992180p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992180  RISE       1
Net_130_2/main_3  macrocell3    3060   4310  24999992180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_2/clock_0                                          macrocell3          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_3/main_4
Capture Clock  : Net_130_3/clock_0
Path slack     : 24999992180p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992180  RISE       1
Net_130_3/main_4  macrocell4    3060   4310  24999992180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_3/clock_0                                          macrocell4          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_4/main_5
Capture Clock  : Net_130_4/clock_0
Path slack     : 24999992181p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992180  RISE       1
Net_130_4/main_5  macrocell5    3059   4309  24999992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_4/clock_0                                          macrocell5          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_5/main_6
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992181p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992180  RISE       1
Net_130_5/main_6  macrocell6    3059   4309  24999992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_6/main_7
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992181p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992180  RISE       1
Net_130_6/main_7  macrocell7    3059   4309  24999992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_1/q
Path End       : Net_130_7/main_8
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992181p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_1/q       macrocell2    1250   1250  24999992180  RISE       1
Net_130_7/main_8  macrocell8    3059   4309  24999992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_7/q
Path End       : Net_130_7/main_2
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992631p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_7/q       macrocell8    1250   1250  24999992631  RISE       1
Net_130_7/main_2  macrocell8    2609   3859  24999992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_5/q
Path End       : Net_130_5/main_2
Capture Clock  : Net_130_5/clock_0
Path slack     : 24999992636p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_5/q       macrocell6    1250   1250  24999992636  RISE       1
Net_130_5/main_2  macrocell6    2604   3854  24999992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_5/q
Path End       : Net_130_6/main_3
Capture Clock  : Net_130_6/clock_0
Path slack     : 24999992636p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_5/q       macrocell6    1250   1250  24999992636  RISE       1
Net_130_6/main_3  macrocell7    2604   3854  24999992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_6/clock_0                                          macrocell7          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_130_5/q
Path End       : Net_130_7/main_4
Capture Clock  : Net_130_7/clock_0
Path slack     : 24999992636p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_5/clock_0                                          macrocell6          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_130_5/q       macrocell6    1250   1250  24999992636  RISE       1
Net_130_7/main_4  macrocell8    2604   3854  24999992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_130_7/clock_0                                          macrocell8          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_721/main_2
Capture Clock  : Net_721/clock_0
Path slack     : 24999992923p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT        slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell12   1250   1250  24999992923  RISE       1
Net_721/main_2                 macrocell9    2317   3567  24999992923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_721/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_3
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 24999992923p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SlowClock:R#1 vs. SlowClock:R#2)   25000000000
- Setup time                                             -3510
------------------------------------------------   ----------- 
End-of-path required time (ps)                     24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell12   1250   1250  24999992923  RISE       1
\PulseConvert_1:out_sample\/main_3  macrocell12   2317   3567  24999992923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_853/main_2
Capture Clock  : Net_853/clock_0
Path slack     : 24999992938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT        slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell14   1250   1250  24999992938  RISE       1
Net_853/main_2                 macrocell10   2302   3552  24999992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_853/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_3
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 24999992938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SlowClock_1:R#1 vs. SlowClock_1:R#2)   25000000000
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         24999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT        slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----------  ----  ------
\PulseConvert_2:out_sample\/q       macrocell14   1250   1250  24999992938  RISE       1
\PulseConvert_2:out_sample\/main_3  macrocell14   2302   3552  24999992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell14         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

