$comment
	File created using the following command:
		vcd file mainCtl.msim.vcd -direction
$end
$date
	Mon May 04 17:55:25 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mainCtl_vlg_vec_tst $end
$var reg 6 ! opcode [5:0] $end
$var wire 1 " ALUSrc $end
$var wire 1 # ALUop [1] $end
$var wire 1 $ ALUop [0] $end
$var wire 1 % Branch $end
$var wire 1 & M2R $end
$var wire 1 ' MemRead $end
$var wire 1 ( MemWrite $end
$var wire 1 ) RegDst $end
$var wire 1 * RegWrite $end
$var wire 1 + jump $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 Equal0~0_combout $end
$var wire 1 4 Equal0~1_combout $end
$var wire 1 5 Equal1~0_combout $end
$var wire 1 6 Equal2~3_combout $end
$var wire 1 7 Equal3~0_combout $end
$var wire 1 8 Equal2~2_combout $end
$var wire 1 9 Equal3~1_combout $end
$var wire 1 : Equal7~0_combout $end
$var wire 1 ; ALUSrc~4_combout $end
$var wire 1 < RegWrite~0_combout $end
$var wire 1 = opcode~combout [5] $end
$var wire 1 > opcode~combout [4] $end
$var wire 1 ? opcode~combout [3] $end
$var wire 1 @ opcode~combout [2] $end
$var wire 1 A opcode~combout [1] $end
$var wire 1 B opcode~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0$
1#
0%
0&
0'
0(
1)
1*
0+
x,
0-
1.
x/
10
11
12
13
14
05
06
07
08
09
0:
0;
1<
0B
0A
0@
0?
0>
0=
$end
#110000
b10 !
1A
0,
0<
18
16
04
0*
1+
0#
0)
#210000
b110 !
b100 !
0A
1@
1,
08
06
15
0+
1$
1%
#340000
b10100 !
b11100 !
b11101 !
1B
1?
1>
0,
03
05
0$
0%
#450000
b111101 !
b111001 !
b111011 !
b101011 !
b100011 !
1A
0@
0?
0>
1=
1,
18
17
19
1;
1<
1&
1'
1"
1*
#620000
b100010 !
b10 !
b0 !
0B
0A
0=
0,
07
13
0;
08
09
14
0"
0&
0'
1#
1)
#1000000
